Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'AFG3000_FPGA'

Design Information
------------------
Command Line   : map -ise "D:/AFG3000
project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/
AFG3000_FPGA_0504_BACKUP/AFG3000_FPGA_0504.ise" -intstyle ise -p
xc3s1400a-fg484-4 -cm speed -pr off -k 4 -c 100 -o AFG3000_FPGA_map.ncd
AFG3000_FPGA.ngd AFG3000_FPGA.pcf 
Target Device  : xc3s1400a
Target Package : fg484
Target Speed   : -4
Mapper Version : spartan3a -- $Revision: 1.46.12.2 $
Mapped Date    : Wed Dec 02 20:50:54 2009

Design Summary
--------------
Number of errors:      0
Number of warnings:   31
Logic Utilization:
  Number of Slice Flip Flops:         7,308 out of  22,528   32%
  Number of 4 input LUTs:             2,025 out of  22,528    8%
Logic Distribution:
  Number of occupied Slices:          4,310 out of  11,264   38%
    Number of Slices containing only related logic:   4,310 out of   4,310 100%
    Number of Slices containing unrelated logic:          0 out of   4,310   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,334 out of  22,528   10%
    Number used as logic:             1,961
    Number used as a route-thru:        309
    Number used for Dual Port RAMs:      64
      (Two LUTs used per Dual Port RAM)
  Number of bonded IOBs:                199 out of     375   53%
    IOB Flip Flops:                      20
    IOB Master Pads:                      4
    IOB Slave Pads:                       4
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                    16 out of      24   66%
  Number of DCMs:                         6 out of       8   75%
  Number of MULT18X18SIOs:                3 out of      32    9%
  Number of RAMB16BWEs:                  24 out of      32   75%

  Number of RPM macros:            1
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  15 secs 
Total CPU time to MAP completion:   14 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network Burst_INCRE_VU<14> has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 190
   more times for the following (max. 5 shown):
   Burst_INCRE_VU<15>,
   DEC_CTRL_BUS<31>,
   KeyPad_Values<10>,
   KeyPad_Values<11>,
   KeyPad_Values<12>
   To see the details of these warning messages, please use the -detail switch.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_ARB_MODE/CLK_TB/ARB_MODE/DCM_133/XLXI_2/CLK0_BUFG_INST"
   (output signal=ARB_MODE/CLK_TB) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/l0
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_ARB_CLK_TB_OBUF/ARB_MODE/DDR2_16_TO_64/XLXI_130"
   (output signal=ARB_CLK_TB_OBUF) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of AD_Clock_SEL_not00001_INV_0
WARNING:LIT:178 - Clock buffer BUFGMUX symbol
   "physical_group_ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXN_13/ARB_MODE/DDR2_16_TO_6
   4/XLXI_182/XLXI_183/CLKFX_BUFG_INST" (output
   signal=ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXN_13) does not drive clock loads.
   Driving only non-clock loads with a clock buffer will cause ALL of the
   dedicated clock routing resources for this buffer to be wasted. The non-clock
   loads are:
   Pin CI of ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_179
WARNING:LIT:178 - Clock buffer BUFGMUX symbol
   "physical_group_ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXN_15/ARB_MODE/DDR2_16_TO_6
   4/XLXI_182/XLXI_184/CLKFX_BUFG_INST" (output
   signal=ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXN_15) does not drive clock loads.
   Driving only non-clock loads with a clock buffer will cause ALL of the
   dedicated clock routing resources for this buffer to be wasted. The non-clock
   loads are:
   Pin DI of ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_179
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_CLK_6MHz/FM_Mode/XLXI_13/Q_BUFG" (output
   signal=CLK_6MHz) has a mix of clock and non-clock loads. The non-clock loads
   are:
   Pin DI of FM_Mode/XLXI_30
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:1155 - Dangling pins on
   block:<ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1>:<RAMB16BWE_RAMB16BWE>. 
   The block is configured to use input parity pin DIAP0. There is dangling
   output for parity pin DOPA0.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000010>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000013>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000014>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000015>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000016>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<FSK_Rate_Mode/FSK_CRT/Mrom_Ctrl_Value_mux0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPRT/Mrom_Ctrl_Value_mux0000>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00001>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00002>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00003>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00004>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00005>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00006>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00007>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00008>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009>:<RAMB16BWE_RAMB16BWE>.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:66 - BUFGMUX chain detected. Two or more BUFMGUXs are connected in
   series. Because non-standard routing resources must be used to connect the
   BUFGMUXs, this chain can result in: 1) skew between the clocks derived from
   outputs of different stages of this chain, and/or 2) skew between the
   resulting clock and clocks that use other BUFGMUX paths.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183/DCM_SP_INST, consult the device
   Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DCM_INTRST/DCM214MHz/DCM_SP_INST, consult the device Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_184/DCM_SP_INST, consult the device
   Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   ARB_MODE/DCM_133/XLXI_1/DCM_SP_INST, consult the device Interactive Data
   Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  28 block(s) removed
 123 block(s) optimized away
  57 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "DCM_INTRST/CLK2XD180_O" is sourceless and has been removed.
The signal "DCM_INTRST/CLKD180_O" is sourceless and has been removed.
The signal "DCM_INTRST/CLKD270_O" is sourceless and has been removed.
The signal "DCM_INTRST/CLKD90_O" is sourceless and has been removed.
The signal "DCM_INTRST/CLKDV_O" is sourceless and has been removed.
The signal "DCM_INTRST/CLKFXD180_O" is sourceless and has been removed.
The signal "DCM_INTRST/PSCLK270_OUT" is sourceless and has been removed.
The signal "DCM_INTRST/PSCLK90_OUT" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<0>" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<1>" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<3>" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<4>" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<5>" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<6>" is sourceless and has been removed.
The signal "DCM_INTRST/STATUS_O<7>" is sourceless and has been removed.
The signal "DCM_INTRST/DCM214MHz/CLK180_BUF" is sourceless and has been removed.
 Sourceless block "DCM_INTRST/DCM214MHz/CLK180_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz/CLK270_BUF" is sourceless and has been removed.
 Sourceless block "DCM_INTRST/DCM214MHz/CLK270_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz/CLK2X180_BUF" is sourceless and has been
removed.
 Sourceless block "DCM_INTRST/DCM214MHz/CLK2X180_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz/CLK90_BUF" is sourceless and has been removed.
 Sourceless block "DCM_INTRST/DCM214MHz/CLK90_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz/CLKDV_BUF" is sourceless and has been removed.
 Sourceless block "DCM_INTRST/DCM214MHz/CLKDV_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz/CLKFX180_BUF" is sourceless and has been
removed.
 Sourceless block "DCM_INTRST/DCM214MHz/CLKFX180_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz_SP/CLK270_BUF" is sourceless and has been
removed.
 Sourceless block "DCM_INTRST/DCM214MHz_SP/CLK270_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz_SP/CLK90_BUF" is sourceless and has been
removed.
 Sourceless block "DCM_INTRST/DCM214MHz_SP/CLK90_BUFG_INST" (CKBUF) removed.
The signal "DCM_INTRST/DCM214MHz_SP/LOCKED_OUT" is sourceless and has been
removed.
The signal "FM_Mode/XLXI_13/XLXN_9" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<11>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<10>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<9>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<8>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<7>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<6>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<5>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<4>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<3>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<2>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<1>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r<0>" is sourceless and has been removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><11>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_11" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><10>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_10" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><9>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_9" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><8>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_8" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><7>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_7" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><6>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_6" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><5>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_5" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><4>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_4" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><3>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_3" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><2>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_2" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><1>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_1" (FF) removed.
The signal
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/pi<0><0><0>" is sourceless and has been removed.
 Sourceless block
"FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMU
LT18.iMULT18/bp20r_0" (FF) removed.
The signal "ARB_MODE/XLXN_342<3>" is sourceless and has been removed.
The signal "ARB_MODE/vvv" is sourceless and has been removed.
The signal "ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183/CLK_90" is sourceless and
has been removed.
The signal "ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_184/CLK_90" is sourceless and
has been removed.
The signal
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_
en_inst/tie_high" is sourceless and has been removed.
The signal
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_
en_inst/tie_high" is sourceless and has been removed.
The signal
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_
en_inst/tie_high" is sourceless and has been removed.
The signal
"ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_
en_inst/tie_high" is sourceless and has been removed.
Unused block "ARB_MODE/XLXI_104" (ZERO) removed.
Unused block "ARB_MODE/XLXI_105" (ONE) removed.
Unused block "FM_Mode/XLXI_57/GND" (ZERO) removed.
Unused block "FM_Mode/XLXI_57/VCC" (ONE) removed.
Unused block "FM_Mode/XLXI_58/GND" (ZERO) removed.
Unused block "FM_Mode/XLXI_58/VCC" (ONE) removed.
Unused block "INTDDFS/Triangle_LUT/GND" (ZERO) removed.
Unused block "INTDDFS/Triangle_LUT/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		ARB_MODE/DCM_133/XLXI_1/XST_GND
GND 		ARB_MODE/DCM_133/XLXI_2/XST_GND
GND 		ARB_MODE/DCM_133/XLXI_3
GND 		ARB_MODE/DDR2_16_TO_64/XLXI_1/XST_GND
VCC 		ARB_MODE/DDR2_16_TO_64/XLXI_1/XST_VCC
GND 		ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183/XST_GND
GND 		ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_184/XST_GND
VCC 		ARB_MODE/DDR2_16_TO_64/XLXI_2/XST_VCC
GND 		ARB_MODE/DDR2_16_TO_64/XLXI_3/XST_GND
VCC 		ARB_MODE/DDR2_16_TO_64/XLXI_3/XST_VCC
GND 		ARB_MODE/DDR2_16_TO_64/XLXI_5/XST_GND
VCC 		ARB_MODE/DDR2_16_TO_64/XLXI_5/XST_VCC
VCC 		ARB_MODE/INITIAL_DDR2/XST_VCC
GND 		ARB_MODE/MIG_20/infrastructure_top0/XST_GND
VCC 		ARB_MODE/MIG_20/infrastructure_top0/XST_VCC
VCC 		ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/XST_VCC
FDSE 		ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_0
   optimized to 1
GND 		ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/XST_GND
VCC 		ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/XST_VCC
GND 		ARB_MODE/MIG_20/top_00/controller0/XST_GND
VCC 		ARB_MODE/MIG_20/top_00/controller0/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay
_col0/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay
_col1/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay
_col0/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay
_col1/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr
_en_inst/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr
_en_inst/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr
_en_inst/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr
_en_inst/XST_VCC
VCC
		ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed1/X
ST_VCC
GND 		ARB_MODE/MIG_20/top_00/data_path0/data_write0/XST_GND
FD 		ARB_MODE/MIG_20/top_00/iobs0/controller_iobs0/iob_odt
   optimized to 0
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dm[0].s3_dm_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dm[0].s3_dm_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dm[1].s3_dm_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dm[1].s3_dm_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[0].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[0].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[10].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[10].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[11].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[11].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[13].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[13].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[14].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[14].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[2].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[2].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[3].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[3].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[4].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[4].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[5].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[5].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[7].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[7].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/XST_VCC
GND
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/XST_GND
VCC
		ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/XST_VCC
GND 		ARB_MODE/MIG_20/top_00/iobs0/infrastructure_iobs0/XST_GND
VCC 		ARB_MODE/MIG_20/top_00/iobs0/infrastructure_iobs0/XST_VCC
GND 		Burst_Ctrl_Mode/BC_Rear1/BAC20Bits/XST_GND
VCC 		Burst_Ctrl_Mode/BC_Rear1/BAC20Bits/XST_VCC
GND 		Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPRT/XST_GND
VCC 		Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPRT/XST_VCC
VCC 		Burst_Ctrl_Mode/BC_Rear1/Comparator_20bits/comp_20b/XST_VCC
GND 		Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay/XST_GND
VCC 		Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay/XST_VCC
GND 		Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Delay/XST_GND
VCC 		Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Delay/XST_VCC
GND 		Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/XST_GND
VCC 		Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/XST_VCC
GND 		CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL/Count_Loop/XST_GND
VCC 		CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL/Count_Loop/XST_VCC
GND 		CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL/XST_GND
GND 		DCM_INTRST/DCM214MHz/XST_GND
GND 		DCM_INTRST/DCM214MHz_SP/XST_GND
GND 		DCM_INTRST/XST_GND
GND 		DEC_DAC/DEC_DAC7821/XST_GND
VCC 		DEC_DAC/DEC_DAC7821/XST_VCC
GND 		DEC_DAC/DEC_Data/XST_GND
VCC 		DEC_DAC/DEC_Data/XST_VCC
GND 		DEC_DAC/DEC_OPCTRL/XST_GND
VCC 		DEC_DAC/DEC_OPCTRL/XST_VCC
GND 		DEC_DAC/DEC_OPCTRL_V2/XST_GND
VCC 		DEC_DAC/DEC_OPCTRL_V2/XST_VCC
VCC 		DEC_DAC/DEC_RAM4K/XST_VCC
VCC 		DEC_DAC/DEC_TriRAM/XST_VCC
GND 		FM_Mode/FMM_ADD16B/XST_GND
VCC 		FM_Mode/XLXI_13/XLXI_7
VCC 		FM_Mode/XLXI_49
VCC 		FM_Mode/XLXI_50/XLXI_1/XST_VCC
GND 		FM_Mode/XLXI_50/XLXI_7
GND 		FM_Mode/XLXI_53
GND 		FM_Mode/XLXI_56/XLXI_7
VCC 		FM_Mode/XLXI_56/XLXI_8
GND 		FM_Mode/XLXI_57/BU2/XST_GND
VCC 		FM_Mode/XLXI_57/BU2/XST_VCC
GND 		FM_Mode/XLXI_58/BU2/XST_GND
VCC 		FM_Mode/XLXI_8/XLXI_4/XLXI_1/XST_VCC
VCC 		FM_Mode/XLXI_8/XLXI_4/XLXI_2/XST_VCC
GND 		FSK_Rate_Mode/FSK_CRT/XST_GND
VCC 		FSK_Rate_Mode/FSK_CRT/XST_VCC
GND 		INTDDFS/DDFS_LUT/XST_GND
VCC 		INTDDFS/DDFS_LUT/XST_VCC
GND 		INTDDFS/Triangle_LUT/BU2/XST_GND
VCC 		INTDDFS/Triangle_LUT/BU2/XST_VCC
GND 		KEYPAD_MODULE/XST_GND
VCC 		KEYPAD_MODULE/XST_VCC
GND 		XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew    | Reg (s)      | Resistor | IBUF/IFD | SUSPEND          |
|                                    |                  |           |                      | Strength | Rate    |              |          | Delay    |                  |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| AD9224_CLK                         | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AD9224_IN<0>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<1>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<2>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<3>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<4>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<5>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<6>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<7>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<8>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<9>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<10>                      | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AD9224_IN<11>                      | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| AM_DA9747_Data<0>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<1>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<2>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<3>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<4>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<5>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<6>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<7>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<8>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<9>                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<10>                 | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<11>                 | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<12>                 | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<13>                 | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<14>                 | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| AM_DA9747_Data<15>                 | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ARB_CLK_TB                         | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| ARB_EDDS_SIN                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<0>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<1>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<2>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<3>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<4>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<5>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<6>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<7>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<8>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<9>                        | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<10>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<11>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<12>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<13>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<14>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<15>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<16>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<17>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<18>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<19>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<20>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<21>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<22>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<23>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<24>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Addr<25>                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| CPU_Data<0>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<1>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<2>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<3>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<4>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<5>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<6>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<7>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<8>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<9>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<10>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<11>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<12>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<13>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<14>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CPU_Data<15>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_CSbar                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<0>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<1>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<2>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<3>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<4>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<5>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<6>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<7>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<8>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<9>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<10>               | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_Data<11>               | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| CVG_DAC7821_RWbar                  | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Clock                              | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| DA9747_CLKN                        | DIFFSTB          | OUTPUT    | LVDS_33              |          |         |              |          | 0 / 0    | 3STATE           |
| DA9747_CLKP                        | DIFFMTB          | OUTPUT    | LVDS_33              |          |         |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<0>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<1>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<2>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<3>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<4>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<5>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<6>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<7>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<8>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<9>                     | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<10>                    | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<11>                    | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<12>                    | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<13>                    | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<14>                    | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DA9747_Data<15>                    | IOB              | OUTPUT    | LVCMOS33             | 6        | FAST    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<0>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<1>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<2>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<3>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<4>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<5>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<6>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<7>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<8>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<9>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<10>                   | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DAC7821_Data<11>                   | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| DDR2_A<0>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<1>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<2>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<3>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<4>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<5>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<6>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<7>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<8>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<9>                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<10>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<11>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_A<12>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_BA<0>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_BA<1>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_CAS_N                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_CK                            | DIFFMLR          | OUTPUT    | DIFF_SSTL18_II       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DDR2_CKE                           | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_CK_N                          | DIFFSLR          | OUTPUT    | DIFF_SSTL18_II       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DDR2_CS_N                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         |              |          | 0 / 0    | 3STATE           |
| DDR2_DM<0>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DDR2_DM<1>                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| DDR2_DQ<0>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<1>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<2>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<3>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<4>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<5>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<6>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<7>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<8>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<9>                         | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<10>                        | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<11>                        | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<12>                        | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<13>                        | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<14>                        | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQ<15>                        | IOBLR            | BIDIR     | SSTL18_II            |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQS<0>                        | DIFFMLR          | BIDIR     | DIFF_SSTL18_II       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQS<1>                        | DIFFMLR          | BIDIR     | DIFF_SSTL18_II       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQS_N<0>                      | DIFFSLR          | BIDIR     | DIFF_SSTL18_II       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_DQS_N<1>                      | DIFFSLR          | BIDIR     | DIFF_SSTL18_II       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |          |         | TFF1         |          |          |                  |
| DDR2_ODT                           | IOBLR            | OUTPUT    | SSTL18_II            |          |         |              |          | 0 / 0    | 3STATE           |
| DDR2_RAS_N                         | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| DDR2_WE_N                          | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| Do_Ctrl                            | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| EXT_MODU_SIN                       | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| HC4051_SELs<0>                     | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| HC4051_SELs<1>                     | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| HC4051_SELs<2>                     | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| HC4051_SELs<3>                     | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| KB_Bus<0>                          | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| KB_Bus<1>                          | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| KB_Bus<2>                          | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| KB_Bus<3>                          | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| KB_Bus<4>                          | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| KD_Bus<0>                          | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| KD_Bus<1>                          | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| KD_Bus<2>                          | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Key_INT                            | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MODWAVE_CSbar                      | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MODWAVE_RWbar                      | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MOD_SOUT_SEL<0>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MOD_SOUT_SEL<1>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MOD_SOUT_SEL<2>                    | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| NCS                                | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| NRD                                | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| NWE                                | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| OUT_PROTECT                        | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| RST_DQS_DIV_IN                     | IBUF             | INPUT     | SSTL18_II            |          |         |              |          | 0 / 0    |                  |
| RST_DQS_DIV_OUT                    | IOBLR            | OUTPUT    | SSTL18_II            |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<0>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<1>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<2>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<3>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<4>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<5>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Relay_Ctrl_Words<6>                | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Reset                              | IBUF             | INPUT     | LVCMOS33             |          |         |              |          | 0 / 0    |                  |
| SYNC_OUT                           | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Trigout_Pin                        | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
delay_calibration_chain                 

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "AG_KEYPAD_MODULE"
  No COMPRESSION specified for Area Group "AG_KEYPAD_MODULE"
  RANGE: SLICE_X19Y128:SLICE_X12Y141
  Area Group Logic Utilization:
  Number of Slice Flip Flops:               33 out of    224   14%
  Logic Distribution:
    Number of occupied Slices:              29 out of    112   25%
      Number of Slices containing only related logic:     29 out of     29 100%
  Total Number of 4 input LUTs:             41 out of    224   18%
    Number used as logic:                   29
    Number used as a route-thru:            12

Area Group "cal_ctl"
  No COMPRESSION specified for Area Group "cal_ctl"
  RANGE: SLICE_X34Y122:SLICE_X45Y135
  Area Group Logic Utilization:
  Number of Slice Flip Flops:               93 out of    336   27%
  Logic Distribution:
    Number of occupied Slices:              66 out of    168   39%
      Number of Slices containing only related logic:     66 out of     66 100%
  Total Number of 4 input LUTs:             83 out of    336   24%
    Number used as logic:                   83


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                              | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name                                                                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| AFG3000_FPGA/                                       |           | 314/4919      | 0/7308        | 359/2334      | 0/64          | 0/24      | 0/3       | 1/16  | 0/6   | AFG3000_FPGA                                                                                             |
| +AD9224_DPATH                                       |           | 0/24          | 0/48          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AD9224_DPATH                                                                                |
| ++RB00                                              |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AD9224_DPATH/RB00                                                                           |
| ++RB01                                              |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AD9224_DPATH/RB01                                                                           |
| ++RB02                                              |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AD9224_DPATH/RB02                                                                           |
| ++RB03                                              |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AD9224_DPATH/RB03                                                                           |
| +AD_DOUT_SEL                                        |           | 9/9           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AD_DOUT_SEL                                                                                 |
| +AM_CONS_DPATH                                      |           | 0/16          | 0/32          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AM_CONS_DPATH                                                                               |
| ++AM_Constants_VT00                                 |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AM_CONS_DPATH/AM_Constants_VT00                                                             |
| ++AM_Constants_VT01                                 |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/AM_CONS_DPATH/AM_Constants_VT01                                                             |
| +ARB_MODE                                           |           | 1/819         | 0/1095        | 1/701         | 0/64          | 0/2       | 0/0       | 1/8   | 0/4   | AFG3000_FPGA/ARB_MODE                                                                                    |
| ++DCM_133                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/2   | 0/2   | AFG3000_FPGA/ARB_MODE/DCM_133                                                                            |
| +++XLXI_1                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 1/1   | 1/1   | AFG3000_FPGA/ARB_MODE/DCM_133/XLXI_1                                                                     |
| +++XLXI_2                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 1/1   | 1/1   | AFG3000_FPGA/ARB_MODE/DCM_133/XLXI_2                                                                     |
| ++DDR2_16_TO_64                                     |           | 0/283         | 0/379         | 0/259         | 0/0           | 0/2       | 0/0       | 1/5   | 0/2   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64                                                                      |
| +++XLXI_1                                           |           | 93/93         | 160/160       | 31/31         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_1                                                               |
| +++XLXI_182                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/4   | 0/2   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_182                                                             |
| ++++XLXI_183                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 2/2   | 1/1   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183                                                    |
| ++++XLXI_184                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 2/2   | 1/1   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_184                                                    |
| +++XLXI_2                                           |           | 32/32         | 49/49         | 52/52         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_2                                                               |
| +++XLXI_3                                           |           | 131/131       | 169/169       | 130/130       | 0/0           | 2/2       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_3                                                               |
| +++XLXI_4                                           |           | 14/14         | 0/0           | 25/25         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_4                                                               |
| +++XLXI_5                                           |           | 12/12         | 1/1           | 21/21         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/DDR2_16_TO_64/XLXI_5                                                               |
| ++INITIAL_DDR2                                      |           | 7/7           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/INITIAL_DDR2                                                                       |
| ++MIG_20                                            |           | 0/527         | 0/710         | 0/434         | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20                                                                             |
| +++infrastructure_top0                              |           | 28/110        | 29/154        | 12/125        | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/infrastructure_top0                                                         |
| ++++cal_top0                                        |           | 0/82          | 0/125         | 0/113         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/infrastructure_top0/cal_top0                                                |
| +++++cal_ctl0                                       |           | 49/49         | 60/60         | 50/50         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0                                       |
| +++++tap_dly0                                       |           | 33/33         | 65/65         | 63/63         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0                                       |
| +++top_00                                           |           | 0/417         | 0/556         | 0/309         | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00                                                                      |
| ++++controller0                                     |           | 165/165       | 180/180       | 180/180       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/controller0                                                          |
| ++++data_path0                                      |           | 0/246         | 0/368         | 0/129         | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0                                                           |
| +++++data_read0                                     |           | 42/80         | 83/93         | 0/72          | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0                                                |
| ++++++fifo0_rd_addr_inst                            |           | 3/3           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_inst                             |
| ++++++fifo1_rd_addr_inst                            |           | 3/3           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo1_rd_addr_inst                             |
| ++++++gen_strobe[0].strobe                          |           | 8/8           | 0/0           | 16/16         | 16/16         | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe                           |
| ++++++gen_strobe[0].strobe_n                        |           | 8/8           | 0/0           | 16/16         | 16/16         | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n                         |
| ++++++gen_strobe[1].strobe                          |           | 8/8           | 0/0           | 16/16         | 16/16         | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe                           |
| ++++++gen_strobe[1].strobe_n                        |           | 8/8           | 0/0           | 16/16         | 16/16         | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n                         |
| +++++data_read_controller0                          |           | 20/52         | 29/49         | 5/57          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0                                     |
| ++++++gen_delay[0].dqs_delay_col0                   |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0         |
| ++++++gen_delay[0].dqs_delay_col1                   |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1         |
| ++++++gen_delay[1].dqs_delay_col0                   |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0         |
| ++++++gen_delay[1].dqs_delay_col1                   |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1         |
| ++++++gen_wr_addr[0].fifo_0_wr_addr_inst            |           | 2/2           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst  |
| ++++++gen_wr_addr[0].fifo_1_wr_addr_inst            |           | 2/2           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst  |
| ++++++gen_wr_addr[1].fifo_0_wr_addr_inst            |           | 2/2           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst  |
| ++++++gen_wr_addr[1].fifo_1_wr_addr_inst            |           | 2/2           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst  |
| ++++++gen_wr_en[0].fifo_0_wr_en_inst                |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst      |
| ++++++gen_wr_en[0].fifo_1_wr_en_inst                |           | 1/1           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst      |
| ++++++gen_wr_en[1].fifo_0_wr_en_inst                |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst      |
| ++++++gen_wr_en[1].fifo_1_wr_en_inst                |           | 1/1           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst      |
| ++++++rst_dqs_div_delayed1                          |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed1                |
| +++++data_write0                                    |           | 114/114       | 226/226       | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/data_path0/data_write0                                               |
| ++++infrastructure0                                 |           | 5/5           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/infrastructure0                                                      |
| ++++iobs0                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0                                                                |
| +++++controller_iobs0                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/controller_iobs0                                               |
| +++++datapath_iobs0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0                                                 |
| ++++++gen_dm[0].s3_dm_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dm[0].s3_dm_iob_inst                        |
| ++++++gen_dm[1].s3_dm_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dm[1].s3_dm_iob_inst                        |
| ++++++gen_dq[0].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[0].s3_dq_iob_inst                        |
| ++++++gen_dq[10].s3_dq_iob_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[10].s3_dq_iob_inst                       |
| ++++++gen_dq[11].s3_dq_iob_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[11].s3_dq_iob_inst                       |
| ++++++gen_dq[12].s3_dq_iob_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst                       |
| ++++++gen_dq[13].s3_dq_iob_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[13].s3_dq_iob_inst                       |
| ++++++gen_dq[14].s3_dq_iob_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[14].s3_dq_iob_inst                       |
| ++++++gen_dq[15].s3_dq_iob_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst                       |
| ++++++gen_dq[1].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst                        |
| ++++++gen_dq[2].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[2].s3_dq_iob_inst                        |
| ++++++gen_dq[3].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[3].s3_dq_iob_inst                        |
| ++++++gen_dq[4].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[4].s3_dq_iob_inst                        |
| ++++++gen_dq[5].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[5].s3_dq_iob_inst                        |
| ++++++gen_dq[6].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst                        |
| ++++++gen_dq[7].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[7].s3_dq_iob_inst                        |
| ++++++gen_dq[8].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst                        |
| ++++++gen_dq[9].s3_dq_iob_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst                        |
| ++++++gen_dqs[0].s3_dqs_iob_inst                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst                      |
| ++++++gen_dqs[1].s3_dqs_iob_inst                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst                      |
| +++++infrastructure_iobs0                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/MIG_20/top_00/iobs0/infrastructure_iobs0                                           |
| ++XLXI_109                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/ARB_MODE/XLXI_109                                                                           |
| +BFS_TRGOUT_Switch                                  |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/BFS_TRGOUT_Switch                                                                           |
| +BufReg16B00                                        |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/BufReg16B00                                                                                 |
| +BufReg16B01                                        |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/BufReg16B01                                                                                 |
| +Burst_AMON_PATH                                    |           | 0/20          | 0/40          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_AMON_PATH                                                                             |
| ++Burst_Amount_VT00                                 |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_AMON_PATH/Burst_Amount_VT00                                                           |
| ++Burst_Amount_VT01                                 |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_AMON_PATH/Burst_Amount_VT01                                                           |
| +Burst_Ctrl_Mode                                    |           | 0/752         | 0/1144        | 0/279         | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode                                                                             |
| ++BC_Rear1                                          |           | 0/553         | 0/927         | 0/181         | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1                                                                    |
| +++Amount_Value20bits                               |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Amount_Value20bits                                                 |
| +++BAC20Bits                                        |           | 10/20         | 20/40         | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BAC20Bits                                                          |
| ++++AMR20B00                                        |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BAC20Bits/AMR20B00                                                 |
| +++BPTR_SEL                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BPTR_SEL                                                           |
| +++BP_EXT                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_EXT                                                             |
| +++BP_INT                                           |           | 24/394        | 48/714        | 0/118         | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT                                                             |
| ++++BPRT                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPRT                                                        |
| ++++BPReg1B                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B                                                     |
| ++++Period_ACC48bits                                |           | 0/363         | 0/653         | 0/118         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits                                            |
| +++++Stage10_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg00                              |
| +++++Stage10_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg01                              |
| +++++Stage10_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg02                              |
| +++++Stage10_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg03                              |
| +++++Stage10_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg04                              |
| +++++Stage10_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg05                              |
| +++++Stage10_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg06                              |
| +++++Stage10_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg07                              |
| +++++Stage10_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_Reg08                              |
| +++++Stage10_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage10_acc                                |
| +++++Stage11_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg00                              |
| +++++Stage11_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg01                              |
| +++++Stage11_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg02                              |
| +++++Stage11_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg03                              |
| +++++Stage11_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg04                              |
| +++++Stage11_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg05                              |
| +++++Stage11_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg06                              |
| +++++Stage11_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg07                              |
| +++++Stage11_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg08                              |
| +++++Stage11_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_Reg09                              |
| +++++Stage11_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage11_acc                                |
| +++++Stage12_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg00                              |
| +++++Stage12_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg01                              |
| +++++Stage12_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg02                              |
| +++++Stage12_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg03                              |
| +++++Stage12_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg04                              |
| +++++Stage12_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg05                              |
| +++++Stage12_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg06                              |
| +++++Stage12_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg07                              |
| +++++Stage12_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg08                              |
| +++++Stage12_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg09                              |
| +++++Stage12_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_Reg10                              |
| +++++Stage12_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage12_acc                                |
| +++++Stage13_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg00                              |
| +++++Stage13_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg01                              |
| +++++Stage13_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg02                              |
| +++++Stage13_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg03                              |
| +++++Stage13_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg04                              |
| +++++Stage13_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg05                              |
| +++++Stage13_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg06                              |
| +++++Stage13_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg07                              |
| +++++Stage13_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg08                              |
| +++++Stage13_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg09                              |
| +++++Stage13_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg10                              |
| +++++Stage13_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_Reg11                              |
| +++++Stage13_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage13_acc                                |
| +++++Stage14_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg00                              |
| +++++Stage14_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg01                              |
| +++++Stage14_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg02                              |
| +++++Stage14_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg03                              |
| +++++Stage14_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg04                              |
| +++++Stage14_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg05                              |
| +++++Stage14_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg06                              |
| +++++Stage14_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg07                              |
| +++++Stage14_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg08                              |
| +++++Stage14_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg09                              |
| +++++Stage14_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg10                              |
| +++++Stage14_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg11                              |
| +++++Stage14_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_Reg12                              |
| +++++Stage14_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc                                |
| +++++Stage15_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg00                              |
| +++++Stage15_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg01                              |
| +++++Stage15_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg02                              |
| +++++Stage15_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg03                              |
| +++++Stage15_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg04                              |
| +++++Stage15_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg05                              |
| +++++Stage15_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg06                              |
| +++++Stage15_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg07                              |
| +++++Stage15_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg08                              |
| +++++Stage15_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg09                              |
| +++++Stage15_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg10                              |
| +++++Stage15_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg11                              |
| +++++Stage15_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg12                              |
| +++++Stage15_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_Reg13                              |
| +++++Stage15_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_acc                                |
| +++++Stage16_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg00                              |
| +++++Stage16_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg01                              |
| +++++Stage16_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg02                              |
| +++++Stage16_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg03                              |
| +++++Stage16_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg04                              |
| +++++Stage16_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg05                              |
| +++++Stage16_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg06                              |
| +++++Stage16_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg07                              |
| +++++Stage16_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg08                              |
| +++++Stage16_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg09                              |
| +++++Stage16_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg10                              |
| +++++Stage16_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg11                              |
| +++++Stage16_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg12                              |
| +++++Stage16_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg13                              |
| +++++Stage16_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_Reg14                              |
| +++++Stage16_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage16_acc                                |
| +++++Stage17_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg00                              |
| +++++Stage17_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg01                              |
| +++++Stage17_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg02                              |
| +++++Stage17_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg03                              |
| +++++Stage17_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg04                              |
| +++++Stage17_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg05                              |
| +++++Stage17_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg06                              |
| +++++Stage17_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg07                              |
| +++++Stage17_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg08                              |
| +++++Stage17_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg09                              |
| +++++Stage17_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg10                              |
| +++++Stage17_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg11                              |
| +++++Stage17_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg12                              |
| +++++Stage17_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg13                              |
| +++++Stage17_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg14                              |
| +++++Stage17_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_Reg15                              |
| +++++Stage17_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage17_acc                                |
| +++++Stage18_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg00                              |
| +++++Stage18_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg01                              |
| +++++Stage18_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg02                              |
| +++++Stage18_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg03                              |
| +++++Stage18_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg04                              |
| +++++Stage18_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg05                              |
| +++++Stage18_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg06                              |
| +++++Stage18_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg07                              |
| +++++Stage18_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg08                              |
| +++++Stage18_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg09                              |
| +++++Stage18_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg10                              |
| +++++Stage18_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg11                              |
| +++++Stage18_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg12                              |
| +++++Stage18_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg13                              |
| +++++Stage18_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg14                              |
| +++++Stage18_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg15                              |
| +++++Stage18_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_Reg16                              |
| +++++Stage18_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage18_acc                                |
| +++++Stage19_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg00                              |
| +++++Stage19_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg01                              |
| +++++Stage19_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg02                              |
| +++++Stage19_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg03                              |
| +++++Stage19_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg04                              |
| +++++Stage19_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg05                              |
| +++++Stage19_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg06                              |
| +++++Stage19_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg07                              |
| +++++Stage19_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg08                              |
| +++++Stage19_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg09                              |
| +++++Stage19_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg10                              |
| +++++Stage19_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg11                              |
| +++++Stage19_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg12                              |
| +++++Stage19_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg13                              |
| +++++Stage19_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg14                              |
| +++++Stage19_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg15                              |
| +++++Stage19_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg16                              |
| +++++Stage19_Reg17                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg17                              |
| +++++Stage19_Reg18                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg18                              |
| +++++Stage19_Reg19                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg19                              |
| +++++Stage19_Reg20                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg20                              |
| +++++Stage19_Reg21                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg21                              |
| +++++Stage19_Reg22                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_Reg22                              |
| +++++Stage19_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage19_acc                                |
| +++++Stage1_acc                                     |           | 3/3           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage1_acc                                 |
| +++++Stage20_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg00                              |
| +++++Stage20_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg01                              |
| +++++Stage20_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg02                              |
| +++++Stage20_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg03                              |
| +++++Stage20_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg04                              |
| +++++Stage20_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg05                              |
| +++++Stage20_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg06                              |
| +++++Stage20_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg07                              |
| +++++Stage20_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg08                              |
| +++++Stage20_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg09                              |
| +++++Stage20_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg10                              |
| +++++Stage20_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg11                              |
| +++++Stage20_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg12                              |
| +++++Stage20_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg13                              |
| +++++Stage20_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg14                              |
| +++++Stage20_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg15                              |
| +++++Stage20_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg16                              |
| +++++Stage20_Reg17                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg17                              |
| +++++Stage20_Reg18                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg18                              |
| +++++Stage20_Reg19                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg19                              |
| +++++Stage20_Reg20                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg20                              |
| +++++Stage20_Reg21                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg21                              |
| +++++Stage20_Reg22                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_Reg22                              |
| +++++Stage20_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage20_acc                                |
| +++++Stage21_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg00                              |
| +++++Stage21_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg01                              |
| +++++Stage21_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg02                              |
| +++++Stage21_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg03                              |
| +++++Stage21_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg04                              |
| +++++Stage21_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg05                              |
| +++++Stage21_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg06                              |
| +++++Stage21_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg07                              |
| +++++Stage21_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg08                              |
| +++++Stage21_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg09                              |
| +++++Stage21_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg10                              |
| +++++Stage21_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg11                              |
| +++++Stage21_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg12                              |
| +++++Stage21_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg13                              |
| +++++Stage21_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg14                              |
| +++++Stage21_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg15                              |
| +++++Stage21_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg16                              |
| +++++Stage21_Reg17                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg17                              |
| +++++Stage21_Reg18                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg18                              |
| +++++Stage21_Reg19                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg19                              |
| +++++Stage21_Reg20                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg20                              |
| +++++Stage21_Reg21                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg21                              |
| +++++Stage21_Reg22                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_Reg22                              |
| +++++Stage21_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage21_acc                                |
| +++++Stage22_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg00                              |
| +++++Stage22_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg01                              |
| +++++Stage22_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg02                              |
| +++++Stage22_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg03                              |
| +++++Stage22_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg04                              |
| +++++Stage22_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg05                              |
| +++++Stage22_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg06                              |
| +++++Stage22_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg07                              |
| +++++Stage22_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg08                              |
| +++++Stage22_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg09                              |
| +++++Stage22_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg10                              |
| +++++Stage22_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg11                              |
| +++++Stage22_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg12                              |
| +++++Stage22_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg13                              |
| +++++Stage22_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg14                              |
| +++++Stage22_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg15                              |
| +++++Stage22_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg16                              |
| +++++Stage22_Reg17                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg17                              |
| +++++Stage22_Reg18                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg18                              |
| +++++Stage22_Reg19                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg19                              |
| +++++Stage22_Reg20                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg20                              |
| +++++Stage22_Reg21                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg21                              |
| +++++Stage22_Reg22                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_Reg22                              |
| +++++Stage22_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage22_acc                                |
| +++++Stage23_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg00                              |
| +++++Stage23_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg01                              |
| +++++Stage23_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg02                              |
| +++++Stage23_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg03                              |
| +++++Stage23_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg04                              |
| +++++Stage23_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg05                              |
| +++++Stage23_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg06                              |
| +++++Stage23_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg07                              |
| +++++Stage23_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg08                              |
| +++++Stage23_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg09                              |
| +++++Stage23_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg10                              |
| +++++Stage23_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg11                              |
| +++++Stage23_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg12                              |
| +++++Stage23_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg13                              |
| +++++Stage23_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg14                              |
| +++++Stage23_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg15                              |
| +++++Stage23_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg16                              |
| +++++Stage23_Reg17                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg17                              |
| +++++Stage23_Reg18                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg18                              |
| +++++Stage23_Reg19                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg19                              |
| +++++Stage23_Reg20                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg20                              |
| +++++Stage23_Reg21                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg21                              |
| +++++Stage23_Reg22                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_Reg22                              |
| +++++Stage23_acc                                    |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc                                |
| +++++Stage24_Reg00                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg00                              |
| +++++Stage24_Reg01                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg01                              |
| +++++Stage24_Reg02                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg02                              |
| +++++Stage24_Reg03                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg03                              |
| +++++Stage24_Reg04                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg04                              |
| +++++Stage24_Reg05                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg05                              |
| +++++Stage24_Reg06                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg06                              |
| +++++Stage24_Reg07                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg07                              |
| +++++Stage24_Reg08                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg08                              |
| +++++Stage24_Reg09                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg09                              |
| +++++Stage24_Reg10                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg10                              |
| +++++Stage24_Reg11                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg11                              |
| +++++Stage24_Reg12                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg12                              |
| +++++Stage24_Reg13                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg13                              |
| +++++Stage24_Reg14                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg14                              |
| +++++Stage24_Reg15                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg15                              |
| +++++Stage24_Reg16                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg16                              |
| +++++Stage24_Reg17                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg17                              |
| +++++Stage24_Reg18                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg18                              |
| +++++Stage24_Reg19                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg19                              |
| +++++Stage24_Reg20                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg20                              |
| +++++Stage24_Reg21                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg21                              |
| +++++Stage24_Reg22                                  |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_Reg22                              |
| +++++Stage24_acc                                    |           | 3/3           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc                                |
| +++++Stage2_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage2_Reg00                               |
| +++++Stage2_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage2_acc                                 |
| +++++Stage3_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_Reg00                               |
| +++++Stage3_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_Reg01                               |
| +++++Stage3_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc                                 |
| +++++Stage4_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage4_Reg00                               |
| +++++Stage4_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage4_Reg01                               |
| +++++Stage4_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage4_Reg02                               |
| +++++Stage4_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage4_acc                                 |
| +++++Stage5_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage5_Reg00                               |
| +++++Stage5_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage5_Reg01                               |
| +++++Stage5_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage5_Reg02                               |
| +++++Stage5_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage5_Reg03                               |
| +++++Stage5_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage5_acc                                 |
| +++++Stage6_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage6_Reg00                               |
| +++++Stage6_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage6_Reg01                               |
| +++++Stage6_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage6_Reg02                               |
| +++++Stage6_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage6_Reg03                               |
| +++++Stage6_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage6_Reg04                               |
| +++++Stage6_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage6_acc                                 |
| +++++Stage7_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_Reg00                               |
| +++++Stage7_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_Reg01                               |
| +++++Stage7_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_Reg02                               |
| +++++Stage7_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_Reg03                               |
| +++++Stage7_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_Reg04                               |
| +++++Stage7_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_Reg05                               |
| +++++Stage7_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage7_acc                                 |
| +++++Stage8_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg00                               |
| +++++Stage8_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg01                               |
| +++++Stage8_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg02                               |
| +++++Stage8_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg03                               |
| +++++Stage8_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg04                               |
| +++++Stage8_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg05                               |
| +++++Stage8_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_Reg06                               |
| +++++Stage8_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage8_acc                                 |
| +++++Stage9_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg00                               |
| +++++Stage9_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg01                               |
| +++++Stage9_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg02                               |
| +++++Stage9_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg03                               |
| +++++Stage9_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg04                               |
| +++++Stage9_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg05                               |
| +++++Stage9_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg06                               |
| +++++Stage9_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_Reg07                               |
| +++++Stage9_acc                                     |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage9_acc                                 |
| ++++Period_Reg12bits                                |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_Reg12bits                                            |
| +++BP_INT_OPN                                       |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/BP_INT_OPN                                                         |
| +++Comparator_20bits                                |           | 0/31          | 0/41          | 0/20          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Comparator_20bits                                                  |
| ++++Reg1b_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Comparator_20bits/Reg1b_comp                                       |
| ++++Reg20b_A                                        |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Comparator_20bits/Reg20b_A                                         |
| ++++Reg20b_B                                        |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Comparator_20bits/Reg20b_B                                         |
| ++++comp_20b                                        |           | 10/10         | 0/0           | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Comparator_20bits/comp_20b                                         |
| +++INCAmount                                        |           | 1/3           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/INCAmount                                                          |
| ++++AR1B_00                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/INCAmount/AR1B_00                                                  |
| ++++AR1B_01                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/INCAmount/AR1B_01                                                  |
| +++Normal_Delay                                     |           | 1/60          | 0/76          | 1/39          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_Delay                                                       |
| ++++NTrig_Delay                                     |           | 53/53         | 69/69         | 36/36         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrig_Delay                                           |
| ++++NTrigger_FR                                     |           | 4/4           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR                                           |
| ++++NTrigger_R                                      |           | 2/2           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_R                                            |
| +++Normal_TLPath                                    |           | 0/32          | 0/32          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath                                                      |
| ++++NORLBR1B00                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B00                                           |
| ++++NORLBR1B01                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B01                                           |
| ++++NORLBR1B02                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B02                                           |
| ++++NORLBR1B03                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B03                                           |
| ++++NORLBR1B04                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B04                                           |
| ++++NORLBR1B05                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B05                                           |
| ++++NORLBR1B06                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B06                                           |
| ++++NORLBR1B07                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B07                                           |
| ++++NORLBR1B08                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B08                                           |
| ++++NORLBR1B09                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B09                                           |
| ++++NORLBR1B10                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B10                                           |
| ++++NORLBR1B11                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B11                                           |
| ++++NORLBR1B12                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B12                                           |
| ++++NORLBR1B13                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B13                                           |
| ++++NORLBR1B14                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B14                                           |
| ++++NORLBR1B15                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B15                                           |
| ++++NORLBR1B16                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B16                                           |
| ++++NORLBR1B17                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B17                                           |
| ++++NORLBR1B18                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B18                                           |
| ++++NORLBR1B19                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B19                                           |
| ++++NORLBR1B20                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B20                                           |
| ++++NORLBR1B21                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B21                                           |
| ++++NORLBR1B22                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B22                                           |
| ++++NORLBR1B23                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B23                                           |
| ++++NORLBR1B24                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B24                                           |
| ++++NORLBR1B25                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B25                                           |
| ++++NORLBR1B26                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B26                                           |
| ++++NORLBR1B27                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B27                                           |
| ++++NORLBR1B28                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B28                                           |
| ++++NORLBR1B29                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B29                                           |
| ++++NORLBR1B30                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B30                                           |
| ++++NORLBR1B31                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear1/Normal_TLPath/NORLBR1B31                                           |
| ++BC_Rear2                                          |           | 0/199         | 0/217         | 0/98          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2                                                                    |
| +++BG_SEL                                           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BG_SEL                                                             |
| +++BG_SIN                                           |           | 1/3           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BG_SIN                                                             |
| ++++Gated_ENReg1                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BG_SIN/Gated_ENReg1                                                |
| ++++Gated_Reg1                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BG_SIN/Gated_Reg1                                                  |
| +++BIE_SEL                                          |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BIE_SEL                                                            |
| +++BPMC_Mux2_1                                      |           | 1/15          | 0/10          | 1/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1                                                        |
| ++++BPMC_CT                                         |           | 0/9           | 0/6           | 0/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT                                                |
| +++++BPMC_CP                                        |           | 1/8           | 0/5           | 1/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP                                        |
| ++++++BP_DFF                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_DFF                                 |
| ++++++BP_PF                                         |           | 1/3           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_PF                                  |
| +++++++PFD1                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_PF/PFD1                             |
| +++++++PFD2                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_PF/PFD2                             |
| ++++++BP_PR                                         |           | 1/3           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_PR                                  |
| +++++++PRD1                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_PR/PRD1                             |
| +++++++PRD2                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_CP/BP_PR/PRD2                             |
| +++++BPMC_PT                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_CT/BPMC_PT                                        |
| ++++BPMC_M21                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_M21                                               |
| ++++BPMC_R1b00                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_R1b00                                             |
| ++++BPMC_R1b01                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_R1b01                                             |
| ++++BPMC_R1b02                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_R1b02                                             |
| ++++BPMC_R1b03                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPMC_Mux2_1/BPMC_R1b03                                             |
| +++BPW_Gen                                          |           | 2/7           | 0/5           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPW_Gen                                                            |
| ++++PR00                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00                                                       |
| ++++PR01                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR01                                                       |
| ++++PR04                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR04                                                       |
| ++++PR05                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR05                                                       |
| ++++PR06                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR06                                                       |
| +++EGPN_Sel_EXT                                     |           | 3/3           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/EGPN_Sel_EXT                                                       |
| +++GPN_Sel_Gated                                    |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/GPN_Sel_Gated                                                      |
| +++INFmMNL                                          |           | 0/168         | 0/194         | 0/86          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL                                                            |
| ++++IF_Mode                                         |           | 0/72          | 0/86          | 0/44          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode                                                    |
| +++++INF_Ctrl_Mode                                  |           | 0/67          | 0/82          | 0/42          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode                                      |
| ++++++INFIN_Delay                                   |           | 53/53         | 69/69         | 36/36         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Delay                          |
| ++++++INFIN_MTrigA                                  |           | 3/3           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_MTrigA                         |
| ++++++INFIN_MTrigF                                  |           | 3/3           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_MTrigF                         |
| ++++++INFIN_MTrigR                                  |           | 2/2           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_MTrigR                         |
| ++++++INFIN_MUX_Front                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_MUX_Front                      |
| ++++++INFIN_MUX_Medium                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_MUX_Medium                     |
| ++++++INFIN_MUX_Rear                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_MUX_Rear                       |
| ++++++INFIN_Path                                    |           | 0/3           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Path                           |
| +++++++INFIN_Buf00                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Path/INFIN_Buf00               |
| +++++++INFIN_Buf01                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Path/INFIN_Buf01               |
| +++++++INFIN_Buf02                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Ctrl_Mode/INFIN_Path/INFIN_Buf02               |
| +++++INF_Trig_Mode                                  |           | 0/5           | 0/4           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Trig_Mode                                      |
| ++++++INF_MTSR                                      |           | 3/3           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Trig_Mode/INF_MTSR                             |
| ++++++INF_Mux                                       |           | 2/2           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mode/INF_Trig_Mode/INF_Mux                              |
| ++++IF_Mux00                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mux00                                                   |
| ++++IF_Mux01                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mux01                                                   |
| ++++IM_TO_LPath                                     |           | 1/30          | 0/29          | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath                                                |
| +++++LBR1B00                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B00                                        |
| +++++LBR1B01                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B01                                        |
| +++++LBR1B02                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B02                                        |
| +++++LBR1B03                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B03                                        |
| +++++LBR1B04                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B04                                        |
| +++++LBR1B05                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B05                                        |
| +++++LBR1B06                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B06                                        |
| +++++LBR1B07                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B07                                        |
| +++++LBR1B08                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B08                                        |
| +++++LBR1B09                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B09                                        |
| +++++LBR1B10                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B10                                        |
| +++++LBR1B11                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B11                                        |
| +++++LBR1B12                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B12                                        |
| +++++LBR1B13                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B13                                        |
| +++++LBR1B14                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B14                                        |
| +++++LBR1B15                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B15                                        |
| +++++LBR1B16                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B16                                        |
| +++++LBR1B17                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B17                                        |
| +++++LBR1B18                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B18                                        |
| +++++LBR1B19                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B19                                        |
| +++++LBR1B20                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B20                                        |
| +++++LBR1B21                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B21                                        |
| +++++LBR1B22                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B22                                        |
| +++++LBR1B23                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B23                                        |
| +++++LBR1B24                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B24                                        |
| +++++LBR1B25                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B25                                        |
| +++++LBR1B26                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B26                                        |
| +++++LBR1B27                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B27                                        |
| +++++LBR1B28                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IM_TO_LPath/LBR1B28                                        |
| ++++ML_Mux00                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/ML_Mux00                                                   |
| ++++MT_Mode                                         |           | 2/63          | 2/79          | 0/38          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode                                                    |
| +++++Trig_Delay                                     |           | 53/53         | 69/69         | 36/36         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay                                         |
| +++++Trigger_FR                                     |           | 4/4           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trigger_FR                                         |
| +++++Trigger_R                                      |           | 4/4           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trigger_R                                          |
| +Burst_INCRE_PATH                                   |           | 0/28          | 0/56          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INCRE_PATH                                                                            |
| ++Burst_INCRE_VT00                                  |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INCRE_PATH/Burst_INCRE_VT00                                                           |
| ++Burst_INCRE_VT01                                  |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INCRE_PATH/Burst_INCRE_VT01                                                           |
| ++Burst_INCRE_VT02                                  |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INCRE_PATH/Burst_INCRE_VT02                                                           |
| ++Burst_INCRE_VT03                                  |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INCRE_PATH/Burst_INCRE_VT03                                                           |
| +Burst_INT_PATH                                     |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INT_PATH                                                                              |
| ++Burst_INTP_VT00                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INT_PATH/Burst_INTP_VT00                                                              |
| ++Burst_INTP_VT01                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Burst_INT_PATH/Burst_INTP_VT01                                                              |
| +CVG_DAC7821_Signals_Group                          |           | 0/85          | 0/48          | 0/112         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/CVG_DAC7821_Signals_Group                                                                   |
| ++CVG_DAC7821_CSPATH                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/CVG_DAC7821_Signals_Group/CVG_DAC7821_CSPATH                                                |
| ++CVG_DAC7821_DPATH                                 |           | 12/12         | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/CVG_DAC7821_Signals_Group/CVG_DAC7821_DPATH                                                 |
| ++CVG_DAC7821_RWPATH                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/CVG_DAC7821_Signals_Group/CVG_DAC7821_RWPATH                                                |
| ++DAC7821_CRTL_VOL                                  |           | 58/71         | 19/34         | 103/112       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL                                                  |
| +++Count_Loop                                       |           | 13/13         | 15/15         | 9/9           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/CVG_DAC7821_Signals_Group/DAC7821_CRTL_VOL/Count_Loop                                       |
| +DCM_INTRST                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/6   | 0/2   | AFG3000_FPGA/DCM_INTRST                                                                                  |
| ++DCM214MHz                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 4/4   | 1/1   | AFG3000_FPGA/DCM_INTRST/DCM214MHz                                                                        |
| ++DCM214MHz_SP                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 2/2   | 1/1   | AFG3000_FPGA/DCM_INTRST/DCM214MHz_SP                                                                     |
| +DCOFFSET_DPATH                                     |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DCOFFSET_DPATH                                                                              |
| ++DCOFFSET_VT00                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DCOFFSET_DPATH/DCOFFSET_VT00                                                                |
| ++DCOFFSET_VT01                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DCOFFSET_DPATH/DCOFFSET_VT01                                                                |
| ++DCOFFSET_VT02                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DCOFFSET_DPATH/DCOFFSET_VT02                                                                |
| +DECOPCTRL_DPATH                                    |           | 0/48          | 0/93          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DECOPCTRL_DPATH                                                                             |
| ++OPC_P00                                           |           | 16/16         | 31/31         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DECOPCTRL_DPATH/OPC_P00                                                                     |
| ++OPC_P01                                           |           | 16/16         | 31/31         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DECOPCTRL_DPATH/OPC_P01                                                                     |
| ++OPC_P02                                           |           | 16/16         | 31/31         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DECOPCTRL_DPATH/OPC_P02                                                                     |
| +DEC_DAC                                            |           | 0/162         | 0/259         | 0/69          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC                                                                                     |
| ++CPU_Da_Ad                                         |           | 24/24         | 46/46         | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/CPU_Da_Ad                                                                           |
| ++DEC_DAC7821                                       |           | 8/8           | 9/9           | 15/15         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_DAC7821                                                                         |
| ++DEC_DAC_CR                                        |           | 5/5           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_DAC_CR                                                                          |
| ++DEC_DR00                                          |           | 9/9           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_DR00                                                                            |
| ++DEC_Data                                          |           | 15/15         | 17/17         | 25/25         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_Data                                                                            |
| ++DEC_FID00                                         |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_FID00                                                                           |
| ++DEC_FID01                                         |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_FID01                                                                           |
| ++DEC_FID02                                         |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_FID02                                                                           |
| ++DEC_OPCTRL                                        |           | 45/45         | 78/78         | 9/9           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_OPCTRL                                                                          |
| ++DEC_OPCTRL_V2                                     |           | 17/17         | 21/21         | 9/9           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_OPCTRL_V2                                                                       |
| ++DEC_RAM4K                                         |           | 4/4           | 1/1           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_RAM4K                                                                           |
| ++DEC_TriRAM                                        |           | 5/5           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/DEC_TriRAM                                                                          |
| ++RAM4K_ABR00                                       |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DEC_DAC/RAM4K_ABR00                                                                         |
| +DUTYS_DPATH                                        |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DUTYS_DPATH                                                                                 |
| ++DUTYS_VPath_VT00                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DUTYS_DPATH/DUTYS_VPath_VT00                                                                |
| ++DUTYS_VPath_VT01                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DUTYS_DPATH/DUTYS_VPath_VT01                                                                |
| ++DUTYS_VPath_VT02                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/DUTYS_DPATH/DUTYS_VPath_VT02                                                                |
| +Data_Stack_Region                                  |           | 2/68          | 4/136         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region                                                                           |
| ++DSR16B                                            |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region/DSR16B                                                                    |
| ++DSR20B                                            |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region/DSR20B                                                                    |
| ++DSTemp1                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region/DSTemp1                                                                   |
| ++DSTemp2                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region/DSTemp2                                                                   |
| ++DSTemp3                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region/DSTemp3                                                                   |
| ++DSTemp4                                           |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Data_Stack_Region/DSTemp4                                                                   |
| +Delay_DPATH                                        |           | 0/85          | 0/170         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Delay_DPATH                                                                                 |
| ++DV_BR00                                           |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Delay_DPATH/DV_BR00                                                                         |
| ++DV_BR01                                           |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Delay_DPATH/DV_BR01                                                                         |
| ++DV_BR02                                           |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Delay_DPATH/DV_BR02                                                                         |
| ++DV_BR03                                           |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Delay_DPATH/DV_BR03                                                                         |
| ++DV_BR04                                           |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Delay_DPATH/DV_BR04                                                                         |
| +EXTSIG_DPATH                                       |           | 0/2           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/EXTSIG_DPATH                                                                                |
| ++EXTSIN_REG1B00                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/EXTSIG_DPATH/EXTSIN_REG1B00                                                                 |
| ++EXTSIN_REG1B01                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/EXTSIG_DPATH/EXTSIN_REG1B01                                                                 |
| +FMSWRAM_DPTH                                       |           | 0/25          | 0/49          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FMSWRAM_DPTH                                                                                |
| ++FSWMRAM_ABR00                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FMSWRAM_DPTH/FSWMRAM_ABR00                                                                  |
| ++FSWMRAM_ABR01                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FMSWRAM_DPTH/FSWMRAM_ABR01                                                                  |
| ++FSWMRAM_DBR00                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FMSWRAM_DPTH/FSWMRAM_DBR00                                                                  |
| ++FSWMRAM_DBR01                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FMSWRAM_DPTH/FSWMRAM_DBR01                                                                  |
| ++FSWMRAM_WBR00                                     |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FMSWRAM_DPTH/FSWMRAM_WBR00                                                                  |
| +FM_CF_PATH                                         |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_CF_PATH                                                                                  |
| ++CF_VT00                                           |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_CF_PATH/CF_VT00                                                                          |
| ++CF_VT01                                           |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_CF_PATH/CF_VT01                                                                          |
| +FM_DEVI_PATH                                       |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_DEVI_PATH                                                                                |
| ++FM_DEV_VT00                                       |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_DEVI_PATH/FM_DEV_VT00                                                                    |
| ++FM_DEV_VT01                                       |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_DEVI_PATH/FM_DEV_VT01                                                                    |
| +FM_FREQ_PATH                                       |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_FREQ_PATH                                                                                |
| ++FM_Rate_VT00                                      |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_FREQ_PATH/FM_Rate_VT00                                                                   |
| ++FM_Rate_VT01                                      |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_FREQ_PATH/FM_Rate_VT01                                                                   |
| +FM_Mode                                            |           | 1/356         | 0/296         | 0/246         | 0/0           | 0/3       | 0/3       | 0/1   | 0/0   | AFG3000_FPGA/FM_Mode                                                                                     |
| ++AM_MUX16B                                         |           | 16/16         | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/AM_MUX16B                                                                           |
| ++AM_VReg00                                         |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/AM_VReg00                                                                           |
| ++AM_VReg01                                         |           | 16/16         | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/AM_VReg01                                                                           |
| ++FMM_ADD16B                                        |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/FMM_ADD16B                                                                          |
| ++MOD_MUX                                           |           | 12/12         | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/MOD_MUX                                                                             |
| ++XLXI_12                                           |           | 0/6           | 0/12          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_12                                                                             |
| +++XLXI_1                                           |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_12/XLXI_1                                                                      |
| +++XLXI_2                                           |           | 4/4           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_12/XLXI_2                                                                      |
| ++XLXI_13                                           |           | 2/6           | 3/8           | 0/4           | 0/0           | 0/0       | 0/0       | 1/1   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_13                                                                             |
| +++XLXI_3                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_13/XLXI_3                                                                      |
| +++XLXI_8                                           |           | 3/3           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_13/XLXI_8                                                                      |
| ++XLXI_33                                           |           | 0/24          | 0/48          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_33                                                                             |
| +++XLXI_1                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_33/XLXI_1                                                                      |
| +++XLXI_4                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_33/XLXI_4                                                                      |
| +++XLXI_5                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_33/XLXI_5                                                                      |
| ++XLXI_4                                            |           | 12/12         | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_4                                                                              |
| ++XLXI_42                                           |           | 0/24          | 0/48          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_42                                                                             |
| +++XLXI_1                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_42/XLXI_1                                                                      |
| +++XLXI_4                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_42/XLXI_4                                                                      |
| +++XLXI_5                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_42/XLXI_5                                                                      |
| ++XLXI_43                                           |           | 0/24          | 0/0           | 0/48          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_43                                                                             |
| +++XLXI_1                                           |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_43/XLXI_1                                                                      |
| +++XLXI_2                                           |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_43/XLXI_2                                                                      |
| +++XLXI_3                                           |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_43/XLXI_3                                                                      |
| ++XLXI_45                                           |           | 0/24          | 0/48          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_45                                                                             |
| +++XLXI_1                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_45/XLXI_1                                                                      |
| +++XLXI_4                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_45/XLXI_4                                                                      |
| +++XLXI_5                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_45/XLXI_5                                                                      |
| ++XLXI_5                                            |           | 48/48         | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_5                                                                              |
| ++XLXI_50                                           |           | 3/15          | 1/1           | 0/24          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_50                                                                             |
| +++XLXI_1                                           |           | 12/12         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_50/XLXI_1                                                                      |
| ++XLXI_56                                           |           | 6/6           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_56                                                                             |
| ++XLXI_57                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57                                                                             |
| +++BU2                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2                                                                         |
| ++++U0                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0                                                                      |
| +++++blk_mem_generator                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator                                                    |
| ++++++valid.cstr                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr                                         |
| +++++++ramloop[0].ram.r                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                        |
| ++++++++s3a_init.ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram           |
| +++++++ramloop[1].ram.r                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r                        |
| ++++++++s3a_init.ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram           |
| +++++++ramloop[2].ram.r                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r                        |
| ++++++++s3a_init.ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram           |
| ++XLXI_58                                           |           | 0/31          | 0/48          | 0/56          | 0/0           | 0/0       | 0/3       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_58                                                                             |
| +++BU2                                              |           | 0/31          | 0/48          | 0/56          | 0/0           | 0/0       | 0/3       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_58/BU2                                                                         |
| ++++U0                                              |           | 0/31          | 0/48          | 0/56          | 0/0           | 0/0       | 0/3       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_58/BU2/U0                                                                      |
| +++++i_synth.i_synth_model                          |           | 0/31          | 0/48          | 0/56          | 0/0           | 0/0       | 0/3       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model                                                |
| ++++++gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT1 |           | 31/31         | 48/48         | 56/56         | 0/0           | 0/0       | 3/3       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18 |
| ++XLXI_6                                            |           | 0/25          | 0/0           | 0/48          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_6                                                                              |
| +++XLXI_1                                           |           | 9/9           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_6/XLXI_1                                                                       |
| +++XLXI_2                                           |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_6/XLXI_2                                                                       |
| +++XLXI_3                                           |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_6/XLXI_3                                                                       |
| ++XLXI_7                                            |           | 0/24          | 0/48          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_7                                                                              |
| +++XLXI_1                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_7/XLXI_1                                                                       |
| +++XLXI_4                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_7/XLXI_4                                                                       |
| +++XLXI_5                                           |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_7/XLXI_5                                                                       |
| ++XLXI_8                                            |           | 0/26          | 0/0           | 0/48          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_8                                                                              |
| +++XLXI_4                                           |           | 0/26          | 0/0           | 0/48          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_8/XLXI_4                                                                       |
| ++++XLXI_1                                          |           | 9/9           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_8/XLXI_4/XLXI_1                                                                |
| ++++XLXI_2                                          |           | 9/9           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_8/XLXI_4/XLXI_2                                                                |
| ++++XLXI_3                                          |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FM_Mode/XLXI_8/XLXI_4/XLXI_3                                                                |
| +FSK_Rate_Mode                                      |           | 2/312         | 2/557         | 1/104         | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode                                                                               |
| ++BR42B                                             |           | 21/21         | 42/42         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/BR42B                                                                         |
| ++FSK_ACC                                           |           | 5/288         | 10/512        | 0/103         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC                                                                       |
| +++Stage10_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg00                                                         |
| +++Stage10_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg01                                                         |
| +++Stage10_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg02                                                         |
| +++Stage10_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg03                                                         |
| +++Stage10_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg04                                                         |
| +++Stage10_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg05                                                         |
| +++Stage10_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg06                                                         |
| +++Stage10_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg07                                                         |
| +++Stage10_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_Reg08                                                         |
| +++Stage10_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage10_acc                                                           |
| +++Stage11_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg00                                                         |
| +++Stage11_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg01                                                         |
| +++Stage11_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg02                                                         |
| +++Stage11_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg03                                                         |
| +++Stage11_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg04                                                         |
| +++Stage11_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg05                                                         |
| +++Stage11_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg06                                                         |
| +++Stage11_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg07                                                         |
| +++Stage11_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg08                                                         |
| +++Stage11_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_Reg09                                                         |
| +++Stage11_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage11_acc                                                           |
| +++Stage12_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg00                                                         |
| +++Stage12_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg01                                                         |
| +++Stage12_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg02                                                         |
| +++Stage12_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg03                                                         |
| +++Stage12_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg04                                                         |
| +++Stage12_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg05                                                         |
| +++Stage12_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg06                                                         |
| +++Stage12_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg07                                                         |
| +++Stage12_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg08                                                         |
| +++Stage12_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg09                                                         |
| +++Stage12_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_Reg10                                                         |
| +++Stage12_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage12_acc                                                           |
| +++Stage13_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg00                                                         |
| +++Stage13_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg01                                                         |
| +++Stage13_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg02                                                         |
| +++Stage13_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg03                                                         |
| +++Stage13_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg04                                                         |
| +++Stage13_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg05                                                         |
| +++Stage13_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg06                                                         |
| +++Stage13_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg07                                                         |
| +++Stage13_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg08                                                         |
| +++Stage13_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg09                                                         |
| +++Stage13_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg10                                                         |
| +++Stage13_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_Reg11                                                         |
| +++Stage13_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage13_acc                                                           |
| +++Stage14_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg00                                                         |
| +++Stage14_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg01                                                         |
| +++Stage14_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg02                                                         |
| +++Stage14_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg03                                                         |
| +++Stage14_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg04                                                         |
| +++Stage14_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg05                                                         |
| +++Stage14_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg06                                                         |
| +++Stage14_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg07                                                         |
| +++Stage14_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg08                                                         |
| +++Stage14_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg09                                                         |
| +++Stage14_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg10                                                         |
| +++Stage14_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg11                                                         |
| +++Stage14_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_Reg12                                                         |
| +++Stage14_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage14_acc                                                           |
| +++Stage15_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg00                                                         |
| +++Stage15_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg01                                                         |
| +++Stage15_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg02                                                         |
| +++Stage15_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg03                                                         |
| +++Stage15_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg04                                                         |
| +++Stage15_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg05                                                         |
| +++Stage15_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg06                                                         |
| +++Stage15_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg07                                                         |
| +++Stage15_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg08                                                         |
| +++Stage15_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg09                                                         |
| +++Stage15_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg10                                                         |
| +++Stage15_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg11                                                         |
| +++Stage15_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg12                                                         |
| +++Stage15_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_Reg13                                                         |
| +++Stage15_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage15_acc                                                           |
| +++Stage16_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg00                                                         |
| +++Stage16_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg01                                                         |
| +++Stage16_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg02                                                         |
| +++Stage16_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg03                                                         |
| +++Stage16_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg04                                                         |
| +++Stage16_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg05                                                         |
| +++Stage16_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg06                                                         |
| +++Stage16_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg07                                                         |
| +++Stage16_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg08                                                         |
| +++Stage16_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg09                                                         |
| +++Stage16_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg10                                                         |
| +++Stage16_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg11                                                         |
| +++Stage16_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg12                                                         |
| +++Stage16_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg13                                                         |
| +++Stage16_Reg14                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_Reg14                                                         |
| +++Stage16_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage16_acc                                                           |
| +++Stage17_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg00                                                         |
| +++Stage17_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg01                                                         |
| +++Stage17_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg02                                                         |
| +++Stage17_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg03                                                         |
| +++Stage17_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg04                                                         |
| +++Stage17_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg05                                                         |
| +++Stage17_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg06                                                         |
| +++Stage17_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg07                                                         |
| +++Stage17_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg08                                                         |
| +++Stage17_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg09                                                         |
| +++Stage17_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg10                                                         |
| +++Stage17_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg11                                                         |
| +++Stage17_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg12                                                         |
| +++Stage17_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg13                                                         |
| +++Stage17_Reg14                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg14                                                         |
| +++Stage17_Reg15                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg15                                                         |
| +++Stage17_Reg16                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg16                                                         |
| +++Stage17_Reg17                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg17                                                         |
| +++Stage17_Reg18                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg18                                                         |
| +++Stage17_Reg19                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_Reg19                                                         |
| +++Stage17_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage17_acc                                                           |
| +++Stage18_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg00                                                         |
| +++Stage18_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg01                                                         |
| +++Stage18_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg02                                                         |
| +++Stage18_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg03                                                         |
| +++Stage18_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg04                                                         |
| +++Stage18_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg05                                                         |
| +++Stage18_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg06                                                         |
| +++Stage18_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg07                                                         |
| +++Stage18_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg08                                                         |
| +++Stage18_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg09                                                         |
| +++Stage18_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg10                                                         |
| +++Stage18_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg11                                                         |
| +++Stage18_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg12                                                         |
| +++Stage18_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg13                                                         |
| +++Stage18_Reg14                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg14                                                         |
| +++Stage18_Reg15                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg15                                                         |
| +++Stage18_Reg16                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg16                                                         |
| +++Stage18_Reg17                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg17                                                         |
| +++Stage18_Reg18                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg18                                                         |
| +++Stage18_Reg19                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_Reg19                                                         |
| +++Stage18_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage18_acc                                                           |
| +++Stage19_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg00                                                         |
| +++Stage19_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg01                                                         |
| +++Stage19_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg02                                                         |
| +++Stage19_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg03                                                         |
| +++Stage19_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg04                                                         |
| +++Stage19_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg05                                                         |
| +++Stage19_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg06                                                         |
| +++Stage19_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg07                                                         |
| +++Stage19_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg08                                                         |
| +++Stage19_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg09                                                         |
| +++Stage19_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg10                                                         |
| +++Stage19_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg11                                                         |
| +++Stage19_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg12                                                         |
| +++Stage19_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg13                                                         |
| +++Stage19_Reg14                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg14                                                         |
| +++Stage19_Reg15                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg15                                                         |
| +++Stage19_Reg16                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg16                                                         |
| +++Stage19_Reg17                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg17                                                         |
| +++Stage19_Reg18                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg18                                                         |
| +++Stage19_Reg19                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_Reg19                                                         |
| +++Stage19_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage19_acc                                                           |
| +++Stage1_acc                                       |           | 3/3           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage1_acc                                                            |
| +++Stage20_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg00                                                         |
| +++Stage20_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg01                                                         |
| +++Stage20_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg02                                                         |
| +++Stage20_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg03                                                         |
| +++Stage20_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg04                                                         |
| +++Stage20_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg05                                                         |
| +++Stage20_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg06                                                         |
| +++Stage20_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg07                                                         |
| +++Stage20_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg08                                                         |
| +++Stage20_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg09                                                         |
| +++Stage20_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg10                                                         |
| +++Stage20_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg11                                                         |
| +++Stage20_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg12                                                         |
| +++Stage20_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg13                                                         |
| +++Stage20_Reg14                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg14                                                         |
| +++Stage20_Reg15                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg15                                                         |
| +++Stage20_Reg16                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg16                                                         |
| +++Stage20_Reg17                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg17                                                         |
| +++Stage20_Reg18                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg18                                                         |
| +++Stage20_Reg19                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_Reg19                                                         |
| +++Stage20_acc                                      |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage20_acc                                                           |
| +++Stage21_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg00                                                         |
| +++Stage21_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg01                                                         |
| +++Stage21_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg02                                                         |
| +++Stage21_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg03                                                         |
| +++Stage21_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg04                                                         |
| +++Stage21_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg05                                                         |
| +++Stage21_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg06                                                         |
| +++Stage21_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg07                                                         |
| +++Stage21_Reg08                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg08                                                         |
| +++Stage21_Reg09                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg09                                                         |
| +++Stage21_Reg10                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg10                                                         |
| +++Stage21_Reg11                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg11                                                         |
| +++Stage21_Reg12                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg12                                                         |
| +++Stage21_Reg13                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg13                                                         |
| +++Stage21_Reg14                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg14                                                         |
| +++Stage21_Reg15                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg15                                                         |
| +++Stage21_Reg16                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg16                                                         |
| +++Stage21_Reg17                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg17                                                         |
| +++Stage21_Reg18                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg18                                                         |
| +++Stage21_Reg19                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_Reg19                                                         |
| +++Stage21_acc                                      |           | 3/3           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage21_acc                                                           |
| +++Stage2_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage2_Reg00                                                          |
| +++Stage2_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage2_acc                                                            |
| +++Stage3_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage3_Reg00                                                          |
| +++Stage3_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage3_Reg01                                                          |
| +++Stage3_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage3_acc                                                            |
| +++Stage4_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage4_Reg00                                                          |
| +++Stage4_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage4_Reg01                                                          |
| +++Stage4_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage4_Reg02                                                          |
| +++Stage4_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage4_acc                                                            |
| +++Stage5_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage5_Reg00                                                          |
| +++Stage5_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage5_Reg01                                                          |
| +++Stage5_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage5_Reg02                                                          |
| +++Stage5_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage5_Reg03                                                          |
| +++Stage5_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage5_acc                                                            |
| +++Stage6_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage6_Reg00                                                          |
| +++Stage6_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage6_Reg01                                                          |
| +++Stage6_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage6_Reg02                                                          |
| +++Stage6_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage6_Reg03                                                          |
| +++Stage6_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage6_Reg04                                                          |
| +++Stage6_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage6_acc                                                            |
| +++Stage7_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_Reg00                                                          |
| +++Stage7_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_Reg01                                                          |
| +++Stage7_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_Reg02                                                          |
| +++Stage7_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_Reg03                                                          |
| +++Stage7_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_Reg04                                                          |
| +++Stage7_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_Reg05                                                          |
| +++Stage7_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage7_acc                                                            |
| +++Stage8_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg00                                                          |
| +++Stage8_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg01                                                          |
| +++Stage8_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg02                                                          |
| +++Stage8_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg03                                                          |
| +++Stage8_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg04                                                          |
| +++Stage8_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg05                                                          |
| +++Stage8_Reg06                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_Reg06                                                          |
| +++Stage8_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage8_acc                                                            |
| +++Stage9_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg00                                                          |
| +++Stage9_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg01                                                          |
| +++Stage9_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg02                                                          |
| +++Stage9_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg03                                                          |
| +++Stage9_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg04                                                          |
| +++Stage9_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg05                                                          |
| +++Stage9_Reg06                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg06                                                          |
| +++Stage9_Reg07                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_Reg07                                                          |
| +++Stage9_acc                                       |           | 3/3           | 3/3           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ACC/Stage9_acc                                                            |
| ++FSK_CRT                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_CRT                                                                       |
| ++FSK_ES_Temp                                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_Mode/FSK_ES_Temp                                                                   |
| +FSK_Rate_SW                                        |           | 0/48          | 0/48          | 0/48          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_SW                                                                                 |
| ++FSK_MuxR                                          |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_SW/FSK_MuxR                                                                        |
| ++FSK_MuxS                                          |           | 24/24         | 0/0           | 48/48         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_SW/FSK_MuxS                                                                        |
| +FSK_Rate_VTemp                                     |           | 21/21         | 42/42         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/FSK_Rate_VTemp                                                                              |
| +GAINV_DPATH                                        |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/GAINV_DPATH                                                                                 |
| ++GAINV_VPath_VT00                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/GAINV_DPATH/GAINV_VPath_VT00                                                                |
| ++GAINV_VPath_VT01                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/GAINV_DPATH/GAINV_VPath_VT01                                                                |
| ++GAINV_VPath_VT02                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/GAINV_DPATH/GAINV_VPath_VT02                                                                |
| +INTDDFS                                            |           | 0/604         | 0/1176        | 0/179         | 0/0           | 0/17      | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS                                                                                     |
| ++ABTM_BLK                                          |           | 0/21          | 0/42          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/ABTM_BLK                                                                            |
| +++BUFTEMP00                                        |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/ABTM_BLK/BUFTEMP00                                                                  |
| +++BUFTEMP01                                        |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/ABTM_BLK/BUFTEMP01                                                                  |
| +++BUFTEMP02                                        |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/ABTM_BLK/BUFTEMP02                                                                  |
| ++DDFS_ACC                                          |           | 0/345         | 0/666         | 0/95          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC                                                                            |
| +++ACC48Bits                                        |           | 0/345         | 0/666         | 0/95          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits                                                                  |
| ++++Stage10_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg00                                                    |
| ++++Stage10_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg01                                                    |
| ++++Stage10_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg02                                                    |
| ++++Stage10_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg03                                                    |
| ++++Stage10_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg04                                                    |
| ++++Stage10_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg05                                                    |
| ++++Stage10_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg06                                                    |
| ++++Stage10_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg07                                                    |
| ++++Stage10_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_Reg08                                                    |
| ++++Stage10_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage10_acc                                                      |
| ++++Stage11_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg00                                                    |
| ++++Stage11_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg01                                                    |
| ++++Stage11_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg02                                                    |
| ++++Stage11_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg03                                                    |
| ++++Stage11_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg04                                                    |
| ++++Stage11_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg05                                                    |
| ++++Stage11_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg06                                                    |
| ++++Stage11_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg07                                                    |
| ++++Stage11_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg08                                                    |
| ++++Stage11_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_Reg09                                                    |
| ++++Stage11_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage11_acc                                                      |
| ++++Stage12_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg00                                                    |
| ++++Stage12_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg01                                                    |
| ++++Stage12_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg02                                                    |
| ++++Stage12_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg03                                                    |
| ++++Stage12_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg04                                                    |
| ++++Stage12_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg05                                                    |
| ++++Stage12_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg06                                                    |
| ++++Stage12_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg07                                                    |
| ++++Stage12_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg08                                                    |
| ++++Stage12_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg09                                                    |
| ++++Stage12_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_Reg10                                                    |
| ++++Stage12_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage12_acc                                                      |
| ++++Stage13_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg00                                                    |
| ++++Stage13_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg01                                                    |
| ++++Stage13_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg02                                                    |
| ++++Stage13_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg03                                                    |
| ++++Stage13_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg04                                                    |
| ++++Stage13_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg05                                                    |
| ++++Stage13_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg06                                                    |
| ++++Stage13_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg07                                                    |
| ++++Stage13_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg08                                                    |
| ++++Stage13_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg09                                                    |
| ++++Stage13_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg10                                                    |
| ++++Stage13_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_Reg11                                                    |
| ++++Stage13_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage13_acc                                                      |
| ++++Stage14_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg00                                                    |
| ++++Stage14_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg01                                                    |
| ++++Stage14_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg02                                                    |
| ++++Stage14_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg03                                                    |
| ++++Stage14_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg04                                                    |
| ++++Stage14_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg05                                                    |
| ++++Stage14_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg06                                                    |
| ++++Stage14_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg07                                                    |
| ++++Stage14_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg08                                                    |
| ++++Stage14_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg09                                                    |
| ++++Stage14_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg10                                                    |
| ++++Stage14_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg11                                                    |
| ++++Stage14_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_Reg12                                                    |
| ++++Stage14_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage14_acc                                                      |
| ++++Stage15_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg00                                                    |
| ++++Stage15_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg01                                                    |
| ++++Stage15_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg02                                                    |
| ++++Stage15_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg03                                                    |
| ++++Stage15_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg04                                                    |
| ++++Stage15_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg05                                                    |
| ++++Stage15_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg06                                                    |
| ++++Stage15_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg07                                                    |
| ++++Stage15_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg08                                                    |
| ++++Stage15_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg09                                                    |
| ++++Stage15_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg10                                                    |
| ++++Stage15_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg11                                                    |
| ++++Stage15_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg12                                                    |
| ++++Stage15_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_Reg13                                                    |
| ++++Stage15_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage15_acc                                                      |
| ++++Stage16_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg00                                                    |
| ++++Stage16_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg01                                                    |
| ++++Stage16_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg02                                                    |
| ++++Stage16_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg03                                                    |
| ++++Stage16_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg04                                                    |
| ++++Stage16_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg05                                                    |
| ++++Stage16_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg06                                                    |
| ++++Stage16_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg07                                                    |
| ++++Stage16_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg08                                                    |
| ++++Stage16_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg09                                                    |
| ++++Stage16_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg10                                                    |
| ++++Stage16_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg11                                                    |
| ++++Stage16_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg12                                                    |
| ++++Stage16_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg13                                                    |
| ++++Stage16_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_Reg14                                                    |
| ++++Stage16_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage16_acc                                                      |
| ++++Stage17_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg00                                                    |
| ++++Stage17_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg01                                                    |
| ++++Stage17_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg02                                                    |
| ++++Stage17_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg03                                                    |
| ++++Stage17_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg04                                                    |
| ++++Stage17_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg05                                                    |
| ++++Stage17_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg06                                                    |
| ++++Stage17_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg07                                                    |
| ++++Stage17_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg08                                                    |
| ++++Stage17_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg09                                                    |
| ++++Stage17_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg10                                                    |
| ++++Stage17_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg11                                                    |
| ++++Stage17_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg12                                                    |
| ++++Stage17_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg13                                                    |
| ++++Stage17_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg14                                                    |
| ++++Stage17_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_Reg15                                                    |
| ++++Stage17_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage17_acc                                                      |
| ++++Stage18_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg00                                                    |
| ++++Stage18_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg01                                                    |
| ++++Stage18_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg02                                                    |
| ++++Stage18_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg03                                                    |
| ++++Stage18_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg04                                                    |
| ++++Stage18_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg05                                                    |
| ++++Stage18_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg06                                                    |
| ++++Stage18_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg07                                                    |
| ++++Stage18_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg08                                                    |
| ++++Stage18_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg09                                                    |
| ++++Stage18_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg10                                                    |
| ++++Stage18_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg11                                                    |
| ++++Stage18_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg12                                                    |
| ++++Stage18_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg13                                                    |
| ++++Stage18_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg14                                                    |
| ++++Stage18_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg15                                                    |
| ++++Stage18_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg16                                                    |
| ++++Stage18_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg17                                                    |
| ++++Stage18_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg18                                                    |
| ++++Stage18_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg19                                                    |
| ++++Stage18_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg20                                                    |
| ++++Stage18_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg21                                                    |
| ++++Stage18_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_Reg22                                                    |
| ++++Stage18_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage18_acc                                                      |
| ++++Stage19_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg00                                                    |
| ++++Stage19_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg01                                                    |
| ++++Stage19_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg02                                                    |
| ++++Stage19_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg03                                                    |
| ++++Stage19_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg04                                                    |
| ++++Stage19_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg05                                                    |
| ++++Stage19_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg06                                                    |
| ++++Stage19_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg07                                                    |
| ++++Stage19_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg08                                                    |
| ++++Stage19_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg09                                                    |
| ++++Stage19_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg10                                                    |
| ++++Stage19_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg11                                                    |
| ++++Stage19_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg12                                                    |
| ++++Stage19_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg13                                                    |
| ++++Stage19_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg14                                                    |
| ++++Stage19_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg15                                                    |
| ++++Stage19_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg16                                                    |
| ++++Stage19_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg17                                                    |
| ++++Stage19_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg18                                                    |
| ++++Stage19_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg19                                                    |
| ++++Stage19_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg20                                                    |
| ++++Stage19_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg21                                                    |
| ++++Stage19_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_Reg22                                                    |
| ++++Stage19_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage19_acc                                                      |
| ++++Stage1_acc                                      |           | 2/2           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage1_acc                                                       |
| ++++Stage20_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg00                                                    |
| ++++Stage20_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg01                                                    |
| ++++Stage20_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg02                                                    |
| ++++Stage20_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg03                                                    |
| ++++Stage20_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg04                                                    |
| ++++Stage20_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg05                                                    |
| ++++Stage20_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg06                                                    |
| ++++Stage20_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg07                                                    |
| ++++Stage20_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg08                                                    |
| ++++Stage20_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg09                                                    |
| ++++Stage20_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg10                                                    |
| ++++Stage20_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg11                                                    |
| ++++Stage20_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg12                                                    |
| ++++Stage20_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg13                                                    |
| ++++Stage20_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg14                                                    |
| ++++Stage20_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg15                                                    |
| ++++Stage20_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg16                                                    |
| ++++Stage20_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg17                                                    |
| ++++Stage20_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg18                                                    |
| ++++Stage20_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg19                                                    |
| ++++Stage20_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg20                                                    |
| ++++Stage20_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg21                                                    |
| ++++Stage20_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_Reg22                                                    |
| ++++Stage20_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage20_acc                                                      |
| ++++Stage21_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg00                                                    |
| ++++Stage21_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg01                                                    |
| ++++Stage21_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg02                                                    |
| ++++Stage21_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg03                                                    |
| ++++Stage21_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg04                                                    |
| ++++Stage21_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg05                                                    |
| ++++Stage21_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg06                                                    |
| ++++Stage21_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg07                                                    |
| ++++Stage21_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg08                                                    |
| ++++Stage21_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg09                                                    |
| ++++Stage21_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg10                                                    |
| ++++Stage21_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg11                                                    |
| ++++Stage21_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg12                                                    |
| ++++Stage21_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg13                                                    |
| ++++Stage21_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg14                                                    |
| ++++Stage21_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg15                                                    |
| ++++Stage21_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg16                                                    |
| ++++Stage21_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg17                                                    |
| ++++Stage21_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg18                                                    |
| ++++Stage21_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg19                                                    |
| ++++Stage21_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg20                                                    |
| ++++Stage21_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg21                                                    |
| ++++Stage21_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_Reg22                                                    |
| ++++Stage21_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage21_acc                                                      |
| ++++Stage22_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg00                                                    |
| ++++Stage22_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg01                                                    |
| ++++Stage22_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg02                                                    |
| ++++Stage22_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg03                                                    |
| ++++Stage22_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg04                                                    |
| ++++Stage22_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg05                                                    |
| ++++Stage22_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg06                                                    |
| ++++Stage22_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg07                                                    |
| ++++Stage22_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg08                                                    |
| ++++Stage22_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg09                                                    |
| ++++Stage22_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg10                                                    |
| ++++Stage22_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg11                                                    |
| ++++Stage22_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg12                                                    |
| ++++Stage22_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg13                                                    |
| ++++Stage22_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg14                                                    |
| ++++Stage22_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg15                                                    |
| ++++Stage22_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg16                                                    |
| ++++Stage22_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg17                                                    |
| ++++Stage22_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg18                                                    |
| ++++Stage22_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg19                                                    |
| ++++Stage22_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg20                                                    |
| ++++Stage22_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg21                                                    |
| ++++Stage22_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_Reg22                                                    |
| ++++Stage22_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage22_acc                                                      |
| ++++Stage23_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg00                                                    |
| ++++Stage23_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg01                                                    |
| ++++Stage23_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg02                                                    |
| ++++Stage23_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg03                                                    |
| ++++Stage23_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg04                                                    |
| ++++Stage23_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg05                                                    |
| ++++Stage23_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg06                                                    |
| ++++Stage23_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg07                                                    |
| ++++Stage23_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg08                                                    |
| ++++Stage23_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg09                                                    |
| ++++Stage23_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg10                                                    |
| ++++Stage23_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg11                                                    |
| ++++Stage23_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg12                                                    |
| ++++Stage23_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg13                                                    |
| ++++Stage23_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg14                                                    |
| ++++Stage23_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg15                                                    |
| ++++Stage23_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg16                                                    |
| ++++Stage23_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg17                                                    |
| ++++Stage23_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg18                                                    |
| ++++Stage23_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg19                                                    |
| ++++Stage23_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg20                                                    |
| ++++Stage23_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg21                                                    |
| ++++Stage23_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_Reg22                                                    |
| ++++Stage23_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage23_acc                                                      |
| ++++Stage24_Reg00                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg00                                                    |
| ++++Stage24_Reg01                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg01                                                    |
| ++++Stage24_Reg02                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg02                                                    |
| ++++Stage24_Reg03                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg03                                                    |
| ++++Stage24_Reg04                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg04                                                    |
| ++++Stage24_Reg05                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg05                                                    |
| ++++Stage24_Reg06                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg06                                                    |
| ++++Stage24_Reg07                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg07                                                    |
| ++++Stage24_Reg08                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg08                                                    |
| ++++Stage24_Reg09                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg09                                                    |
| ++++Stage24_Reg10                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg10                                                    |
| ++++Stage24_Reg11                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg11                                                    |
| ++++Stage24_Reg12                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg12                                                    |
| ++++Stage24_Reg13                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg13                                                    |
| ++++Stage24_Reg14                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg14                                                    |
| ++++Stage24_Reg15                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg15                                                    |
| ++++Stage24_Reg16                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg16                                                    |
| ++++Stage24_Reg17                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg17                                                    |
| ++++Stage24_Reg18                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg18                                                    |
| ++++Stage24_Reg19                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg19                                                    |
| ++++Stage24_Reg20                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg20                                                    |
| ++++Stage24_Reg21                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg21                                                    |
| ++++Stage24_Reg22                                   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_Reg22                                                    |
| ++++Stage24_acc                                     |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage24_acc                                                      |
| ++++Stage2_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage2_Reg00                                                     |
| ++++Stage2_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage2_acc                                                       |
| ++++Stage3_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage3_Reg00                                                     |
| ++++Stage3_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage3_Reg01                                                     |
| ++++Stage3_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage3_acc                                                       |
| ++++Stage4_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage4_Reg00                                                     |
| ++++Stage4_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage4_Reg01                                                     |
| ++++Stage4_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage4_Reg02                                                     |
| ++++Stage4_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage4_acc                                                       |
| ++++Stage5_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage5_Reg00                                                     |
| ++++Stage5_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage5_Reg01                                                     |
| ++++Stage5_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage5_Reg02                                                     |
| ++++Stage5_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage5_Reg03                                                     |
| ++++Stage5_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage5_acc                                                       |
| ++++Stage6_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage6_Reg00                                                     |
| ++++Stage6_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage6_Reg01                                                     |
| ++++Stage6_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage6_Reg02                                                     |
| ++++Stage6_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage6_Reg03                                                     |
| ++++Stage6_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage6_Reg04                                                     |
| ++++Stage6_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage6_acc                                                       |
| ++++Stage7_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_Reg00                                                     |
| ++++Stage7_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_Reg01                                                     |
| ++++Stage7_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_Reg02                                                     |
| ++++Stage7_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_Reg03                                                     |
| ++++Stage7_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_Reg04                                                     |
| ++++Stage7_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_Reg05                                                     |
| ++++Stage7_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage7_acc                                                       |
| ++++Stage8_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg00                                                     |
| ++++Stage8_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg01                                                     |
| ++++Stage8_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg02                                                     |
| ++++Stage8_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg03                                                     |
| ++++Stage8_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg04                                                     |
| ++++Stage8_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg05                                                     |
| ++++Stage8_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_Reg06                                                     |
| ++++Stage8_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage8_acc                                                       |
| ++++Stage9_Reg00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg00                                                     |
| ++++Stage9_Reg01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg01                                                     |
| ++++Stage9_Reg02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg02                                                     |
| ++++Stage9_Reg03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg03                                                     |
| ++++Stage9_Reg04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg04                                                     |
| ++++Stage9_Reg05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg05                                                     |
| ++++Stage9_Reg06                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg06                                                     |
| ++++Stage9_Reg07                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_Reg07                                                     |
| ++++Stage9_acc                                      |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_ACC/ACC48Bits/Stage9_acc                                                       |
| ++DDFS_LUT                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/DDFS_LUT                                                                            |
| ++Data_Buf00                                        |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Data_Buf00                                                                          |
| ++EXT_GATE_SEL                                      |           | 7/7           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/EXT_GATE_SEL                                                                        |
| ++Hold_Reg                                          |           | 7/7           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Hold_Reg                                                                            |
| ++PHASE_ADP                                         |           | 0/70          | 0/140         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP                                                                           |
| +++BADDR_REG00                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG00                                                               |
| +++BADDR_REG01                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG01                                                               |
| +++BADDR_REG02                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG02                                                               |
| +++BADDR_REG03                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG03                                                               |
| +++BADDR_REG04                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG04                                                               |
| +++BADDR_REG05                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG05                                                               |
| +++BADDR_REG06                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG06                                                               |
| +++BADDR_REG07                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG07                                                               |
| +++BADDR_REG08                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG08                                                               |
| +++BADDR_REG11                                      |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHASE_ADP/BADDR_REG11                                                               |
| ++PHAS_INCR                                         |           | 7/84          | 14/160        | 0/26          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR                                                                           |
| +++Stage1_Reg00                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_Reg00                                                              |
| +++Stage1_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_Reg01                                                              |
| +++Stage1_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_Reg02                                                              |
| +++Stage1_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_Reg03                                                              |
| +++Stage1_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_Reg04                                                              |
| +++Stage1_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_Reg05                                                              |
| +++Stage1_add                                       |           | 2/2           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage1_add                                                                |
| +++Stage2_Reg01                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_Reg01                                                              |
| +++Stage2_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_Reg02                                                              |
| +++Stage2_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_Reg03                                                              |
| +++Stage2_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_Reg04                                                              |
| +++Stage2_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_Reg05                                                              |
| +++Stage2_RegA00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_RegA00                                                             |
| +++Stage2_RegB00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_RegB00                                                             |
| +++Stage2_add                                       |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage2_add                                                                |
| +++Stage3_Reg02                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_Reg02                                                              |
| +++Stage3_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_Reg03                                                              |
| +++Stage3_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_Reg04                                                              |
| +++Stage3_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_Reg05                                                              |
| +++Stage3_RegA00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_RegA00                                                             |
| +++Stage3_RegA01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_RegA01                                                             |
| +++Stage3_RegB00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_RegB00                                                             |
| +++Stage3_RegB01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_RegB01                                                             |
| +++Stage3_add                                       |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage3_add                                                                |
| +++Stage4_Reg03                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_Reg03                                                              |
| +++Stage4_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_Reg04                                                              |
| +++Stage4_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_Reg05                                                              |
| +++Stage4_RegA00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_RegA00                                                             |
| +++Stage4_RegA01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_RegA01                                                             |
| +++Stage4_RegA02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_RegA02                                                             |
| +++Stage4_RegB00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_RegB00                                                             |
| +++Stage4_RegB01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_RegB01                                                             |
| +++Stage4_RegB02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_RegB02                                                             |
| +++Stage4_add                                       |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage4_add                                                                |
| +++Stage5_Reg04                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_Reg04                                                              |
| +++Stage5_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_Reg05                                                              |
| +++Stage5_RegA00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegA00                                                             |
| +++Stage5_RegA01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegA01                                                             |
| +++Stage5_RegA02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegA02                                                             |
| +++Stage5_RegA03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegA03                                                             |
| +++Stage5_RegB00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegB00                                                             |
| +++Stage5_RegB01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegB01                                                             |
| +++Stage5_RegB02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegB02                                                             |
| +++Stage5_RegB03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_RegB03                                                             |
| +++Stage5_add                                       |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage5_add                                                                |
| +++Stage6_Reg05                                     |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_Reg05                                                              |
| +++Stage6_RegA00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegA00                                                             |
| +++Stage6_RegA01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegA01                                                             |
| +++Stage6_RegA02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegA02                                                             |
| +++Stage6_RegA03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegA03                                                             |
| +++Stage6_RegA04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegA04                                                             |
| +++Stage6_RegB00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegB00                                                             |
| +++Stage6_RegB01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegB01                                                             |
| +++Stage6_RegB02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegB02                                                             |
| +++Stage6_RegB03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegB03                                                             |
| +++Stage6_RegB04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_RegB04                                                             |
| +++Stage6_add                                       |           | 2/2           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage6_add                                                                |
| +++Stage7_RegA00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegA00                                                             |
| +++Stage7_RegA01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegA01                                                             |
| +++Stage7_RegA02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegA02                                                             |
| +++Stage7_RegA03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegA03                                                             |
| +++Stage7_RegA04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegA04                                                             |
| +++Stage7_RegA05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegA05                                                             |
| +++Stage7_RegB00                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegB00                                                             |
| +++Stage7_RegB01                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegB01                                                             |
| +++Stage7_RegB02                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegB02                                                             |
| +++Stage7_RegB03                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegB03                                                             |
| +++Stage7_RegB04                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegB04                                                             |
| +++Stage7_RegB05                                    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_RegB05                                                             |
| +++Stage7_add                                       |           | 2/2           | 2/2           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_INCR/Stage7_add                                                                |
| ++PHAS_Mux                                          |           | 7/7           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/PHAS_Mux                                                                            |
| ++Phase_Reg00                                       |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Phase_Reg00                                                                         |
| ++RADDR_REG                                         |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/RADDR_REG                                                                           |
| ++Sin_Tri_SEL                                       |           | 8/8           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Sin_Tri_SEL                                                                         |
| ++Sinusoid_DB00                                     |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Sinusoid_DB00                                                                       |
| ++Triangle_DB00                                     |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_DB00                                                                       |
| ++Triangle_LUT                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT                                                                        |
| +++BU2                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT/BU2                                                                    |
| ++++U0                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT/BU2/U0                                                                 |
| +++++blk_mem_generator                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator                                               |
| ++++++valid.cstr                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr                                    |
| +++++++ramloop[0].ram.r                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                   |
| ++++++++s3a_init.ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram      |
| +KEYPAD_MODULE                                      |           | 28/28         | 33/33         | 26/26         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/KEYPAD_MODULE                                                                               |
| +LD_Region                                          |           | 0/331         | 0/662         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region                                                                                   |
| ++BS_DDFS_K1                                        |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/BS_DDFS_K1                                                                        |
| ++BS_DDFS_K2                                        |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/BS_DDFS_K2                                                                        |
| ++Burst_Count_VU                                    |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Burst_Count_VU                                                                    |
| ++Burst_Delay_VUR                                   |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Burst_Delay_VUR                                                                   |
| ++Burst_INCRE_VU                                    |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Burst_INCRE_VU                                                                    |
| ++Burst_INT_VU                                      |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Burst_INT_VU                                                                      |
| ++FM_CFrequency_VUU                                 |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/FM_CFrequency_VUU                                                                 |
| ++FM_Deviation_VU                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/FM_Deviation_VU                                                                   |
| ++FM_Frequency_VU                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/FM_Frequency_VU                                                                   |
| ++FSK_INT_VU                                        |           | 21/21         | 42/42         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/FSK_INT_VU                                                                        |
| ++LD_AM_CONSV                                       |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_AM_CONSV                                                                       |
| ++LD_DC_OFFSET_VU                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_DC_OFFSET_VU                                                                   |
| ++LD_DUYT_S_VU                                      |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_DUYT_S_VU                                                                      |
| ++LD_GAIN_V_VU                                      |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_GAIN_V_VU                                                                      |
| ++LD_KeyData                                        |           | 4/4           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_KeyData                                                                        |
| ++LD_MODWAVE_VU                                     |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_MODWAVE_VU                                                                     |
| ++LD_SPARE_VU                                       |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_SPARE_VU                                                                       |
| ++LD_SQ_VL_VU                                       |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_SQ_VL_VU                                                                       |
| ++LD_SQ_VT_VU                                       |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/LD_SQ_VT_VU                                                                       |
| ++Sweep_SWMarker                                    |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Sweep_SWMarker                                                                    |
| ++Sweep_StaEnd_VU                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Sweep_StaEnd_VU                                                                   |
| ++Sweep_Start_FVU                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Sweep_Start_FVU                                                                   |
| ++Sweep_SweepTime                                   |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/LD_Region/Sweep_SweepTime                                                                   |
| +MSS_Module                                         |           | 3/3           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/MSS_Module                                                                                  |
| +Normal_FMSWEEP_SEL                                 |           | 24/48         | 0/48          | 48/48         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Normal_FMSWEEP_SEL                                                                          |
| ++FM_SW_Reg48B00                                    |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Normal_FMSWEEP_SEL/FM_SW_Reg48B00                                                           |
| +Phase_K1Temp                                       |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Phase_K1Temp                                                                                |
| +Phase_K2Temp                                       |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Phase_K2Temp                                                                                |
| +Protect_Module                                     |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Protect_Module                                                                              |
| +Reset_Switch                                       |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Reset_Switch                                                                                |
| +SPARE_DPATH                                        |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SPARE_DPATH                                                                                 |
| ++SQVT_VPath_VT00                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SPARE_DPATH/SQVT_VPath_VT00                                                                 |
| ++SQVT_VPath_VT01                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SPARE_DPATH/SQVT_VPath_VT01                                                                 |
| ++SQVT_VPath_VT02                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SPARE_DPATH/SQVT_VPath_VT02                                                                 |
| +SQVL_DPATH                                         |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVL_DPATH                                                                                  |
| ++SPARE_VPath_VT00                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVL_DPATH/SPARE_VPath_VT00                                                                 |
| ++SPARE_VPath_VT01                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVL_DPATH/SPARE_VPath_VT01                                                                 |
| ++SPARE_VPath_VT02                                  |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVL_DPATH/SPARE_VPath_VT02                                                                 |
| +SQVT_DPATH                                         |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVT_DPATH                                                                                  |
| ++SQVL_VPath_VT00                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVT_DPATH/SQVL_VPath_VT00                                                                  |
| ++SQVL_VPath_VT01                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVT_DPATH/SQVL_VPath_VT01                                                                  |
| ++SQVL_VPath_VT02                                   |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SQVT_DPATH/SQVL_VPath_VT02                                                                  |
| +SWMARK_DPATH                                       |           | 0/18          | 0/36          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SWMARK_DPATH                                                                                |
| ++SWMK_DPT00                                        |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SWMARK_DPATH/SWMK_DPT00                                                                     |
| ++SWMK_DPT01                                        |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SWMARK_DPATH/SWMK_DPT01                                                                     |
| ++SWMK_DPT02                                        |           | 6/6           | 12/12         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SWMARK_DPATH/SWMK_DPT02                                                                     |
| +SWTime_FMRate_SEL                                  |           | 24/48         | 0/48          | 48/48         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SWTime_FMRate_SEL                                                                           |
| ++FM_SW_Reg48B00                                    |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SWTime_FMRate_SEL/FM_SW_Reg48B00                                                            |
| +SW_START_PATH                                      |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_START_PATH                                                                               |
| ++SW_Start_VT00                                     |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_START_PATH/SW_Start_VT00                                                                 |
| ++SW_Start_VT01                                     |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_START_PATH/SW_Start_VT01                                                                 |
| +SW_STEN_PATH                                       |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_STEN_PATH                                                                                |
| ++SW_StaEnd_VT00                                    |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_STEN_PATH/SW_StaEnd_VT00                                                                 |
| ++SW_StaEnd_VT01                                    |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_STEN_PATH/SW_StaEnd_VT01                                                                 |
| +SW_SWTM_PATH                                       |           | 0/48          | 0/96          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_SWTM_PATH                                                                                |
| ++SW_SweepTime_VT00                                 |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_SWTM_PATH/SW_SweepTime_VT00                                                              |
| ++SW_SweepTime_VT01                                 |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SW_SWTM_PATH/SW_SweepTime_VT01                                                              |
| +SYNC_SEL                                           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/SYNC_SEL                                                                                    |
| +StaEnd_Deviation_SEL                               |           | 24/48         | 0/48          | 48/48         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/StaEnd_Deviation_SEL                                                                        |
| ++FM_SW_Reg48B00                                    |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/StaEnd_Deviation_SEL/FM_SW_Reg48B00                                                         |
| +Start_Central_SEL                                  |           | 24/48         | 0/48          | 48/48         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Start_Central_SEL                                                                           |
| ++FM_SW_Reg48B00                                    |           | 24/24         | 48/48         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Start_Central_SEL/FM_SW_Reg48B00                                                            |
| +Triangle_DPTH                                      |           | 0/37          | 0/71          | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH                                                                               |
| ++AddrBR00                                          |           | 5/5           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/AddrBR00                                                                      |
| ++AddrBR01                                          |           | 5/5           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/AddrBR01                                                                      |
| ++DataBR00                                          |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/DataBR00                                                                      |
| ++DataBR01                                          |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/DataBR01                                                                      |
| ++DataBR02                                          |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/DataBR02                                                                      |
| ++ENBR00                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/ENBR00                                                                        |
| ++ENBR01                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/ENBR01                                                                        |
| ++ENBR02                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | AFG3000_FPGA/Triangle_DPTH/ENBR02                                                                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
