Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj xil_defaultlib.adderFull_test 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_half.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.adder_half [adder_half_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_full [adder_full_default]
Compiling architecture behavioral of entity xil_defaultlib.adderfull_test
Built simulation snapshot adderFull_test_behav
