#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* RX */
#define RX__0__MASK 0x80u
#define RX__0__PC CYREG_PRT1_PC7
#define RX__0__PORT 1u
#define RX__0__SHIFT 7
#define RX__AG CYREG_PRT1_AG
#define RX__AMUX CYREG_PRT1_AMUX
#define RX__BIE CYREG_PRT1_BIE
#define RX__BIT_MASK CYREG_PRT1_BIT_MASK
#define RX__BYP CYREG_PRT1_BYP
#define RX__CTL CYREG_PRT1_CTL
#define RX__DM0 CYREG_PRT1_DM0
#define RX__DM1 CYREG_PRT1_DM1
#define RX__DM2 CYREG_PRT1_DM2
#define RX__DR CYREG_PRT1_DR
#define RX__INP_DIS CYREG_PRT1_INP_DIS
#define RX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT1_LCD_EN
#define RX__MASK 0x80u
#define RX__PORT 1u
#define RX__PRT CYREG_PRT1_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RX__PS CYREG_PRT1_PS
#define RX__SHIFT 7
#define RX__SLW CYREG_PRT1_SLW

/* TX */
#define TX__0__MASK 0x40u
#define TX__0__PC CYREG_PRT1_PC6
#define TX__0__PORT 1u
#define TX__0__SHIFT 6
#define TX__AG CYREG_PRT1_AG
#define TX__AMUX CYREG_PRT1_AMUX
#define TX__BIE CYREG_PRT1_BIE
#define TX__BIT_MASK CYREG_PRT1_BIT_MASK
#define TX__BYP CYREG_PRT1_BYP
#define TX__CTL CYREG_PRT1_CTL
#define TX__DM0 CYREG_PRT1_DM0
#define TX__DM1 CYREG_PRT1_DM1
#define TX__DM2 CYREG_PRT1_DM2
#define TX__DR CYREG_PRT1_DR
#define TX__INP_DIS CYREG_PRT1_INP_DIS
#define TX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TX__LCD_EN CYREG_PRT1_LCD_EN
#define TX__MASK 0x40u
#define TX__PORT 1u
#define TX__PRT CYREG_PRT1_PRT
#define TX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TX__PS CYREG_PRT1_PS
#define TX__SHIFT 6
#define TX__SLW CYREG_PRT1_SLW

/* LED */
#define LED__0__MASK 0x01u
#define LED__0__PC CYREG_PRT5_PC0
#define LED__0__PORT 5u
#define LED__0__SHIFT 0
#define LED__1__MASK 0x02u
#define LED__1__PC CYREG_PRT5_PC1
#define LED__1__PORT 5u
#define LED__1__SHIFT 1
#define LED__2__MASK 0x04u
#define LED__2__PC CYREG_PRT5_PC2
#define LED__2__PORT 5u
#define LED__2__SHIFT 2
#define LED__3__MASK 0x08u
#define LED__3__PC CYREG_PRT5_PC3
#define LED__3__PORT 5u
#define LED__3__SHIFT 3
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SLW CYREG_PRT5_SLW

/* DIPSW */
#define DIPSW__0__AG CYREG_PRT12_AG
#define DIPSW__0__BIE CYREG_PRT12_BIE
#define DIPSW__0__BIT_MASK CYREG_PRT12_BIT_MASK
#define DIPSW__0__BYP CYREG_PRT12_BYP
#define DIPSW__0__DM0 CYREG_PRT12_DM0
#define DIPSW__0__DM1 CYREG_PRT12_DM1
#define DIPSW__0__DM2 CYREG_PRT12_DM2
#define DIPSW__0__DR CYREG_PRT12_DR
#define DIPSW__0__INP_DIS CYREG_PRT12_INP_DIS
#define DIPSW__0__MASK 0x40u
#define DIPSW__0__PC CYREG_PRT12_PC6
#define DIPSW__0__PORT 12u
#define DIPSW__0__PRT CYREG_PRT12_PRT
#define DIPSW__0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DIPSW__0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DIPSW__0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DIPSW__0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DIPSW__0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DIPSW__0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DIPSW__0__PS CYREG_PRT12_PS
#define DIPSW__0__SHIFT 6
#define DIPSW__0__SIO_CFG CYREG_PRT12_SIO_CFG
#define DIPSW__0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DIPSW__0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DIPSW__0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DIPSW__0__SLW CYREG_PRT12_SLW
#define DIPSW__1__AG CYREG_PRT12_AG
#define DIPSW__1__BIE CYREG_PRT12_BIE
#define DIPSW__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define DIPSW__1__BYP CYREG_PRT12_BYP
#define DIPSW__1__DM0 CYREG_PRT12_DM0
#define DIPSW__1__DM1 CYREG_PRT12_DM1
#define DIPSW__1__DM2 CYREG_PRT12_DM2
#define DIPSW__1__DR CYREG_PRT12_DR
#define DIPSW__1__INP_DIS CYREG_PRT12_INP_DIS
#define DIPSW__1__MASK 0x80u
#define DIPSW__1__PC CYREG_PRT12_PC7
#define DIPSW__1__PORT 12u
#define DIPSW__1__PRT CYREG_PRT12_PRT
#define DIPSW__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DIPSW__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DIPSW__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DIPSW__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DIPSW__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DIPSW__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DIPSW__1__PS CYREG_PRT12_PS
#define DIPSW__1__SHIFT 7
#define DIPSW__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define DIPSW__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DIPSW__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DIPSW__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DIPSW__1__SLW CYREG_PRT12_SLW
#define DIPSW__2__AG CYREG_PRT5_AG
#define DIPSW__2__AMUX CYREG_PRT5_AMUX
#define DIPSW__2__BIE CYREG_PRT5_BIE
#define DIPSW__2__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW__2__BYP CYREG_PRT5_BYP
#define DIPSW__2__CTL CYREG_PRT5_CTL
#define DIPSW__2__DM0 CYREG_PRT5_DM0
#define DIPSW__2__DM1 CYREG_PRT5_DM1
#define DIPSW__2__DM2 CYREG_PRT5_DM2
#define DIPSW__2__DR CYREG_PRT5_DR
#define DIPSW__2__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW__2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW__2__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW__2__MASK 0x10u
#define DIPSW__2__PC CYREG_PRT5_PC4
#define DIPSW__2__PORT 5u
#define DIPSW__2__PRT CYREG_PRT5_PRT
#define DIPSW__2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW__2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW__2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW__2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW__2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW__2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW__2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW__2__PS CYREG_PRT5_PS
#define DIPSW__2__SHIFT 4
#define DIPSW__2__SLW CYREG_PRT5_SLW
#define DIPSW__3__AG CYREG_PRT5_AG
#define DIPSW__3__AMUX CYREG_PRT5_AMUX
#define DIPSW__3__BIE CYREG_PRT5_BIE
#define DIPSW__3__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW__3__BYP CYREG_PRT5_BYP
#define DIPSW__3__CTL CYREG_PRT5_CTL
#define DIPSW__3__DM0 CYREG_PRT5_DM0
#define DIPSW__3__DM1 CYREG_PRT5_DM1
#define DIPSW__3__DM2 CYREG_PRT5_DM2
#define DIPSW__3__DR CYREG_PRT5_DR
#define DIPSW__3__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW__3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW__3__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW__3__MASK 0x20u
#define DIPSW__3__PC CYREG_PRT5_PC5
#define DIPSW__3__PORT 5u
#define DIPSW__3__PRT CYREG_PRT5_PRT
#define DIPSW__3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW__3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW__3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW__3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW__3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW__3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW__3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW__3__PS CYREG_PRT5_PS
#define DIPSW__3__SHIFT 5
#define DIPSW__3__SLW CYREG_PRT5_SLW

/* USBFS_1_arb_int */
#define USBFS_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_arb_int__INTC_MASK 0x400000u
#define USBFS_1_arb_int__INTC_NUMBER 22u
#define USBFS_1_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_bus_reset */
#define USBFS_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_bus_reset__INTC_MASK 0x800000u
#define USBFS_1_bus_reset__INTC_NUMBER 23u
#define USBFS_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_Dm */
#define USBFS_1_Dm__0__MASK 0x80u
#define USBFS_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_1_Dm__0__PORT 15u
#define USBFS_1_Dm__0__SHIFT 7
#define USBFS_1_Dm__AG CYREG_PRT15_AG
#define USBFS_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_1_Dm__BIE CYREG_PRT15_BIE
#define USBFS_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_1_Dm__BYP CYREG_PRT15_BYP
#define USBFS_1_Dm__CTL CYREG_PRT15_CTL
#define USBFS_1_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_1_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_1_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_1_Dm__DR CYREG_PRT15_DR
#define USBFS_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_1_Dm__MASK 0x80u
#define USBFS_1_Dm__PORT 15u
#define USBFS_1_Dm__PRT CYREG_PRT15_PRT
#define USBFS_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_1_Dm__PS CYREG_PRT15_PS
#define USBFS_1_Dm__SHIFT 7
#define USBFS_1_Dm__SLW CYREG_PRT15_SLW

/* USBFS_1_Dp */
#define USBFS_1_Dp__0__MASK 0x40u
#define USBFS_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_1_Dp__0__PORT 15u
#define USBFS_1_Dp__0__SHIFT 6
#define USBFS_1_Dp__AG CYREG_PRT15_AG
#define USBFS_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_1_Dp__BIE CYREG_PRT15_BIE
#define USBFS_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_1_Dp__BYP CYREG_PRT15_BYP
#define USBFS_1_Dp__CTL CYREG_PRT15_CTL
#define USBFS_1_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_1_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_1_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_1_Dp__DR CYREG_PRT15_DR
#define USBFS_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_1_Dp__MASK 0x40u
#define USBFS_1_Dp__PORT 15u
#define USBFS_1_Dp__PRT CYREG_PRT15_PRT
#define USBFS_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_1_Dp__PS CYREG_PRT15_PS
#define USBFS_1_Dp__SHIFT 6
#define USBFS_1_Dp__SLW CYREG_PRT15_SLW
#define USBFS_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_1_dp_int */
#define USBFS_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_dp_int__INTC_MASK 0x1000u
#define USBFS_1_dp_int__INTC_NUMBER 12u
#define USBFS_1_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_0 */
#define USBFS_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_0__INTC_MASK 0x1000000u
#define USBFS_1_ep_0__INTC_NUMBER 24u
#define USBFS_1_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_1 */
#define USBFS_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_1__INTC_MASK 0x01u
#define USBFS_1_ep_1__INTC_NUMBER 0u
#define USBFS_1_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBFS_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_2 */
#define USBFS_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_2__INTC_MASK 0x02u
#define USBFS_1_ep_2__INTC_NUMBER 1u
#define USBFS_1_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBFS_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_sof_int */
#define USBFS_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_sof_int__INTC_MASK 0x200000u
#define USBFS_1_sof_int__INTC_NUMBER 21u
#define USBFS_1_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_USB */
#define USBFS_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_1_USB__CR0 CYREG_USB_CR0
#define USBFS_1_USB__CR1 CYREG_USB_CR1
#define USBFS_1_USB__CWA CYREG_USB_CWA
#define USBFS_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_1_USB__PM_ACT_MSK 0x01u
#define USBFS_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_1_USB__PM_STBY_MSK 0x01u
#define USBFS_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_1_USB__SOF0 CYREG_USB_SOF0
#define USBFS_1_USB__SOF1 CYREG_USB_SOF1
#define USBFS_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* CBUS_BHE */
#define CBUS_BHE__0__MASK 0x10u
#define CBUS_BHE__0__PC CYREG_PRT3_PC4
#define CBUS_BHE__0__PORT 3u
#define CBUS_BHE__0__SHIFT 4
#define CBUS_BHE__AG CYREG_PRT3_AG
#define CBUS_BHE__AMUX CYREG_PRT3_AMUX
#define CBUS_BHE__BIE CYREG_PRT3_BIE
#define CBUS_BHE__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_BHE__BYP CYREG_PRT3_BYP
#define CBUS_BHE__CTL CYREG_PRT3_CTL
#define CBUS_BHE__DM0 CYREG_PRT3_DM0
#define CBUS_BHE__DM1 CYREG_PRT3_DM1
#define CBUS_BHE__DM2 CYREG_PRT3_DM2
#define CBUS_BHE__DR CYREG_PRT3_DR
#define CBUS_BHE__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_BHE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_BHE__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_BHE__MASK 0x10u
#define CBUS_BHE__PORT 3u
#define CBUS_BHE__PRT CYREG_PRT3_PRT
#define CBUS_BHE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_BHE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_BHE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_BHE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_BHE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_BHE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_BHE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_BHE__PS CYREG_PRT3_PS
#define CBUS_BHE__SHIFT 4
#define CBUS_BHE__SLW CYREG_PRT3_SLW

/* CBUS_IOR */
#define CBUS_IOR__0__MASK 0x02u
#define CBUS_IOR__0__PC CYREG_PRT12_PC1
#define CBUS_IOR__0__PORT 12u
#define CBUS_IOR__0__SHIFT 1
#define CBUS_IOR__AG CYREG_PRT12_AG
#define CBUS_IOR__BIE CYREG_PRT12_BIE
#define CBUS_IOR__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_IOR__BYP CYREG_PRT12_BYP
#define CBUS_IOR__DM0 CYREG_PRT12_DM0
#define CBUS_IOR__DM1 CYREG_PRT12_DM1
#define CBUS_IOR__DM2 CYREG_PRT12_DM2
#define CBUS_IOR__DR CYREG_PRT12_DR
#define CBUS_IOR__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_IOR__MASK 0x02u
#define CBUS_IOR__PORT 12u
#define CBUS_IOR__PRT CYREG_PRT12_PRT
#define CBUS_IOR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_IOR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_IOR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_IOR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_IOR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_IOR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_IOR__PS CYREG_PRT12_PS
#define CBUS_IOR__SHIFT 1
#define CBUS_IOR__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_IOR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_IOR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_IOR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_IOR__SLW CYREG_PRT12_SLW

/* CBUS_IOW */
#define CBUS_IOW__0__MASK 0x80u
#define CBUS_IOW__0__PC CYREG_PRT3_PC7
#define CBUS_IOW__0__PORT 3u
#define CBUS_IOW__0__SHIFT 7
#define CBUS_IOW__AG CYREG_PRT3_AG
#define CBUS_IOW__AMUX CYREG_PRT3_AMUX
#define CBUS_IOW__BIE CYREG_PRT3_BIE
#define CBUS_IOW__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_IOW__BYP CYREG_PRT3_BYP
#define CBUS_IOW__CTL CYREG_PRT3_CTL
#define CBUS_IOW__DM0 CYREG_PRT3_DM0
#define CBUS_IOW__DM1 CYREG_PRT3_DM1
#define CBUS_IOW__DM2 CYREG_PRT3_DM2
#define CBUS_IOW__DR CYREG_PRT3_DR
#define CBUS_IOW__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_IOW__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_IOW__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_IOW__MASK 0x80u
#define CBUS_IOW__PORT 3u
#define CBUS_IOW__PRT CYREG_PRT3_PRT
#define CBUS_IOW__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_IOW__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_IOW__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_IOW__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_IOW__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_IOW__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_IOW__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_IOW__PS CYREG_PRT3_PS
#define CBUS_IOW__SHIFT 7
#define CBUS_IOW__SLW CYREG_PRT3_SLW

/* CBUS_MRC */
#define CBUS_MRC__0__MASK 0x40u
#define CBUS_MRC__0__PC CYREG_PRT3_PC6
#define CBUS_MRC__0__PORT 3u
#define CBUS_MRC__0__SHIFT 6
#define CBUS_MRC__AG CYREG_PRT3_AG
#define CBUS_MRC__AMUX CYREG_PRT3_AMUX
#define CBUS_MRC__BIE CYREG_PRT3_BIE
#define CBUS_MRC__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_MRC__BYP CYREG_PRT3_BYP
#define CBUS_MRC__CTL CYREG_PRT3_CTL
#define CBUS_MRC__DM0 CYREG_PRT3_DM0
#define CBUS_MRC__DM1 CYREG_PRT3_DM1
#define CBUS_MRC__DM2 CYREG_PRT3_DM2
#define CBUS_MRC__DR CYREG_PRT3_DR
#define CBUS_MRC__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_MRC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_MRC__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_MRC__MASK 0x40u
#define CBUS_MRC__PORT 3u
#define CBUS_MRC__PRT CYREG_PRT3_PRT
#define CBUS_MRC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_MRC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_MRC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_MRC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_MRC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_MRC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_MRC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_MRC__PS CYREG_PRT3_PS
#define CBUS_MRC__SHIFT 6
#define CBUS_MRC__SLW CYREG_PRT3_SLW

/* CBUS_MWC */
#define CBUS_MWC__0__MASK 0x20u
#define CBUS_MWC__0__PC CYREG_PRT3_PC5
#define CBUS_MWC__0__PORT 3u
#define CBUS_MWC__0__SHIFT 5
#define CBUS_MWC__AG CYREG_PRT3_AG
#define CBUS_MWC__AMUX CYREG_PRT3_AMUX
#define CBUS_MWC__BIE CYREG_PRT3_BIE
#define CBUS_MWC__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_MWC__BYP CYREG_PRT3_BYP
#define CBUS_MWC__CTL CYREG_PRT3_CTL
#define CBUS_MWC__DM0 CYREG_PRT3_DM0
#define CBUS_MWC__DM1 CYREG_PRT3_DM1
#define CBUS_MWC__DM2 CYREG_PRT3_DM2
#define CBUS_MWC__DR CYREG_PRT3_DR
#define CBUS_MWC__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_MWC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_MWC__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_MWC__MASK 0x20u
#define CBUS_MWC__PORT 3u
#define CBUS_MWC__PRT CYREG_PRT3_PRT
#define CBUS_MWC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_MWC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_MWC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_MWC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_MWC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_MWC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_MWC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_MWC__PS CYREG_PRT3_PS
#define CBUS_MWC__SHIFT 5
#define CBUS_MWC__SLW CYREG_PRT3_SLW

/* CBUS_MWE */
#define CBUS_MWE__0__MASK 0x08u
#define CBUS_MWE__0__PC CYREG_PRT3_PC3
#define CBUS_MWE__0__PORT 3u
#define CBUS_MWE__0__SHIFT 3
#define CBUS_MWE__AG CYREG_PRT3_AG
#define CBUS_MWE__AMUX CYREG_PRT3_AMUX
#define CBUS_MWE__BIE CYREG_PRT3_BIE
#define CBUS_MWE__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_MWE__BYP CYREG_PRT3_BYP
#define CBUS_MWE__CTL CYREG_PRT3_CTL
#define CBUS_MWE__DM0 CYREG_PRT3_DM0
#define CBUS_MWE__DM1 CYREG_PRT3_DM1
#define CBUS_MWE__DM2 CYREG_PRT3_DM2
#define CBUS_MWE__DR CYREG_PRT3_DR
#define CBUS_MWE__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_MWE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_MWE__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_MWE__MASK 0x08u
#define CBUS_MWE__PORT 3u
#define CBUS_MWE__PRT CYREG_PRT3_PRT
#define CBUS_MWE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_MWE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_MWE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_MWE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_MWE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_MWE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_MWE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_MWE__PS CYREG_PRT3_PS
#define CBUS_MWE__SHIFT 3
#define CBUS_MWE__SLW CYREG_PRT3_SLW

/* CBUS_SCLK */
#define CBUS_SCLK__0__MASK 0x02u
#define CBUS_SCLK__0__PC CYREG_PRT3_PC1
#define CBUS_SCLK__0__PORT 3u
#define CBUS_SCLK__0__SHIFT 1
#define CBUS_SCLK__AG CYREG_PRT3_AG
#define CBUS_SCLK__AMUX CYREG_PRT3_AMUX
#define CBUS_SCLK__BIE CYREG_PRT3_BIE
#define CBUS_SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_SCLK__BYP CYREG_PRT3_BYP
#define CBUS_SCLK__CTL CYREG_PRT3_CTL
#define CBUS_SCLK__DM0 CYREG_PRT3_DM0
#define CBUS_SCLK__DM1 CYREG_PRT3_DM1
#define CBUS_SCLK__DM2 CYREG_PRT3_DM2
#define CBUS_SCLK__DR CYREG_PRT3_DR
#define CBUS_SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_SCLK__MASK 0x02u
#define CBUS_SCLK__PORT 3u
#define CBUS_SCLK__PRT CYREG_PRT3_PRT
#define CBUS_SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_SCLK__PS CYREG_PRT3_PS
#define CBUS_SCLK__SHIFT 1
#define CBUS_SCLK__SLW CYREG_PRT3_SLW

/* SWReadClk */
#define SWReadClk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SWReadClk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SWReadClk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SWReadClk__CFG2_SRC_SEL_MASK 0x07u
#define SWReadClk__INDEX 0x00u
#define SWReadClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SWReadClk__PM_ACT_MSK 0x01u
#define SWReadClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SWReadClk__PM_STBY_MSK 0x01u

/* CBUS_IORDY */
#define CBUS_IORDY__0__MASK 0x04u
#define CBUS_IORDY__0__PC CYREG_PRT3_PC2
#define CBUS_IORDY__0__PORT 3u
#define CBUS_IORDY__0__SHIFT 2
#define CBUS_IORDY__AG CYREG_PRT3_AG
#define CBUS_IORDY__AMUX CYREG_PRT3_AMUX
#define CBUS_IORDY__BIE CYREG_PRT3_BIE
#define CBUS_IORDY__BIT_MASK CYREG_PRT3_BIT_MASK
#define CBUS_IORDY__BYP CYREG_PRT3_BYP
#define CBUS_IORDY__CTL CYREG_PRT3_CTL
#define CBUS_IORDY__DM0 CYREG_PRT3_DM0
#define CBUS_IORDY__DM1 CYREG_PRT3_DM1
#define CBUS_IORDY__DM2 CYREG_PRT3_DM2
#define CBUS_IORDY__DR CYREG_PRT3_DR
#define CBUS_IORDY__INP_DIS CYREG_PRT3_INP_DIS
#define CBUS_IORDY__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CBUS_IORDY__LCD_EN CYREG_PRT3_LCD_EN
#define CBUS_IORDY__MASK 0x04u
#define CBUS_IORDY__PORT 3u
#define CBUS_IORDY__PRT CYREG_PRT3_PRT
#define CBUS_IORDY__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CBUS_IORDY__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CBUS_IORDY__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CBUS_IORDY__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CBUS_IORDY__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CBUS_IORDY__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CBUS_IORDY__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CBUS_IORDY__PS CYREG_PRT3_PS
#define CBUS_IORDY__SHIFT 2
#define CBUS_IORDY__SLW CYREG_PRT3_SLW

/* CBUS_RESET */
#define CBUS_RESET__0__MASK 0x01u
#define CBUS_RESET__0__PC CYREG_PRT12_PC0
#define CBUS_RESET__0__PORT 12u
#define CBUS_RESET__0__SHIFT 0
#define CBUS_RESET__AG CYREG_PRT12_AG
#define CBUS_RESET__BIE CYREG_PRT12_BIE
#define CBUS_RESET__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_RESET__BYP CYREG_PRT12_BYP
#define CBUS_RESET__DM0 CYREG_PRT12_DM0
#define CBUS_RESET__DM1 CYREG_PRT12_DM1
#define CBUS_RESET__DM2 CYREG_PRT12_DM2
#define CBUS_RESET__DR CYREG_PRT12_DR
#define CBUS_RESET__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_RESET__MASK 0x01u
#define CBUS_RESET__PORT 12u
#define CBUS_RESET__PRT CYREG_PRT12_PRT
#define CBUS_RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_RESET__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_RESET__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_RESET__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_RESET__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_RESET__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_RESET__PS CYREG_PRT12_PS
#define CBUS_RESET__SHIFT 0
#define CBUS_RESET__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_RESET__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_RESET__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_RESET__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_RESET__SLW CYREG_PRT12_SLW

/* LEDControl */
#define LEDControl_Sync_ctrl_reg__0__MASK 0x01u
#define LEDControl_Sync_ctrl_reg__0__POS 0
#define LEDControl_Sync_ctrl_reg__1__MASK 0x02u
#define LEDControl_Sync_ctrl_reg__1__POS 1
#define LEDControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LEDControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LEDControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define LEDControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LEDControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define LEDControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LEDControl_Sync_ctrl_reg__2__MASK 0x04u
#define LEDControl_Sync_ctrl_reg__2__POS 2
#define LEDControl_Sync_ctrl_reg__3__MASK 0x08u
#define LEDControl_Sync_ctrl_reg__3__POS 3
#define LEDControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LEDControl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define LEDControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define LEDControl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define LEDControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define LEDControl_Sync_ctrl_reg__MASK 0x0Fu
#define LEDControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LEDControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LEDControl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* CBUS_ADDR_H */
#define CBUS_ADDR_H__0__AG CYREG_PRT6_AG
#define CBUS_ADDR_H__0__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_H__0__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_H__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_H__0__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_H__0__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_H__0__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_H__0__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_H__0__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_H__0__DR CYREG_PRT6_DR
#define CBUS_ADDR_H__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_H__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_H__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_H__0__MASK 0x04u
#define CBUS_ADDR_H__0__PC CYREG_PRT6_PC2
#define CBUS_ADDR_H__0__PORT 6u
#define CBUS_ADDR_H__0__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_H__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_H__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_H__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_H__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_H__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_H__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_H__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_H__0__PS CYREG_PRT6_PS
#define CBUS_ADDR_H__0__SHIFT 2
#define CBUS_ADDR_H__0__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_H__1__AG CYREG_PRT6_AG
#define CBUS_ADDR_H__1__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_H__1__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_H__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_H__1__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_H__1__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_H__1__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_H__1__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_H__1__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_H__1__DR CYREG_PRT6_DR
#define CBUS_ADDR_H__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_H__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_H__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_H__1__MASK 0x01u
#define CBUS_ADDR_H__1__PC CYREG_PRT6_PC0
#define CBUS_ADDR_H__1__PORT 6u
#define CBUS_ADDR_H__1__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_H__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_H__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_H__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_H__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_H__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_H__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_H__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_H__1__PS CYREG_PRT6_PS
#define CBUS_ADDR_H__1__SHIFT 0
#define CBUS_ADDR_H__1__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_H__2__AG CYREG_PRT4_AG
#define CBUS_ADDR_H__2__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_H__2__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_H__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_H__2__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_H__2__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_H__2__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_H__2__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_H__2__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_H__2__DR CYREG_PRT4_DR
#define CBUS_ADDR_H__2__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_H__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_H__2__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_H__2__MASK 0x40u
#define CBUS_ADDR_H__2__PC CYREG_PRT4_PC6
#define CBUS_ADDR_H__2__PORT 4u
#define CBUS_ADDR_H__2__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_H__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_H__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_H__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_H__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_H__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_H__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_H__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_H__2__PS CYREG_PRT4_PS
#define CBUS_ADDR_H__2__SHIFT 6
#define CBUS_ADDR_H__2__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_H__3__AG CYREG_PRT4_AG
#define CBUS_ADDR_H__3__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_H__3__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_H__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_H__3__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_H__3__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_H__3__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_H__3__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_H__3__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_H__3__DR CYREG_PRT4_DR
#define CBUS_ADDR_H__3__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_H__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_H__3__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_H__3__MASK 0x10u
#define CBUS_ADDR_H__3__PC CYREG_PRT4_PC4
#define CBUS_ADDR_H__3__PORT 4u
#define CBUS_ADDR_H__3__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_H__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_H__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_H__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_H__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_H__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_H__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_H__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_H__3__PS CYREG_PRT4_PS
#define CBUS_ADDR_H__3__SHIFT 4
#define CBUS_ADDR_H__3__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_H__4__AG CYREG_PRT4_AG
#define CBUS_ADDR_H__4__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_H__4__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_H__4__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_H__4__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_H__4__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_H__4__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_H__4__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_H__4__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_H__4__DR CYREG_PRT4_DR
#define CBUS_ADDR_H__4__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_H__4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_H__4__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_H__4__MASK 0x04u
#define CBUS_ADDR_H__4__PC CYREG_PRT4_PC2
#define CBUS_ADDR_H__4__PORT 4u
#define CBUS_ADDR_H__4__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_H__4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_H__4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_H__4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_H__4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_H__4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_H__4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_H__4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_H__4__PS CYREG_PRT4_PS
#define CBUS_ADDR_H__4__SHIFT 2
#define CBUS_ADDR_H__4__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_H__5__AG CYREG_PRT0_AG
#define CBUS_ADDR_H__5__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_H__5__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_H__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_H__5__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_H__5__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_H__5__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_H__5__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_H__5__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_H__5__DR CYREG_PRT0_DR
#define CBUS_ADDR_H__5__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_H__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_H__5__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_H__5__MASK 0x40u
#define CBUS_ADDR_H__5__PC CYREG_PRT0_PC6
#define CBUS_ADDR_H__5__PORT 0u
#define CBUS_ADDR_H__5__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_H__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_H__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_H__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_H__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_H__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_H__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_H__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_H__5__PS CYREG_PRT0_PS
#define CBUS_ADDR_H__5__SHIFT 6
#define CBUS_ADDR_H__5__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_H__6__AG CYREG_PRT0_AG
#define CBUS_ADDR_H__6__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_H__6__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_H__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_H__6__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_H__6__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_H__6__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_H__6__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_H__6__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_H__6__DR CYREG_PRT0_DR
#define CBUS_ADDR_H__6__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_H__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_H__6__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_H__6__MASK 0x10u
#define CBUS_ADDR_H__6__PC CYREG_PRT0_PC4
#define CBUS_ADDR_H__6__PORT 0u
#define CBUS_ADDR_H__6__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_H__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_H__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_H__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_H__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_H__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_H__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_H__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_H__6__PS CYREG_PRT0_PS
#define CBUS_ADDR_H__6__SHIFT 4
#define CBUS_ADDR_H__6__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_H__7__AG CYREG_PRT0_AG
#define CBUS_ADDR_H__7__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_H__7__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_H__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_H__7__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_H__7__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_H__7__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_H__7__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_H__7__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_H__7__DR CYREG_PRT0_DR
#define CBUS_ADDR_H__7__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_H__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_H__7__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_H__7__MASK 0x04u
#define CBUS_ADDR_H__7__PC CYREG_PRT0_PC2
#define CBUS_ADDR_H__7__PORT 0u
#define CBUS_ADDR_H__7__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_H__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_H__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_H__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_H__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_H__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_H__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_H__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_H__7__PS CYREG_PRT0_PS
#define CBUS_ADDR_H__7__SHIFT 2
#define CBUS_ADDR_H__7__SLW CYREG_PRT0_SLW

/* CBUS_ADDR_L */
#define CBUS_ADDR_L__0__AG CYREG_PRT6_AG
#define CBUS_ADDR_L__0__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_L__0__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_L__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_L__0__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_L__0__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_L__0__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_L__0__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_L__0__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_L__0__DR CYREG_PRT6_DR
#define CBUS_ADDR_L__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_L__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_L__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_L__0__MASK 0x40u
#define CBUS_ADDR_L__0__PC CYREG_PRT6_PC6
#define CBUS_ADDR_L__0__PORT 6u
#define CBUS_ADDR_L__0__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_L__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_L__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_L__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_L__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_L__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_L__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_L__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_L__0__PS CYREG_PRT6_PS
#define CBUS_ADDR_L__0__SHIFT 6
#define CBUS_ADDR_L__0__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_L__1__AG CYREG_PRT6_AG
#define CBUS_ADDR_L__1__AMUX CYREG_PRT6_AMUX
#define CBUS_ADDR_L__1__BIE CYREG_PRT6_BIE
#define CBUS_ADDR_L__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_ADDR_L__1__BYP CYREG_PRT6_BYP
#define CBUS_ADDR_L__1__CTL CYREG_PRT6_CTL
#define CBUS_ADDR_L__1__DM0 CYREG_PRT6_DM0
#define CBUS_ADDR_L__1__DM1 CYREG_PRT6_DM1
#define CBUS_ADDR_L__1__DM2 CYREG_PRT6_DM2
#define CBUS_ADDR_L__1__DR CYREG_PRT6_DR
#define CBUS_ADDR_L__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_ADDR_L__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_ADDR_L__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_ADDR_L__1__MASK 0x10u
#define CBUS_ADDR_L__1__PC CYREG_PRT6_PC4
#define CBUS_ADDR_L__1__PORT 6u
#define CBUS_ADDR_L__1__PRT CYREG_PRT6_PRT
#define CBUS_ADDR_L__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_ADDR_L__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_ADDR_L__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_ADDR_L__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_ADDR_L__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_ADDR_L__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_ADDR_L__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_ADDR_L__1__PS CYREG_PRT6_PS
#define CBUS_ADDR_L__1__SHIFT 4
#define CBUS_ADDR_L__1__SLW CYREG_PRT6_SLW
#define CBUS_ADDR_L__2__AG CYREG_PRT12_AG
#define CBUS_ADDR_L__2__BIE CYREG_PRT12_BIE
#define CBUS_ADDR_L__2__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_ADDR_L__2__BYP CYREG_PRT12_BYP
#define CBUS_ADDR_L__2__DM0 CYREG_PRT12_DM0
#define CBUS_ADDR_L__2__DM1 CYREG_PRT12_DM1
#define CBUS_ADDR_L__2__DM2 CYREG_PRT12_DM2
#define CBUS_ADDR_L__2__DR CYREG_PRT12_DR
#define CBUS_ADDR_L__2__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_ADDR_L__2__MASK 0x10u
#define CBUS_ADDR_L__2__PC CYREG_PRT12_PC4
#define CBUS_ADDR_L__2__PORT 12u
#define CBUS_ADDR_L__2__PRT CYREG_PRT12_PRT
#define CBUS_ADDR_L__2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_ADDR_L__2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_ADDR_L__2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_ADDR_L__2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_ADDR_L__2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_ADDR_L__2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_ADDR_L__2__PS CYREG_PRT12_PS
#define CBUS_ADDR_L__2__SHIFT 4
#define CBUS_ADDR_L__2__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_ADDR_L__2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_ADDR_L__2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_ADDR_L__2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_ADDR_L__2__SLW CYREG_PRT12_SLW
#define CBUS_ADDR_L__3__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__3__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__3__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__3__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__3__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__3__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__3__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__3__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__3__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__3__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__3__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__3__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__3__MASK 0x40u
#define CBUS_ADDR_L__3__PC CYREG_PRT2_PC6
#define CBUS_ADDR_L__3__PORT 2u
#define CBUS_ADDR_L__3__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__3__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__3__SHIFT 6
#define CBUS_ADDR_L__3__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__4__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__4__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__4__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__4__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__4__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__4__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__4__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__4__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__4__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__4__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__4__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__4__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__4__MASK 0x10u
#define CBUS_ADDR_L__4__PC CYREG_PRT2_PC4
#define CBUS_ADDR_L__4__PORT 2u
#define CBUS_ADDR_L__4__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__4__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__4__SHIFT 4
#define CBUS_ADDR_L__4__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__5__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__5__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__5__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__5__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__5__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__5__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__5__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__5__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__5__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__5__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__5__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__5__MASK 0x04u
#define CBUS_ADDR_L__5__PC CYREG_PRT2_PC2
#define CBUS_ADDR_L__5__PORT 2u
#define CBUS_ADDR_L__5__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__5__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__5__SHIFT 2
#define CBUS_ADDR_L__5__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__6__AG CYREG_PRT2_AG
#define CBUS_ADDR_L__6__AMUX CYREG_PRT2_AMUX
#define CBUS_ADDR_L__6__BIE CYREG_PRT2_BIE
#define CBUS_ADDR_L__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_ADDR_L__6__BYP CYREG_PRT2_BYP
#define CBUS_ADDR_L__6__CTL CYREG_PRT2_CTL
#define CBUS_ADDR_L__6__DM0 CYREG_PRT2_DM0
#define CBUS_ADDR_L__6__DM1 CYREG_PRT2_DM1
#define CBUS_ADDR_L__6__DM2 CYREG_PRT2_DM2
#define CBUS_ADDR_L__6__DR CYREG_PRT2_DR
#define CBUS_ADDR_L__6__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_ADDR_L__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_ADDR_L__6__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_ADDR_L__6__MASK 0x01u
#define CBUS_ADDR_L__6__PC CYREG_PRT2_PC0
#define CBUS_ADDR_L__6__PORT 2u
#define CBUS_ADDR_L__6__PRT CYREG_PRT2_PRT
#define CBUS_ADDR_L__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_ADDR_L__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_ADDR_L__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_ADDR_L__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_ADDR_L__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_ADDR_L__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_ADDR_L__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_ADDR_L__6__PS CYREG_PRT2_PS
#define CBUS_ADDR_L__6__SHIFT 0
#define CBUS_ADDR_L__6__SLW CYREG_PRT2_SLW
#define CBUS_ADDR_L__7__AG CYREG_PRT15_AG
#define CBUS_ADDR_L__7__AMUX CYREG_PRT15_AMUX
#define CBUS_ADDR_L__7__BIE CYREG_PRT15_BIE
#define CBUS_ADDR_L__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_ADDR_L__7__BYP CYREG_PRT15_BYP
#define CBUS_ADDR_L__7__CTL CYREG_PRT15_CTL
#define CBUS_ADDR_L__7__DM0 CYREG_PRT15_DM0
#define CBUS_ADDR_L__7__DM1 CYREG_PRT15_DM1
#define CBUS_ADDR_L__7__DM2 CYREG_PRT15_DM2
#define CBUS_ADDR_L__7__DR CYREG_PRT15_DR
#define CBUS_ADDR_L__7__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_ADDR_L__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_ADDR_L__7__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_ADDR_L__7__MASK 0x10u
#define CBUS_ADDR_L__7__PC CYREG_IO_PC_PRT15_PC4
#define CBUS_ADDR_L__7__PORT 15u
#define CBUS_ADDR_L__7__PRT CYREG_PRT15_PRT
#define CBUS_ADDR_L__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_ADDR_L__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_ADDR_L__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_ADDR_L__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_ADDR_L__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_ADDR_L__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_ADDR_L__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_ADDR_L__7__PS CYREG_PRT15_PS
#define CBUS_ADDR_L__7__SHIFT 4
#define CBUS_ADDR_L__7__SLW CYREG_PRT15_SLW

/* CBUS_ADDR_U */
#define CBUS_ADDR_U__0__AG CYREG_PRT0_AG
#define CBUS_ADDR_U__0__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_U__0__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_U__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_U__0__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_U__0__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_U__0__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_U__0__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_U__0__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_U__0__DR CYREG_PRT0_DR
#define CBUS_ADDR_U__0__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_U__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_U__0__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_U__0__MASK 0x02u
#define CBUS_ADDR_U__0__PC CYREG_PRT0_PC1
#define CBUS_ADDR_U__0__PORT 0u
#define CBUS_ADDR_U__0__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_U__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_U__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_U__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_U__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_U__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_U__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_U__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_U__0__PS CYREG_PRT0_PS
#define CBUS_ADDR_U__0__SHIFT 1
#define CBUS_ADDR_U__0__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_U__1__AG CYREG_PRT0_AG
#define CBUS_ADDR_U__1__AMUX CYREG_PRT0_AMUX
#define CBUS_ADDR_U__1__BIE CYREG_PRT0_BIE
#define CBUS_ADDR_U__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_ADDR_U__1__BYP CYREG_PRT0_BYP
#define CBUS_ADDR_U__1__CTL CYREG_PRT0_CTL
#define CBUS_ADDR_U__1__DM0 CYREG_PRT0_DM0
#define CBUS_ADDR_U__1__DM1 CYREG_PRT0_DM1
#define CBUS_ADDR_U__1__DM2 CYREG_PRT0_DM2
#define CBUS_ADDR_U__1__DR CYREG_PRT0_DR
#define CBUS_ADDR_U__1__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_ADDR_U__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_ADDR_U__1__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_ADDR_U__1__MASK 0x01u
#define CBUS_ADDR_U__1__PC CYREG_PRT0_PC0
#define CBUS_ADDR_U__1__PORT 0u
#define CBUS_ADDR_U__1__PRT CYREG_PRT0_PRT
#define CBUS_ADDR_U__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_ADDR_U__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_ADDR_U__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_ADDR_U__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_ADDR_U__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_ADDR_U__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_ADDR_U__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_ADDR_U__1__PS CYREG_PRT0_PS
#define CBUS_ADDR_U__1__SHIFT 0
#define CBUS_ADDR_U__1__SLW CYREG_PRT0_SLW
#define CBUS_ADDR_U__2__AG CYREG_PRT4_AG
#define CBUS_ADDR_U__2__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_U__2__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_U__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_U__2__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_U__2__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_U__2__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_U__2__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_U__2__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_U__2__DR CYREG_PRT4_DR
#define CBUS_ADDR_U__2__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_U__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_U__2__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_U__2__MASK 0x02u
#define CBUS_ADDR_U__2__PC CYREG_PRT4_PC1
#define CBUS_ADDR_U__2__PORT 4u
#define CBUS_ADDR_U__2__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_U__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_U__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_U__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_U__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_U__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_U__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_U__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_U__2__PS CYREG_PRT4_PS
#define CBUS_ADDR_U__2__SHIFT 1
#define CBUS_ADDR_U__2__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_U__3__AG CYREG_PRT4_AG
#define CBUS_ADDR_U__3__AMUX CYREG_PRT4_AMUX
#define CBUS_ADDR_U__3__BIE CYREG_PRT4_BIE
#define CBUS_ADDR_U__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_ADDR_U__3__BYP CYREG_PRT4_BYP
#define CBUS_ADDR_U__3__CTL CYREG_PRT4_CTL
#define CBUS_ADDR_U__3__DM0 CYREG_PRT4_DM0
#define CBUS_ADDR_U__3__DM1 CYREG_PRT4_DM1
#define CBUS_ADDR_U__3__DM2 CYREG_PRT4_DM2
#define CBUS_ADDR_U__3__DR CYREG_PRT4_DR
#define CBUS_ADDR_U__3__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_ADDR_U__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_ADDR_U__3__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_ADDR_U__3__MASK 0x01u
#define CBUS_ADDR_U__3__PC CYREG_PRT4_PC0
#define CBUS_ADDR_U__3__PORT 4u
#define CBUS_ADDR_U__3__PRT CYREG_PRT4_PRT
#define CBUS_ADDR_U__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_ADDR_U__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_ADDR_U__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_ADDR_U__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_ADDR_U__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_ADDR_U__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_ADDR_U__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_ADDR_U__3__PS CYREG_PRT4_PS
#define CBUS_ADDR_U__3__SHIFT 0
#define CBUS_ADDR_U__3__SLW CYREG_PRT4_SLW
#define CBUS_ADDR_U__4__AG CYREG_PRT12_AG
#define CBUS_ADDR_U__4__BIE CYREG_PRT12_BIE
#define CBUS_ADDR_U__4__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_ADDR_U__4__BYP CYREG_PRT12_BYP
#define CBUS_ADDR_U__4__DM0 CYREG_PRT12_DM0
#define CBUS_ADDR_U__4__DM1 CYREG_PRT12_DM1
#define CBUS_ADDR_U__4__DM2 CYREG_PRT12_DM2
#define CBUS_ADDR_U__4__DR CYREG_PRT12_DR
#define CBUS_ADDR_U__4__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_ADDR_U__4__MASK 0x08u
#define CBUS_ADDR_U__4__PC CYREG_PRT12_PC3
#define CBUS_ADDR_U__4__PORT 12u
#define CBUS_ADDR_U__4__PRT CYREG_PRT12_PRT
#define CBUS_ADDR_U__4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_ADDR_U__4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_ADDR_U__4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_ADDR_U__4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_ADDR_U__4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_ADDR_U__4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_ADDR_U__4__PS CYREG_PRT12_PS
#define CBUS_ADDR_U__4__SHIFT 3
#define CBUS_ADDR_U__4__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_ADDR_U__4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_ADDR_U__4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_ADDR_U__4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_ADDR_U__4__SLW CYREG_PRT12_SLW
#define CBUS_ADDR_U__5__AG CYREG_PRT12_AG
#define CBUS_ADDR_U__5__BIE CYREG_PRT12_BIE
#define CBUS_ADDR_U__5__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_ADDR_U__5__BYP CYREG_PRT12_BYP
#define CBUS_ADDR_U__5__DM0 CYREG_PRT12_DM0
#define CBUS_ADDR_U__5__DM1 CYREG_PRT12_DM1
#define CBUS_ADDR_U__5__DM2 CYREG_PRT12_DM2
#define CBUS_ADDR_U__5__DR CYREG_PRT12_DR
#define CBUS_ADDR_U__5__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_ADDR_U__5__MASK 0x04u
#define CBUS_ADDR_U__5__PC CYREG_PRT12_PC2
#define CBUS_ADDR_U__5__PORT 12u
#define CBUS_ADDR_U__5__PRT CYREG_PRT12_PRT
#define CBUS_ADDR_U__5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_ADDR_U__5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_ADDR_U__5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_ADDR_U__5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_ADDR_U__5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_ADDR_U__5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_ADDR_U__5__PS CYREG_PRT12_PS
#define CBUS_ADDR_U__5__SHIFT 2
#define CBUS_ADDR_U__5__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_ADDR_U__5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_ADDR_U__5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_ADDR_U__5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_ADDR_U__5__SLW CYREG_PRT12_SLW
#define CBUS_ADDR_U__6__AG CYREG_PRT15_AG
#define CBUS_ADDR_U__6__AMUX CYREG_PRT15_AMUX
#define CBUS_ADDR_U__6__BIE CYREG_PRT15_BIE
#define CBUS_ADDR_U__6__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_ADDR_U__6__BYP CYREG_PRT15_BYP
#define CBUS_ADDR_U__6__CTL CYREG_PRT15_CTL
#define CBUS_ADDR_U__6__DM0 CYREG_PRT15_DM0
#define CBUS_ADDR_U__6__DM1 CYREG_PRT15_DM1
#define CBUS_ADDR_U__6__DM2 CYREG_PRT15_DM2
#define CBUS_ADDR_U__6__DR CYREG_PRT15_DR
#define CBUS_ADDR_U__6__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_ADDR_U__6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_ADDR_U__6__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_ADDR_U__6__MASK 0x08u
#define CBUS_ADDR_U__6__PC CYREG_IO_PC_PRT15_PC3
#define CBUS_ADDR_U__6__PORT 15u
#define CBUS_ADDR_U__6__PRT CYREG_PRT15_PRT
#define CBUS_ADDR_U__6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_ADDR_U__6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_ADDR_U__6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_ADDR_U__6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_ADDR_U__6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_ADDR_U__6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_ADDR_U__6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_ADDR_U__6__PS CYREG_PRT15_PS
#define CBUS_ADDR_U__6__SHIFT 3
#define CBUS_ADDR_U__6__SLW CYREG_PRT15_SLW
#define CBUS_ADDR_U__7__AG CYREG_PRT15_AG
#define CBUS_ADDR_U__7__AMUX CYREG_PRT15_AMUX
#define CBUS_ADDR_U__7__BIE CYREG_PRT15_BIE
#define CBUS_ADDR_U__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_ADDR_U__7__BYP CYREG_PRT15_BYP
#define CBUS_ADDR_U__7__CTL CYREG_PRT15_CTL
#define CBUS_ADDR_U__7__DM0 CYREG_PRT15_DM0
#define CBUS_ADDR_U__7__DM1 CYREG_PRT15_DM1
#define CBUS_ADDR_U__7__DM2 CYREG_PRT15_DM2
#define CBUS_ADDR_U__7__DR CYREG_PRT15_DR
#define CBUS_ADDR_U__7__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_ADDR_U__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_ADDR_U__7__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_ADDR_U__7__MASK 0x04u
#define CBUS_ADDR_U__7__PC CYREG_IO_PC_PRT15_PC2
#define CBUS_ADDR_U__7__PORT 15u
#define CBUS_ADDR_U__7__PRT CYREG_PRT15_PRT
#define CBUS_ADDR_U__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_ADDR_U__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_ADDR_U__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_ADDR_U__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_ADDR_U__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_ADDR_U__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_ADDR_U__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_ADDR_U__7__PS CYREG_PRT15_PS
#define CBUS_ADDR_U__7__SHIFT 2
#define CBUS_ADDR_U__7__SLW CYREG_PRT15_SLW

/* CBUS_DATA_H */
#define CBUS_DATA_H__0__AG CYREG_PRT6_AG
#define CBUS_DATA_H__0__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_H__0__BIE CYREG_PRT6_BIE
#define CBUS_DATA_H__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_H__0__BYP CYREG_PRT6_BYP
#define CBUS_DATA_H__0__CTL CYREG_PRT6_CTL
#define CBUS_DATA_H__0__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_H__0__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_H__0__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_H__0__DR CYREG_PRT6_DR
#define CBUS_DATA_H__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_H__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_H__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_H__0__MASK 0x08u
#define CBUS_DATA_H__0__PC CYREG_PRT6_PC3
#define CBUS_DATA_H__0__PORT 6u
#define CBUS_DATA_H__0__PRT CYREG_PRT6_PRT
#define CBUS_DATA_H__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_H__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_H__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_H__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_H__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_H__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_H__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_H__0__PS CYREG_PRT6_PS
#define CBUS_DATA_H__0__SHIFT 3
#define CBUS_DATA_H__0__SLW CYREG_PRT6_SLW
#define CBUS_DATA_H__1__AG CYREG_PRT6_AG
#define CBUS_DATA_H__1__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_H__1__BIE CYREG_PRT6_BIE
#define CBUS_DATA_H__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_H__1__BYP CYREG_PRT6_BYP
#define CBUS_DATA_H__1__CTL CYREG_PRT6_CTL
#define CBUS_DATA_H__1__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_H__1__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_H__1__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_H__1__DR CYREG_PRT6_DR
#define CBUS_DATA_H__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_H__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_H__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_H__1__MASK 0x02u
#define CBUS_DATA_H__1__PC CYREG_PRT6_PC1
#define CBUS_DATA_H__1__PORT 6u
#define CBUS_DATA_H__1__PRT CYREG_PRT6_PRT
#define CBUS_DATA_H__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_H__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_H__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_H__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_H__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_H__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_H__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_H__1__PS CYREG_PRT6_PS
#define CBUS_DATA_H__1__SHIFT 1
#define CBUS_DATA_H__1__SLW CYREG_PRT6_SLW
#define CBUS_DATA_H__2__AG CYREG_PRT4_AG
#define CBUS_DATA_H__2__AMUX CYREG_PRT4_AMUX
#define CBUS_DATA_H__2__BIE CYREG_PRT4_BIE
#define CBUS_DATA_H__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_DATA_H__2__BYP CYREG_PRT4_BYP
#define CBUS_DATA_H__2__CTL CYREG_PRT4_CTL
#define CBUS_DATA_H__2__DM0 CYREG_PRT4_DM0
#define CBUS_DATA_H__2__DM1 CYREG_PRT4_DM1
#define CBUS_DATA_H__2__DM2 CYREG_PRT4_DM2
#define CBUS_DATA_H__2__DR CYREG_PRT4_DR
#define CBUS_DATA_H__2__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_DATA_H__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_DATA_H__2__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_DATA_H__2__MASK 0x80u
#define CBUS_DATA_H__2__PC CYREG_PRT4_PC7
#define CBUS_DATA_H__2__PORT 4u
#define CBUS_DATA_H__2__PRT CYREG_PRT4_PRT
#define CBUS_DATA_H__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_DATA_H__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_DATA_H__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_DATA_H__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_DATA_H__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_DATA_H__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_DATA_H__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_DATA_H__2__PS CYREG_PRT4_PS
#define CBUS_DATA_H__2__SHIFT 7
#define CBUS_DATA_H__2__SLW CYREG_PRT4_SLW
#define CBUS_DATA_H__3__AG CYREG_PRT4_AG
#define CBUS_DATA_H__3__AMUX CYREG_PRT4_AMUX
#define CBUS_DATA_H__3__BIE CYREG_PRT4_BIE
#define CBUS_DATA_H__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_DATA_H__3__BYP CYREG_PRT4_BYP
#define CBUS_DATA_H__3__CTL CYREG_PRT4_CTL
#define CBUS_DATA_H__3__DM0 CYREG_PRT4_DM0
#define CBUS_DATA_H__3__DM1 CYREG_PRT4_DM1
#define CBUS_DATA_H__3__DM2 CYREG_PRT4_DM2
#define CBUS_DATA_H__3__DR CYREG_PRT4_DR
#define CBUS_DATA_H__3__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_DATA_H__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_DATA_H__3__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_DATA_H__3__MASK 0x20u
#define CBUS_DATA_H__3__PC CYREG_PRT4_PC5
#define CBUS_DATA_H__3__PORT 4u
#define CBUS_DATA_H__3__PRT CYREG_PRT4_PRT
#define CBUS_DATA_H__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_DATA_H__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_DATA_H__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_DATA_H__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_DATA_H__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_DATA_H__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_DATA_H__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_DATA_H__3__PS CYREG_PRT4_PS
#define CBUS_DATA_H__3__SHIFT 5
#define CBUS_DATA_H__3__SLW CYREG_PRT4_SLW
#define CBUS_DATA_H__4__AG CYREG_PRT4_AG
#define CBUS_DATA_H__4__AMUX CYREG_PRT4_AMUX
#define CBUS_DATA_H__4__BIE CYREG_PRT4_BIE
#define CBUS_DATA_H__4__BIT_MASK CYREG_PRT4_BIT_MASK
#define CBUS_DATA_H__4__BYP CYREG_PRT4_BYP
#define CBUS_DATA_H__4__CTL CYREG_PRT4_CTL
#define CBUS_DATA_H__4__DM0 CYREG_PRT4_DM0
#define CBUS_DATA_H__4__DM1 CYREG_PRT4_DM1
#define CBUS_DATA_H__4__DM2 CYREG_PRT4_DM2
#define CBUS_DATA_H__4__DR CYREG_PRT4_DR
#define CBUS_DATA_H__4__INP_DIS CYREG_PRT4_INP_DIS
#define CBUS_DATA_H__4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CBUS_DATA_H__4__LCD_EN CYREG_PRT4_LCD_EN
#define CBUS_DATA_H__4__MASK 0x08u
#define CBUS_DATA_H__4__PC CYREG_PRT4_PC3
#define CBUS_DATA_H__4__PORT 4u
#define CBUS_DATA_H__4__PRT CYREG_PRT4_PRT
#define CBUS_DATA_H__4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CBUS_DATA_H__4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CBUS_DATA_H__4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CBUS_DATA_H__4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CBUS_DATA_H__4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CBUS_DATA_H__4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CBUS_DATA_H__4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CBUS_DATA_H__4__PS CYREG_PRT4_PS
#define CBUS_DATA_H__4__SHIFT 3
#define CBUS_DATA_H__4__SLW CYREG_PRT4_SLW
#define CBUS_DATA_H__5__AG CYREG_PRT0_AG
#define CBUS_DATA_H__5__AMUX CYREG_PRT0_AMUX
#define CBUS_DATA_H__5__BIE CYREG_PRT0_BIE
#define CBUS_DATA_H__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_DATA_H__5__BYP CYREG_PRT0_BYP
#define CBUS_DATA_H__5__CTL CYREG_PRT0_CTL
#define CBUS_DATA_H__5__DM0 CYREG_PRT0_DM0
#define CBUS_DATA_H__5__DM1 CYREG_PRT0_DM1
#define CBUS_DATA_H__5__DM2 CYREG_PRT0_DM2
#define CBUS_DATA_H__5__DR CYREG_PRT0_DR
#define CBUS_DATA_H__5__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_DATA_H__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_DATA_H__5__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_DATA_H__5__MASK 0x80u
#define CBUS_DATA_H__5__PC CYREG_PRT0_PC7
#define CBUS_DATA_H__5__PORT 0u
#define CBUS_DATA_H__5__PRT CYREG_PRT0_PRT
#define CBUS_DATA_H__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_DATA_H__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_DATA_H__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_DATA_H__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_DATA_H__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_DATA_H__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_DATA_H__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_DATA_H__5__PS CYREG_PRT0_PS
#define CBUS_DATA_H__5__SHIFT 7
#define CBUS_DATA_H__5__SLW CYREG_PRT0_SLW
#define CBUS_DATA_H__6__AG CYREG_PRT0_AG
#define CBUS_DATA_H__6__AMUX CYREG_PRT0_AMUX
#define CBUS_DATA_H__6__BIE CYREG_PRT0_BIE
#define CBUS_DATA_H__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_DATA_H__6__BYP CYREG_PRT0_BYP
#define CBUS_DATA_H__6__CTL CYREG_PRT0_CTL
#define CBUS_DATA_H__6__DM0 CYREG_PRT0_DM0
#define CBUS_DATA_H__6__DM1 CYREG_PRT0_DM1
#define CBUS_DATA_H__6__DM2 CYREG_PRT0_DM2
#define CBUS_DATA_H__6__DR CYREG_PRT0_DR
#define CBUS_DATA_H__6__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_DATA_H__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_DATA_H__6__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_DATA_H__6__MASK 0x20u
#define CBUS_DATA_H__6__PC CYREG_PRT0_PC5
#define CBUS_DATA_H__6__PORT 0u
#define CBUS_DATA_H__6__PRT CYREG_PRT0_PRT
#define CBUS_DATA_H__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_DATA_H__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_DATA_H__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_DATA_H__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_DATA_H__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_DATA_H__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_DATA_H__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_DATA_H__6__PS CYREG_PRT0_PS
#define CBUS_DATA_H__6__SHIFT 5
#define CBUS_DATA_H__6__SLW CYREG_PRT0_SLW
#define CBUS_DATA_H__7__AG CYREG_PRT0_AG
#define CBUS_DATA_H__7__AMUX CYREG_PRT0_AMUX
#define CBUS_DATA_H__7__BIE CYREG_PRT0_BIE
#define CBUS_DATA_H__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define CBUS_DATA_H__7__BYP CYREG_PRT0_BYP
#define CBUS_DATA_H__7__CTL CYREG_PRT0_CTL
#define CBUS_DATA_H__7__DM0 CYREG_PRT0_DM0
#define CBUS_DATA_H__7__DM1 CYREG_PRT0_DM1
#define CBUS_DATA_H__7__DM2 CYREG_PRT0_DM2
#define CBUS_DATA_H__7__DR CYREG_PRT0_DR
#define CBUS_DATA_H__7__INP_DIS CYREG_PRT0_INP_DIS
#define CBUS_DATA_H__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CBUS_DATA_H__7__LCD_EN CYREG_PRT0_LCD_EN
#define CBUS_DATA_H__7__MASK 0x08u
#define CBUS_DATA_H__7__PC CYREG_PRT0_PC3
#define CBUS_DATA_H__7__PORT 0u
#define CBUS_DATA_H__7__PRT CYREG_PRT0_PRT
#define CBUS_DATA_H__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CBUS_DATA_H__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CBUS_DATA_H__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CBUS_DATA_H__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CBUS_DATA_H__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CBUS_DATA_H__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CBUS_DATA_H__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CBUS_DATA_H__7__PS CYREG_PRT0_PS
#define CBUS_DATA_H__7__SHIFT 3
#define CBUS_DATA_H__7__SLW CYREG_PRT0_SLW

/* CBUS_DATA_L */
#define CBUS_DATA_L__0__AG CYREG_PRT6_AG
#define CBUS_DATA_L__0__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_L__0__BIE CYREG_PRT6_BIE
#define CBUS_DATA_L__0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_L__0__BYP CYREG_PRT6_BYP
#define CBUS_DATA_L__0__CTL CYREG_PRT6_CTL
#define CBUS_DATA_L__0__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_L__0__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_L__0__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_L__0__DR CYREG_PRT6_DR
#define CBUS_DATA_L__0__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_L__0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_L__0__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_L__0__MASK 0x80u
#define CBUS_DATA_L__0__PC CYREG_PRT6_PC7
#define CBUS_DATA_L__0__PORT 6u
#define CBUS_DATA_L__0__PRT CYREG_PRT6_PRT
#define CBUS_DATA_L__0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_L__0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_L__0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_L__0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_L__0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_L__0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_L__0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_L__0__PS CYREG_PRT6_PS
#define CBUS_DATA_L__0__SHIFT 7
#define CBUS_DATA_L__0__SLW CYREG_PRT6_SLW
#define CBUS_DATA_L__1__AG CYREG_PRT6_AG
#define CBUS_DATA_L__1__AMUX CYREG_PRT6_AMUX
#define CBUS_DATA_L__1__BIE CYREG_PRT6_BIE
#define CBUS_DATA_L__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CBUS_DATA_L__1__BYP CYREG_PRT6_BYP
#define CBUS_DATA_L__1__CTL CYREG_PRT6_CTL
#define CBUS_DATA_L__1__DM0 CYREG_PRT6_DM0
#define CBUS_DATA_L__1__DM1 CYREG_PRT6_DM1
#define CBUS_DATA_L__1__DM2 CYREG_PRT6_DM2
#define CBUS_DATA_L__1__DR CYREG_PRT6_DR
#define CBUS_DATA_L__1__INP_DIS CYREG_PRT6_INP_DIS
#define CBUS_DATA_L__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CBUS_DATA_L__1__LCD_EN CYREG_PRT6_LCD_EN
#define CBUS_DATA_L__1__MASK 0x20u
#define CBUS_DATA_L__1__PC CYREG_PRT6_PC5
#define CBUS_DATA_L__1__PORT 6u
#define CBUS_DATA_L__1__PRT CYREG_PRT6_PRT
#define CBUS_DATA_L__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CBUS_DATA_L__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CBUS_DATA_L__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CBUS_DATA_L__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CBUS_DATA_L__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CBUS_DATA_L__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CBUS_DATA_L__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CBUS_DATA_L__1__PS CYREG_PRT6_PS
#define CBUS_DATA_L__1__SHIFT 5
#define CBUS_DATA_L__1__SLW CYREG_PRT6_SLW
#define CBUS_DATA_L__2__AG CYREG_PRT12_AG
#define CBUS_DATA_L__2__BIE CYREG_PRT12_BIE
#define CBUS_DATA_L__2__BIT_MASK CYREG_PRT12_BIT_MASK
#define CBUS_DATA_L__2__BYP CYREG_PRT12_BYP
#define CBUS_DATA_L__2__DM0 CYREG_PRT12_DM0
#define CBUS_DATA_L__2__DM1 CYREG_PRT12_DM1
#define CBUS_DATA_L__2__DM2 CYREG_PRT12_DM2
#define CBUS_DATA_L__2__DR CYREG_PRT12_DR
#define CBUS_DATA_L__2__INP_DIS CYREG_PRT12_INP_DIS
#define CBUS_DATA_L__2__MASK 0x20u
#define CBUS_DATA_L__2__PC CYREG_PRT12_PC5
#define CBUS_DATA_L__2__PORT 12u
#define CBUS_DATA_L__2__PRT CYREG_PRT12_PRT
#define CBUS_DATA_L__2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CBUS_DATA_L__2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CBUS_DATA_L__2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CBUS_DATA_L__2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CBUS_DATA_L__2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CBUS_DATA_L__2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CBUS_DATA_L__2__PS CYREG_PRT12_PS
#define CBUS_DATA_L__2__SHIFT 5
#define CBUS_DATA_L__2__SIO_CFG CYREG_PRT12_SIO_CFG
#define CBUS_DATA_L__2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CBUS_DATA_L__2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CBUS_DATA_L__2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CBUS_DATA_L__2__SLW CYREG_PRT12_SLW
#define CBUS_DATA_L__3__AG CYREG_PRT2_AG
#define CBUS_DATA_L__3__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__3__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__3__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__3__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__3__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__3__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__3__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__3__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__3__DR CYREG_PRT2_DR
#define CBUS_DATA_L__3__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__3__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__3__MASK 0x80u
#define CBUS_DATA_L__3__PC CYREG_PRT2_PC7
#define CBUS_DATA_L__3__PORT 2u
#define CBUS_DATA_L__3__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__3__PS CYREG_PRT2_PS
#define CBUS_DATA_L__3__SHIFT 7
#define CBUS_DATA_L__3__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__4__AG CYREG_PRT2_AG
#define CBUS_DATA_L__4__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__4__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__4__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__4__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__4__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__4__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__4__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__4__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__4__DR CYREG_PRT2_DR
#define CBUS_DATA_L__4__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__4__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__4__MASK 0x20u
#define CBUS_DATA_L__4__PC CYREG_PRT2_PC5
#define CBUS_DATA_L__4__PORT 2u
#define CBUS_DATA_L__4__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__4__PS CYREG_PRT2_PS
#define CBUS_DATA_L__4__SHIFT 5
#define CBUS_DATA_L__4__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__5__AG CYREG_PRT2_AG
#define CBUS_DATA_L__5__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__5__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__5__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__5__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__5__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__5__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__5__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__5__DR CYREG_PRT2_DR
#define CBUS_DATA_L__5__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__5__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__5__MASK 0x08u
#define CBUS_DATA_L__5__PC CYREG_PRT2_PC3
#define CBUS_DATA_L__5__PORT 2u
#define CBUS_DATA_L__5__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__5__PS CYREG_PRT2_PS
#define CBUS_DATA_L__5__SHIFT 3
#define CBUS_DATA_L__5__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__6__AG CYREG_PRT2_AG
#define CBUS_DATA_L__6__AMUX CYREG_PRT2_AMUX
#define CBUS_DATA_L__6__BIE CYREG_PRT2_BIE
#define CBUS_DATA_L__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define CBUS_DATA_L__6__BYP CYREG_PRT2_BYP
#define CBUS_DATA_L__6__CTL CYREG_PRT2_CTL
#define CBUS_DATA_L__6__DM0 CYREG_PRT2_DM0
#define CBUS_DATA_L__6__DM1 CYREG_PRT2_DM1
#define CBUS_DATA_L__6__DM2 CYREG_PRT2_DM2
#define CBUS_DATA_L__6__DR CYREG_PRT2_DR
#define CBUS_DATA_L__6__INP_DIS CYREG_PRT2_INP_DIS
#define CBUS_DATA_L__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CBUS_DATA_L__6__LCD_EN CYREG_PRT2_LCD_EN
#define CBUS_DATA_L__6__MASK 0x02u
#define CBUS_DATA_L__6__PC CYREG_PRT2_PC1
#define CBUS_DATA_L__6__PORT 2u
#define CBUS_DATA_L__6__PRT CYREG_PRT2_PRT
#define CBUS_DATA_L__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CBUS_DATA_L__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CBUS_DATA_L__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CBUS_DATA_L__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CBUS_DATA_L__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CBUS_DATA_L__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CBUS_DATA_L__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CBUS_DATA_L__6__PS CYREG_PRT2_PS
#define CBUS_DATA_L__6__SHIFT 1
#define CBUS_DATA_L__6__SLW CYREG_PRT2_SLW
#define CBUS_DATA_L__7__AG CYREG_PRT15_AG
#define CBUS_DATA_L__7__AMUX CYREG_PRT15_AMUX
#define CBUS_DATA_L__7__BIE CYREG_PRT15_BIE
#define CBUS_DATA_L__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define CBUS_DATA_L__7__BYP CYREG_PRT15_BYP
#define CBUS_DATA_L__7__CTL CYREG_PRT15_CTL
#define CBUS_DATA_L__7__DM0 CYREG_PRT15_DM0
#define CBUS_DATA_L__7__DM1 CYREG_PRT15_DM1
#define CBUS_DATA_L__7__DM2 CYREG_PRT15_DM2
#define CBUS_DATA_L__7__DR CYREG_PRT15_DR
#define CBUS_DATA_L__7__INP_DIS CYREG_PRT15_INP_DIS
#define CBUS_DATA_L__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CBUS_DATA_L__7__LCD_EN CYREG_PRT15_LCD_EN
#define CBUS_DATA_L__7__MASK 0x20u
#define CBUS_DATA_L__7__PC CYREG_IO_PC_PRT15_PC5
#define CBUS_DATA_L__7__PORT 15u
#define CBUS_DATA_L__7__PRT CYREG_PRT15_PRT
#define CBUS_DATA_L__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CBUS_DATA_L__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CBUS_DATA_L__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CBUS_DATA_L__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CBUS_DATA_L__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CBUS_DATA_L__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CBUS_DATA_L__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CBUS_DATA_L__7__PS CYREG_PRT15_PS
#define CBUS_DATA_L__7__SHIFT 5
#define CBUS_DATA_L__7__SLW CYREG_PRT15_SLW

/* DipSwReadReg */
#define DipSwReadReg_sts_sts_reg__0__MASK 0x01u
#define DipSwReadReg_sts_sts_reg__0__POS 0
#define DipSwReadReg_sts_sts_reg__1__MASK 0x02u
#define DipSwReadReg_sts_sts_reg__1__POS 1
#define DipSwReadReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define DipSwReadReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define DipSwReadReg_sts_sts_reg__2__MASK 0x04u
#define DipSwReadReg_sts_sts_reg__2__POS 2
#define DipSwReadReg_sts_sts_reg__3__MASK 0x08u
#define DipSwReadReg_sts_sts_reg__3__POS 3
#define DipSwReadReg_sts_sts_reg__MASK 0x0Fu
#define DipSwReadReg_sts_sts_reg__MASK_REG CYREG_B0_UDB11_MSK
#define DipSwReadReg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define DipSwReadReg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define DipSwReadReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define DipSwReadReg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define DipSwReadReg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define DipSwReadReg_sts_sts_reg__STATUS_REG CYREG_B0_UDB11_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CYDEV_BOOTLOADER_APPLICATIONS 1u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_USBFS_1 1
#define CyBtldr_USBFS_1 CYDEV_BOOTLOADER_IO_COMP_USBFS_1
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_USBFS_1
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E15F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 1
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
