[
{
  "directory": "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/build",
  "command": "/home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/bin/mb-gcc -isystem /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/export/platform/sw/standalone_microblaze_0/include -isystem /home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/13.3.0/include -isystem /home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/13.3.0/include-fixed -isystem /home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/export/platform/sw/standalone_microblaze_0/Xilinx.spec -I/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/export/platform/sw/standalone_microblaze_0/include -Wall -Wextra      -O0  -g3     -U__clang__ \"-D__FILENAME__=\\\"\\$$(subst /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/src/,,\\$$(abspath \\$$<))\\\"\" -o CMakeFiles/hello_world.elf.dir/helloworld.c.obj -c /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/src/helloworld.c",
  "file": "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/src/helloworld.c"
},
{
  "directory": "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/build",
  "command": "/home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/bin/mb-gcc -isystem /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/export/platform/sw/standalone_microblaze_0/include -isystem /home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/13.3.0/include -isystem /home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/13.3.0/include-fixed -isystem /home/audrey/Xilinx/Vitis/2024.2/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/export/platform/sw/standalone_microblaze_0/Xilinx.spec -I/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/export/platform/sw/standalone_microblaze_0/include -Wall -Wextra      -O0  -g3     -U__clang__ \"-D__FILENAME__=\\\"\\$$(subst /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/src/,,\\$$(abspath \\$$<))\\\"\" -o CMakeFiles/hello_world.elf.dir/platform.c.obj -c /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/src/platform.c",
  "file": "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/hello_world/src/platform.c"
}
]