// Copyright (c) 2020 Blue Cheetah Analog Design, Inc. 
// All Rights Reserved.
// The information contained herein is confidential and proprietary information
// of Blue Cheetah Analog Design, Inc. and its licensors, if any, and is
// subject to applicable non-disclosure agreement with Blue Cheetah Analog
// Design, Inc. Dissemination of information, use of this material, or
// reproduction of this material is strictly forbidden unless prior written
// permission is obtained from Blue Cheetah Analog Design, Inc.

// Automatically generated
//
// Do not manually edit!
//#include <stdint.h>
#include <periph_csr_map.h>

static const uint32_t M_WDQ_PIPE_DLY[4][2] = 
    {{WDQ_PIPE_DLY_D0R0F0_WDQ_PIPE_DLY,WDQ_PIPE_DLY_D0R0F1_WDQ_PIPE_DLY},
    {WDQ_PIPE_DLY_D1R0F0_WDQ_PIPE_DLY,WDQ_PIPE_DLY_D1R0F1_WDQ_PIPE_DLY},
    {WDQ_PIPE_DLY_D2R0F0_WDQ_PIPE_DLY,WDQ_PIPE_DLY_D2R0F1_WDQ_PIPE_DLY},
    {WDQ_PIPE_DLY_D3R0F0_WDQ_PIPE_DLY,WDQ_PIPE_DLY_D3R0F1_WDQ_PIPE_DLY}};

static const uint32_t M_WDQS_PIPE_DLY[4][2] = 
    {{WDQS_PIPE_DLY_D0R0F0_WDQS_PIPE_DLY,WDQS_PIPE_DLY_D0R0F1_WDQS_PIPE_DLY},
    {WDQS_PIPE_DLY_D1R0F0_WDQS_PIPE_DLY,WDQS_PIPE_DLY_D1R0F1_WDQS_PIPE_DLY},
    {WDQS_PIPE_DLY_D2R0F0_WDQS_PIPE_DLY,WDQS_PIPE_DLY_D2R0F1_WDQS_PIPE_DLY},
    {WDQS_PIPE_DLY_D3R0F0_WDQS_PIPE_DLY,WDQS_PIPE_DLY_D3R0F1_WDQS_PIPE_DLY}};

static const uint32_t M_WDQ_PIPE_OE_DLY[4][2] = 
    {{WDQ_PIPE_OE_DLY_D0R0F0_WDQ_PIPE_OE_DLY,WDQ_PIPE_OE_DLY_D0R0F1_WDQ_PIPE_OE_DLY},
    {WDQ_PIPE_OE_DLY_D1R0F0_WDQ_PIPE_OE_DLY,WDQ_PIPE_OE_DLY_D1R0F1_WDQ_PIPE_OE_DLY},
    {WDQ_PIPE_OE_DLY_D2R0F0_WDQ_PIPE_OE_DLY,WDQ_PIPE_OE_DLY_D2R0F1_WDQ_PIPE_OE_DLY},
    {WDQ_PIPE_OE_DLY_D3R0F0_WDQ_PIPE_OE_DLY,WDQ_PIPE_OE_DLY_D3R0F1_WDQ_PIPE_OE_DLY}};

static const uint32_t M_WDQS_PIPE_OE_DLY[4][2] = 
    {{WDQS_PIPE_OE_DLY_D0R0F0_WDQS_PIPE_OE_DLY,WDQS_PIPE_OE_DLY_D0R0F1_WDQS_PIPE_OE_DLY},
    {WDQS_PIPE_OE_DLY_D1R0F0_WDQS_PIPE_OE_DLY,WDQS_PIPE_OE_DLY_D1R0F1_WDQS_PIPE_OE_DLY},
    {WDQS_PIPE_OE_DLY_D2R0F0_WDQS_PIPE_OE_DLY,WDQS_PIPE_OE_DLY_D2R0F1_WDQS_PIPE_OE_DLY},
    {WDQS_PIPE_OE_DLY_D3R0F0_WDQS_PIPE_OE_DLY,WDQS_PIPE_OE_DLY_D3R0F1_WDQS_PIPE_OE_DLY}};

static const uint32_t M_WRITE_EN_EARLY_PIPE_DLY[4][2] = 
    {{WRITE_EN_EARLY_PIPE_DLY_D0R0F0_WRITE_EN_EARLY_PIPE_DLY,WRITE_EN_EARLY_PIPE_DLY_D0R0F1_WRITE_EN_EARLY_PIPE_DLY},
    {WRITE_EN_EARLY_PIPE_DLY_D1R0F0_WRITE_EN_EARLY_PIPE_DLY,WRITE_EN_EARLY_PIPE_DLY_D1R0F1_WRITE_EN_EARLY_PIPE_DLY},
    {WRITE_EN_EARLY_PIPE_DLY_D2R0F0_WRITE_EN_EARLY_PIPE_DLY,WRITE_EN_EARLY_PIPE_DLY_D2R0F1_WRITE_EN_EARLY_PIPE_DLY},
    {WRITE_EN_EARLY_PIPE_DLY_D3R0F0_WRITE_EN_EARLY_PIPE_DLY,WRITE_EN_EARLY_PIPE_DLY_D3R0F1_WRITE_EN_EARLY_PIPE_DLY}};

static const uint32_t M_RDQSEN_PIPE_DLY[4][2] = 
    {{RDQSEN_PIPE_DLY_D0R0F0_RDQSEN_PIPE_DLY,RDQSEN_PIPE_DLY_D0R0F1_RDQSEN_PIPE_DLY},
    {RDQSEN_PIPE_DLY_D1R0F0_RDQSEN_PIPE_DLY,RDQSEN_PIPE_DLY_D1R0F1_RDQSEN_PIPE_DLY},
    {RDQSEN_PIPE_DLY_D2R0F0_RDQSEN_PIPE_DLY,RDQSEN_PIPE_DLY_D2R0F1_RDQSEN_PIPE_DLY},
    {RDQSEN_PIPE_DLY_D3R0F0_RDQSEN_PIPE_DLY,RDQSEN_PIPE_DLY_D3R0F1_RDQSEN_PIPE_DLY}};

static const uint32_t M_RXDQEN_PIPE_DLY[4][2] = 
    {{RXDQEN_PIPE_DLY_D0R0F0_RXDQEN_PIPE_DLY,RXDQEN_PIPE_DLY_D0R0F1_RXDQEN_PIPE_DLY},
    {RXDQEN_PIPE_DLY_D1R0F0_RXDQEN_PIPE_DLY,RXDQEN_PIPE_DLY_D1R0F1_RXDQEN_PIPE_DLY},
    {RXDQEN_PIPE_DLY_D2R0F0_RXDQEN_PIPE_DLY,RXDQEN_PIPE_DLY_D2R0F1_RXDQEN_PIPE_DLY},
    {RXDQEN_PIPE_DLY_D3R0F0_RXDQEN_PIPE_DLY,RXDQEN_PIPE_DLY_D3R0F1_RXDQEN_PIPE_DLY}};

static const uint32_t M_RXDQSEN_PIPE_DLY[4][2] = 
    {{RXDQSEN_PIPE_DLY_D0R0F0_RXDQSEN_PIPE_DLY,RXDQSEN_PIPE_DLY_D0R0F1_RXDQSEN_PIPE_DLY},
    {RXDQSEN_PIPE_DLY_D1R0F0_RXDQSEN_PIPE_DLY,RXDQSEN_PIPE_DLY_D1R0F1_RXDQSEN_PIPE_DLY},
    {RXDQSEN_PIPE_DLY_D2R0F0_RXDQSEN_PIPE_DLY,RXDQSEN_PIPE_DLY_D2R0F1_RXDQSEN_PIPE_DLY},
    {RXDQSEN_PIPE_DLY_D3R0F0_RXDQSEN_PIPE_DLY,RXDQSEN_PIPE_DLY_D3R0F1_RXDQSEN_PIPE_DLY}};

static const uint32_t M_RDQODTEN_PIPE_DLY[4][2] = 
    {{RDQODTEN_PIPE_DLY_D0R0F0_RDQODTEN_PIPE_DLY,RDQODTEN_PIPE_DLY_D0R0F1_RDQODTEN_PIPE_DLY},
    {RDQODTEN_PIPE_DLY_D1R0F0_RDQODTEN_PIPE_DLY,RDQODTEN_PIPE_DLY_D1R0F1_RDQODTEN_PIPE_DLY},
    {RDQODTEN_PIPE_DLY_D2R0F0_RDQODTEN_PIPE_DLY,RDQODTEN_PIPE_DLY_D2R0F1_RDQODTEN_PIPE_DLY},
    {RDQODTEN_PIPE_DLY_D3R0F0_RDQODTEN_PIPE_DLY,RDQODTEN_PIPE_DLY_D3R0F1_RDQODTEN_PIPE_DLY}};

static const uint32_t M_RDQSODTEN_PIPE_DLY[4][2] = 
    {{RDQSODTEN_PIPE_DLY_D0R0F0_RDQSODTEN_PIPE_DLY,RDQSODTEN_PIPE_DLY_D0R0F1_RDQSODTEN_PIPE_DLY},
    {RDQSODTEN_PIPE_DLY_D1R0F0_RDQSODTEN_PIPE_DLY,RDQSODTEN_PIPE_DLY_D1R0F1_RDQSODTEN_PIPE_DLY},
    {RDQSODTEN_PIPE_DLY_D2R0F0_RDQSODTEN_PIPE_DLY,RDQSODTEN_PIPE_DLY_D2R0F1_RDQSODTEN_PIPE_DLY},
    {RDQSODTEN_PIPE_DLY_D3R0F0_RDQSODTEN_PIPE_DLY,RDQSODTEN_PIPE_DLY_D3R0F1_RDQSODTEN_PIPE_DLY}};

static const uint32_t M_READ_EN_EARLY_PIPE_DLY[4][2] = 
    {{READ_EN_EARLY_PIPE_DLY_D0R0F0_READ_EN_EARLY_PIPE_DLY,READ_EN_EARLY_PIPE_DLY_D0R0F1_READ_EN_EARLY_PIPE_DLY},
    {READ_EN_EARLY_PIPE_DLY_D1R0F0_READ_EN_EARLY_PIPE_DLY,READ_EN_EARLY_PIPE_DLY_D1R0F1_READ_EN_EARLY_PIPE_DLY},
    {READ_EN_EARLY_PIPE_DLY_D2R0F0_READ_EN_EARLY_PIPE_DLY,READ_EN_EARLY_PIPE_DLY_D2R0F1_READ_EN_EARLY_PIPE_DLY},
    {READ_EN_EARLY_PIPE_DLY_D3R0F0_READ_EN_EARLY_PIPE_DLY,READ_EN_EARLY_PIPE_DLY_D3R0F1_READ_EN_EARLY_PIPE_DLY}};

static const uint32_t M_RXCS_PIPE_DLY[4][2] = 
    {{RXCS_PIPE_DLY_D0R0F0_RXCS_PIPE_DLY,RXCS_PIPE_DLY_D0R0F1_RXCS_PIPE_DLY},
    {RXCS_PIPE_DLY_D1R0F0_RXCS_PIPE_DLY,RXCS_PIPE_DLY_D1R0F1_RXCS_PIPE_DLY},
    {RXCS_PIPE_DLY_D2R0F0_RXCS_PIPE_DLY,RXCS_PIPE_DLY_D2R0F1_RXCS_PIPE_DLY},
    {RXCS_PIPE_DLY_D3R0F0_RXCS_PIPE_DLY,RXCS_PIPE_DLY_D3R0F1_RXCS_PIPE_DLY}};

static const uint32_t M_W_DQS_CS_PIPE_DLY[4][2] = 
    {{W_DQS_CS_PIPE_DLY_D0R0F0_W_DQS_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D0R0F1_W_DQS_CS_PIPE_DLY},
    {W_DQS_CS_PIPE_DLY_D1R0F0_W_DQS_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D1R0F1_W_DQS_CS_PIPE_DLY},
    {W_DQS_CS_PIPE_DLY_D2R0F0_W_DQS_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D2R0F1_W_DQS_CS_PIPE_DLY},
    {W_DQS_CS_PIPE_DLY_D3R0F0_W_DQS_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D3R0F1_W_DQS_CS_PIPE_DLY}};

static const uint32_t M_W_DQ_CS_PIPE_DLY[4][2] = 
    {{W_DQS_CS_PIPE_DLY_D0R0F0_W_DQ_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D0R0F1_W_DQ_CS_PIPE_DLY},
    {W_DQS_CS_PIPE_DLY_D1R0F0_W_DQ_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D1R0F1_W_DQ_CS_PIPE_DLY},
    {W_DQS_CS_PIPE_DLY_D2R0F0_W_DQ_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D2R0F1_W_DQ_CS_PIPE_DLY},
    {W_DQS_CS_PIPE_DLY_D3R0F0_W_DQ_CS_PIPE_DLY,W_DQS_CS_PIPE_DLY_D3R0F1_W_DQ_CS_PIPE_DLY}};

static const uint32_t M_WDQS_PIPE_STRETCH[4][2] = 
    {{WDQS_PIPE_STRETCH_D0R0F0_WDQS_PIPE_STRETCH,WDQS_PIPE_STRETCH_D0R0F1_WDQS_PIPE_STRETCH},
    {WDQS_PIPE_STRETCH_D1R0F0_WDQS_PIPE_STRETCH,WDQS_PIPE_STRETCH_D1R0F1_WDQS_PIPE_STRETCH},
    {WDQS_PIPE_STRETCH_D2R0F0_WDQS_PIPE_STRETCH,WDQS_PIPE_STRETCH_D2R0F1_WDQS_PIPE_STRETCH},
    {WDQS_PIPE_STRETCH_D3R0F0_WDQS_PIPE_STRETCH,WDQS_PIPE_STRETCH_D3R0F1_WDQS_PIPE_STRETCH}};

static const uint32_t M_WDQ_PIPE_OE_STRETCH[4][2] = 
    {{WDQ_PIPE_OE_STRETCH_D0R0F0_WDQ_PIPE_OE_STRETCH,WDQ_PIPE_OE_STRETCH_D0R0F1_WDQ_PIPE_OE_STRETCH},
    {WDQ_PIPE_OE_STRETCH_D1R0F0_WDQ_PIPE_OE_STRETCH,WDQ_PIPE_OE_STRETCH_D1R0F1_WDQ_PIPE_OE_STRETCH},
    {WDQ_PIPE_OE_STRETCH_D2R0F0_WDQ_PIPE_OE_STRETCH,WDQ_PIPE_OE_STRETCH_D2R0F1_WDQ_PIPE_OE_STRETCH},
    {WDQ_PIPE_OE_STRETCH_D3R0F0_WDQ_PIPE_OE_STRETCH,WDQ_PIPE_OE_STRETCH_D3R0F1_WDQ_PIPE_OE_STRETCH}};

static const uint32_t M_WDQS_PIPE_OE_STRETCH[4][2] = 
    {{WDQS_PIPE_OE_STRETCH_D0R0F0_WDQS_PIPE_OE_STRETCH,WDQS_PIPE_OE_STRETCH_D0R0F1_WDQS_PIPE_OE_STRETCH},
    {WDQS_PIPE_OE_STRETCH_D1R0F0_WDQS_PIPE_OE_STRETCH,WDQS_PIPE_OE_STRETCH_D1R0F1_WDQS_PIPE_OE_STRETCH},
    {WDQS_PIPE_OE_STRETCH_D2R0F0_WDQS_PIPE_OE_STRETCH,WDQS_PIPE_OE_STRETCH_D2R0F1_WDQS_PIPE_OE_STRETCH},
    {WDQS_PIPE_OE_STRETCH_D3R0F0_WDQS_PIPE_OE_STRETCH,WDQS_PIPE_OE_STRETCH_D3R0F1_WDQS_PIPE_OE_STRETCH}};

static const uint32_t M_WRITE_EN_EARLY_PIPE_STRETCH[4][2] = 
    {{WRITE_EN_EARLY_PIPE_STRETCH_D0R0F0_WRITE_EN_EARLY_PIPE_STRETCH,WRITE_EN_EARLY_PIPE_STRETCH_D0R0F1_WRITE_EN_EARLY_PIPE_STRETCH},
    {WRITE_EN_EARLY_PIPE_STRETCH_D1R0F0_WRITE_EN_EARLY_PIPE_STRETCH,WRITE_EN_EARLY_PIPE_STRETCH_D1R0F1_WRITE_EN_EARLY_PIPE_STRETCH},
    {WRITE_EN_EARLY_PIPE_STRETCH_D2R0F0_WRITE_EN_EARLY_PIPE_STRETCH,WRITE_EN_EARLY_PIPE_STRETCH_D2R0F1_WRITE_EN_EARLY_PIPE_STRETCH},
    {WRITE_EN_EARLY_PIPE_STRETCH_D3R0F0_WRITE_EN_EARLY_PIPE_STRETCH,WRITE_EN_EARLY_PIPE_STRETCH_D3R0F1_WRITE_EN_EARLY_PIPE_STRETCH}};

static const uint32_t M_RDQSEN_PIPE_STRETCH[4][2] = 
    {{RDQSEN_PIPE_STRETCH_D0R0F0_RDQSEN_PIPE_STRETCH,RDQSEN_PIPE_STRETCH_D0R0F1_RDQSEN_PIPE_STRETCH},
    {RDQSEN_PIPE_STRETCH_D1R0F0_RDQSEN_PIPE_STRETCH,RDQSEN_PIPE_STRETCH_D1R0F1_RDQSEN_PIPE_STRETCH},
    {RDQSEN_PIPE_STRETCH_D2R0F0_RDQSEN_PIPE_STRETCH,RDQSEN_PIPE_STRETCH_D2R0F1_RDQSEN_PIPE_STRETCH},
    {RDQSEN_PIPE_STRETCH_D3R0F0_RDQSEN_PIPE_STRETCH,RDQSEN_PIPE_STRETCH_D3R0F1_RDQSEN_PIPE_STRETCH}};

static const uint32_t M_RXDQEN_PIPE_STRETCH[4][2] = 
    {{RXDQEN_PIPE_STRETCH_D0R0F0_RXDQEN_PIPE_STRETCH,RXDQEN_PIPE_STRETCH_D0R0F1_RXDQEN_PIPE_STRETCH},
    {RXDQEN_PIPE_STRETCH_D1R0F0_RXDQEN_PIPE_STRETCH,RXDQEN_PIPE_STRETCH_D1R0F1_RXDQEN_PIPE_STRETCH},
    {RXDQEN_PIPE_STRETCH_D2R0F0_RXDQEN_PIPE_STRETCH,RXDQEN_PIPE_STRETCH_D2R0F1_RXDQEN_PIPE_STRETCH},
    {RXDQEN_PIPE_STRETCH_D3R0F0_RXDQEN_PIPE_STRETCH,RXDQEN_PIPE_STRETCH_D3R0F1_RXDQEN_PIPE_STRETCH}};

static const uint32_t M_RXDQSEN_PIPE_STRETCH[4][2] = 
    {{RXDQSEN_PIPE_STRETCH_D0R0F0_RXDQSEN_PIPE_STRETCH,RXDQSEN_PIPE_STRETCH_D0R0F1_RXDQSEN_PIPE_STRETCH},
    {RXDQSEN_PIPE_STRETCH_D1R0F0_RXDQSEN_PIPE_STRETCH,RXDQSEN_PIPE_STRETCH_D1R0F1_RXDQSEN_PIPE_STRETCH},
    {RXDQSEN_PIPE_STRETCH_D2R0F0_RXDQSEN_PIPE_STRETCH,RXDQSEN_PIPE_STRETCH_D2R0F1_RXDQSEN_PIPE_STRETCH},
    {RXDQSEN_PIPE_STRETCH_D3R0F0_RXDQSEN_PIPE_STRETCH,RXDQSEN_PIPE_STRETCH_D3R0F1_RXDQSEN_PIPE_STRETCH}};

static const uint32_t M_RDQODTEN_PIPE_STRETCH[4][2] = 
    {{RDQODTEN_PIPE_STRETCH_D0R0F0_RDQODTEN_PIPE_STRETCH,RDQODTEN_PIPE_STRETCH_D0R0F1_RDQODTEN_PIPE_STRETCH},
    {RDQODTEN_PIPE_STRETCH_D1R0F0_RDQODTEN_PIPE_STRETCH,RDQODTEN_PIPE_STRETCH_D1R0F1_RDQODTEN_PIPE_STRETCH},
    {RDQODTEN_PIPE_STRETCH_D2R0F0_RDQODTEN_PIPE_STRETCH,RDQODTEN_PIPE_STRETCH_D2R0F1_RDQODTEN_PIPE_STRETCH},
    {RDQODTEN_PIPE_STRETCH_D3R0F0_RDQODTEN_PIPE_STRETCH,RDQODTEN_PIPE_STRETCH_D3R0F1_RDQODTEN_PIPE_STRETCH}};

static const uint32_t M_RDQSODTEN_PIPE_STRETCH[4][2] = 
    {{RDQSODTEN_PIPE_STRETCH_D0R0F0_RDQSODTEN_PIPE_STRETCH,RDQSODTEN_PIPE_STRETCH_D0R0F1_RDQSODTEN_PIPE_STRETCH},
    {RDQSODTEN_PIPE_STRETCH_D1R0F0_RDQSODTEN_PIPE_STRETCH,RDQSODTEN_PIPE_STRETCH_D1R0F1_RDQSODTEN_PIPE_STRETCH},
    {RDQSODTEN_PIPE_STRETCH_D2R0F0_RDQSODTEN_PIPE_STRETCH,RDQSODTEN_PIPE_STRETCH_D2R0F1_RDQSODTEN_PIPE_STRETCH},
    {RDQSODTEN_PIPE_STRETCH_D3R0F0_RDQSODTEN_PIPE_STRETCH,RDQSODTEN_PIPE_STRETCH_D3R0F1_RDQSODTEN_PIPE_STRETCH}};

static const uint32_t M_READ_EN_EARLY_PIPE_STRETCH[4][2] = 
    {{READ_EN_EARLY_PIPE_STRETCH_D0R0F0_READ_EN_EARLY_PIPE_STRETCH,READ_EN_EARLY_PIPE_STRETCH_D0R0F1_READ_EN_EARLY_PIPE_STRETCH},
    {READ_EN_EARLY_PIPE_STRETCH_D1R0F0_READ_EN_EARLY_PIPE_STRETCH,READ_EN_EARLY_PIPE_STRETCH_D1R0F1_READ_EN_EARLY_PIPE_STRETCH},
    {READ_EN_EARLY_PIPE_STRETCH_D2R0F0_READ_EN_EARLY_PIPE_STRETCH,READ_EN_EARLY_PIPE_STRETCH_D2R0F1_READ_EN_EARLY_PIPE_STRETCH},
    {READ_EN_EARLY_PIPE_STRETCH_D3R0F0_READ_EN_EARLY_PIPE_STRETCH,READ_EN_EARLY_PIPE_STRETCH_D3R0F1_READ_EN_EARLY_PIPE_STRETCH}};

static const uint32_t M_RDPIPE_CONTROL[4][2] = 
    {{RDPIPE_CONTROL_D0R0F0_RDPIPE_CONTROL,RDPIPE_CONTROL_D0R0F1_RDPIPE_CONTROL},
    {RDPIPE_CONTROL_D1R0F0_RDPIPE_CONTROL,RDPIPE_CONTROL_D1R0F1_RDPIPE_CONTROL},
    {RDPIPE_CONTROL_D2R0F0_RDPIPE_CONTROL,RDPIPE_CONTROL_D2R0F1_RDPIPE_CONTROL},
    {RDPIPE_CONTROL_D3R0F0_RDPIPE_CONTROL,RDPIPE_CONTROL_D3R0F1_RDPIPE_CONTROL}};

static const uint32_t M_CROSS_SEL[4][2] = 
    {{CROSS_SEL_D0F0_CROSS_SEL,CROSS_SEL_D0F1_CROSS_SEL},
    {CROSS_SEL_D1F0_CROSS_SEL,CROSS_SEL_D1F1_CROSS_SEL},
    {CROSS_SEL_D2F0_CROSS_SEL,CROSS_SEL_D2F1_CROSS_SEL},
    {CROSS_SEL_D3F0_CROSS_SEL,CROSS_SEL_D3F1_CROSS_SEL}};

static const uint32_t M_RDFIFO_RESET_N[4] = 
    {RDFIFO_RESET_N_D0_RDFIFO_RESET_N,RDFIFO_RESET_N_D1_RDFIFO_RESET_N,RDFIFO_RESET_N_D2_RDFIFO_RESET_N,RDFIFO_RESET_N_D3_RDFIFO_RESET_N};

static const uint32_t M_OVR_WREN_EARLY[4] = 
    {OVR_WREN_EARLY_D0_OVR_WREN_EARLY,OVR_WREN_EARLY_D1_OVR_WREN_EARLY,OVR_WREN_EARLY_D2_OVR_WREN_EARLY,OVR_WREN_EARLY_D3_OVR_WREN_EARLY};

static const uint32_t M_OVR_RDEN_EARLY[4] = 
    {OVR_WREN_EARLY_D0_OVR_RDEN_EARLY,OVR_WREN_EARLY_D1_OVR_RDEN_EARLY,OVR_WREN_EARLY_D2_OVR_RDEN_EARLY,OVR_WREN_EARLY_D3_OVR_RDEN_EARLY};

static const uint32_t M_TRN_WRITE_EN_AS_DQS[4] = 
    {OVR_WREN_EARLY_D0_TRN_WRITE_EN_AS_DQS,OVR_WREN_EARLY_D1_TRN_WRITE_EN_AS_DQS,OVR_WREN_EARLY_D2_TRN_WRITE_EN_AS_DQS,OVR_WREN_EARLY_D3_TRN_WRITE_EN_AS_DQS};

static const uint32_t M_OVR_TXDQOE[4] = 
    {OVR_TXDQOE_D0_OVR_TXDQOE,OVR_TXDQOE_D1_OVR_TXDQOE,OVR_TXDQOE_D2_OVR_TXDQOE,OVR_TXDQOE_D3_OVR_TXDQOE};

static const uint32_t M_OVR_TXDQSOE[4] = 
    {OVR_TXDQOE_D0_OVR_TXDQSOE,OVR_TXDQOE_D1_OVR_TXDQSOE,OVR_TXDQOE_D2_OVR_TXDQSOE,OVR_TXDQOE_D3_OVR_TXDQSOE};

static const uint32_t M_OVR_RXDQEN[4] = 
    {OVR_TXDQOE_D0_OVR_RXDQEN,OVR_TXDQOE_D1_OVR_RXDQEN,OVR_TXDQOE_D2_OVR_RXDQEN,OVR_TXDQOE_D3_OVR_RXDQEN};

static const uint32_t M_OVR_RXDQSEN[4] = 
    {OVR_TXDQOE_D0_OVR_RXDQSEN,OVR_TXDQOE_D1_OVR_RXDQSEN,OVR_TXDQOE_D2_OVR_RXDQSEN,OVR_TXDQOE_D3_OVR_RXDQSEN};

static const uint32_t M_OVR_DQODT[4] = 
    {OVR_TXDQOE_D0_OVR_DQODT,OVR_TXDQOE_D1_OVR_DQODT,OVR_TXDQOE_D2_OVR_DQODT,OVR_TXDQOE_D3_OVR_DQODT};

static const uint32_t M_OVR_DQSODT[4] = 
    {OVR_TXDQOE_D0_OVR_DQSODT,OVR_TXDQOE_D1_OVR_DQSODT,OVR_TXDQOE_D2_OVR_DQSODT,OVR_TXDQOE_D3_OVR_DQSODT};

static const uint32_t M_OVR_RDQSEN[4] = 
    {OVR_TXDQOE_D0_OVR_RDQSEN,OVR_TXDQOE_D1_OVR_RDQSEN,OVR_TXDQOE_D2_OVR_RDQSEN,OVR_TXDQOE_D3_OVR_RDQSEN};

static const uint32_t M_LD_CNT_WR_PIPE[4] = 
    {LD_CNT_WR_PIPE_D0_LD_CNT_WR_PIPE,LD_CNT_WR_PIPE_D1_LD_CNT_WR_PIPE,LD_CNT_WR_PIPE_D2_LD_CNT_WR_PIPE,LD_CNT_WR_PIPE_D3_LD_CNT_WR_PIPE};

static const uint32_t M_LD_CNT_RD_PIPE[4] = 
    {LD_CNT_WR_PIPE_D0_LD_CNT_RD_PIPE,LD_CNT_WR_PIPE_D1_LD_CNT_RD_PIPE,LD_CNT_WR_PIPE_D2_LD_CNT_RD_PIPE,LD_CNT_WR_PIPE_D3_LD_CNT_RD_PIPE};

static const uint32_t M_SER_RESET_STAGESEL_WR_PIPE[4] = 
    {LD_CNT_WR_PIPE_D0_SER_RESET_STAGESEL_WR_PIPE,LD_CNT_WR_PIPE_D1_SER_RESET_STAGESEL_WR_PIPE,LD_CNT_WR_PIPE_D2_SER_RESET_STAGESEL_WR_PIPE,LD_CNT_WR_PIPE_D3_SER_RESET_STAGESEL_WR_PIPE};

static const uint32_t M_SER_RESET_STAGESEL_RD_PIPE[4] = 
    {LD_CNT_WR_PIPE_D0_SER_RESET_STAGESEL_RD_PIPE,LD_CNT_WR_PIPE_D1_SER_RESET_STAGESEL_RD_PIPE,LD_CNT_WR_PIPE_D2_SER_RESET_STAGESEL_RD_PIPE,LD_CNT_WR_PIPE_D3_SER_RESET_STAGESEL_RD_PIPE};

static const uint32_t M_RX_LAST_DATA[4][34] = 
    {{RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_0,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_1,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_2,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_3,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_4,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_5,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_6,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_7,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_8,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_9,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_10,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_11,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_12,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_13,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_14,RX_LAST_DATA_0_P0_D0_RX_LAST_DATA_15,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_16,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_17,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_18,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_19,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_20,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_21,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_22,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_23,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_24,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_25,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_26,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_27,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_28,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_29,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_30,RX_LAST_DATA_1_P0_D0_RX_LAST_DATA_31,RX_LAST_DATA_2_P0_D0_RX_LAST_DATA_32,RX_LAST_DATA_2_P0_D0_RX_LAST_DATA_33},
    {RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_0,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_1,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_2,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_3,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_4,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_5,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_6,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_7,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_8,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_9,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_10,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_11,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_12,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_13,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_14,RX_LAST_DATA_0_P0_D1_RX_LAST_DATA_15,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_16,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_17,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_18,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_19,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_20,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_21,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_22,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_23,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_24,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_25,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_26,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_27,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_28,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_29,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_30,RX_LAST_DATA_1_P0_D1_RX_LAST_DATA_31,RX_LAST_DATA_2_P0_D1_RX_LAST_DATA_32,RX_LAST_DATA_2_P0_D1_RX_LAST_DATA_33},
    {RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_0,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_1,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_2,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_3,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_4,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_5,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_6,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_7,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_8,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_9,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_10,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_11,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_12,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_13,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_14,RX_LAST_DATA_0_P0_D2_RX_LAST_DATA_15,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_16,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_17,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_18,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_19,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_20,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_21,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_22,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_23,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_24,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_25,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_26,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_27,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_28,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_29,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_30,RX_LAST_DATA_1_P0_D2_RX_LAST_DATA_31,RX_LAST_DATA_2_P0_D2_RX_LAST_DATA_32,RX_LAST_DATA_2_P0_D2_RX_LAST_DATA_33},
    {RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_0,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_1,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_2,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_3,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_4,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_5,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_6,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_7,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_8,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_9,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_10,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_11,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_12,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_13,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_14,RX_LAST_DATA_0_P0_D3_RX_LAST_DATA_15,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_16,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_17,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_18,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_19,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_20,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_21,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_22,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_23,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_24,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_25,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_26,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_27,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_28,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_29,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_30,RX_LAST_DATA_1_P0_D3_RX_LAST_DATA_31,RX_LAST_DATA_2_P0_D3_RX_LAST_DATA_32,RX_LAST_DATA_2_P0_D3_RX_LAST_DATA_33}};

static const uint32_t M_RDFIFO_WRITE_POINTER_EVEN[4] = 
    {RDFIFO_WRITE_POINTER_EVEN_D0_RDFIFO_WRITE_POINTER_EVEN,RDFIFO_WRITE_POINTER_EVEN_D1_RDFIFO_WRITE_POINTER_EVEN,RDFIFO_WRITE_POINTER_EVEN_D2_RDFIFO_WRITE_POINTER_EVEN,RDFIFO_WRITE_POINTER_EVEN_D3_RDFIFO_WRITE_POINTER_EVEN};

static const uint32_t M_RDFIFO_WRITE_POINTER_ODD[4] = 
    {RDFIFO_WRITE_POINTER_EVEN_D0_RDFIFO_WRITE_POINTER_ODD,RDFIFO_WRITE_POINTER_EVEN_D1_RDFIFO_WRITE_POINTER_ODD,RDFIFO_WRITE_POINTER_EVEN_D2_RDFIFO_WRITE_POINTER_ODD,RDFIFO_WRITE_POINTER_EVEN_D3_RDFIFO_WRITE_POINTER_ODD};

static const uint32_t M_RDFIFO_READ_POINTER[4] = 
    {RDFIFO_WRITE_POINTER_EVEN_D0_RDFIFO_READ_POINTER,RDFIFO_WRITE_POINTER_EVEN_D1_RDFIFO_READ_POINTER,RDFIFO_WRITE_POINTER_EVEN_D2_RDFIFO_READ_POINTER,RDFIFO_WRITE_POINTER_EVEN_D3_RDFIFO_READ_POINTER};

static const uint32_t M_RDQ_PTRNBUF_CMP_PF[4] = 
    {RDFIFO_WRITE_POINTER_EVEN_D0_RDQ_PTRNBUF_CMP_PF,RDFIFO_WRITE_POINTER_EVEN_D1_RDQ_PTRNBUF_CMP_PF,RDFIFO_WRITE_POINTER_EVEN_D2_RDQ_PTRNBUF_CMP_PF,RDFIFO_WRITE_POINTER_EVEN_D3_RDQ_PTRNBUF_CMP_PF};

static const uint32_t M_WDQ_PTRNBUF_START_PTR[4] = 
    {WDQ_PTRNBUF_START_PTR_PB0_WDQ_PTRNBUF_START_PTR,WDQ_PTRNBUF_START_PTR_PB1_WDQ_PTRNBUF_START_PTR,WDQ_PTRNBUF_START_PTR_PB2_WDQ_PTRNBUF_START_PTR,WDQ_PTRNBUF_START_PTR_PB3_WDQ_PTRNBUF_START_PTR};

static const uint32_t M_WDQ_PTRNBUF_STOP_PTR[4] = 
    {WDQ_PTRNBUF_START_PTR_PB0_WDQ_PTRNBUF_STOP_PTR,WDQ_PTRNBUF_START_PTR_PB1_WDQ_PTRNBUF_STOP_PTR,WDQ_PTRNBUF_START_PTR_PB2_WDQ_PTRNBUF_STOP_PTR,WDQ_PTRNBUF_START_PTR_PB3_WDQ_PTRNBUF_STOP_PTR};

static const uint32_t M_WDQ_PTRNBUF_RPT_CNT[4] = 
    {WDQ_PTRNBUF_RPT_CNT_PB0_WDQ_PTRNBUF_RPT_CNT,WDQ_PTRNBUF_RPT_CNT_PB1_WDQ_PTRNBUF_RPT_CNT,WDQ_PTRNBUF_RPT_CNT_PB2_WDQ_PTRNBUF_RPT_CNT,WDQ_PTRNBUF_RPT_CNT_PB3_WDQ_PTRNBUF_RPT_CNT};

static const uint32_t M_WDQ_PTRNBUF_DELAY[4][16] = 
    {{WDQ_PTRNBUF_DELAY_PB0_0_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_1_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_2_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_3_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_4_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_5_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_6_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_7_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_8_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_9_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_10_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_11_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_12_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_13_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_14_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB0_15_WDQ_PTRNBUF_DELAY},
    {WDQ_PTRNBUF_DELAY_PB1_0_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_1_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_2_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_3_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_4_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_5_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_6_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_7_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_8_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_9_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_10_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_11_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_12_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_13_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_14_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB1_15_WDQ_PTRNBUF_DELAY},
    {WDQ_PTRNBUF_DELAY_PB2_0_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_1_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_2_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_3_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_4_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_5_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_6_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_7_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_8_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_9_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_10_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_11_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_12_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_13_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_14_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB2_15_WDQ_PTRNBUF_DELAY},
    {WDQ_PTRNBUF_DELAY_PB3_0_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_1_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_2_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_3_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_4_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_5_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_6_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_7_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_8_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_9_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_10_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_11_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_12_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_13_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_14_WDQ_PTRNBUF_DELAY,WDQ_PTRNBUF_DELAY_PB3_15_WDQ_PTRNBUF_DELAY}};

static const uint32_t M_WDQ_PTRNBUF_DQ_MIN[17] = 
    {WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_0_WDQ_PTRNBUF_DQ_16};

static const uint32_t M_WDQ_PTRNBUF_DQ[4][16][17] = 
    {{{WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_0_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_0_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_0_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_1_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_1_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_1_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_2_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_2_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_2_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_3_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_3_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_3_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_4_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_4_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_4_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_5_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_5_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_5_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_6_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_6_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_6_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_7_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_7_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_7_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_8_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_8_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_8_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_9_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_9_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_9_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_10_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_10_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_10_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_11_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_11_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_11_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_12_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_12_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_12_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_13_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_13_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_13_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_14_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_14_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_14_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB0_15_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB0_15_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB0_15_WDQ_PTRNBUF_DQ_16}},
    {{WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_0_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_0_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_0_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_1_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_1_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_1_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_2_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_2_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_2_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_3_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_3_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_3_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_4_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_4_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_4_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_5_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_5_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_5_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_6_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_6_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_6_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_7_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_7_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_7_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_8_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_8_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_8_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_9_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_9_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_9_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_10_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_10_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_10_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_11_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_11_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_11_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_12_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_12_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_12_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_13_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_13_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_13_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_14_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_14_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_14_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB1_15_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB1_15_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB1_15_WDQ_PTRNBUF_DQ_16}},
    {{WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_0_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_0_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_0_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_1_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_1_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_1_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_2_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_2_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_2_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_3_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_3_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_3_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_4_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_4_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_4_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_5_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_5_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_5_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_6_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_6_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_6_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_7_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_7_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_7_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_8_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_8_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_8_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_9_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_9_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_9_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_10_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_10_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_10_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_11_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_11_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_11_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_12_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_12_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_12_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_13_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_13_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_13_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_14_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_14_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_14_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB2_15_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB2_15_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB2_15_WDQ_PTRNBUF_DQ_16}},
    {{WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_0_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_0_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_0_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_1_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_1_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_1_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_2_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_2_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_2_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_3_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_3_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_3_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_4_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_4_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_4_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_5_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_5_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_5_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_6_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_6_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_6_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_7_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_7_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_7_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_8_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_8_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_8_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_9_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_9_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_9_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_10_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_10_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_10_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_11_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_11_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_11_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_12_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_12_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_12_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_13_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_13_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_13_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_14_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_14_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_14_WDQ_PTRNBUF_DQ_16},
    {WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_0,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_1,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_2,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_3,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_4,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_5,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_6,WDQ_PTRNBUF_DQ0_PB3_15_WDQ_PTRNBUF_DQ_7,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_8,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_9,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_10,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_11,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_12,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_13,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_14,WDQ_PTRNBUF_DQ8_PB3_15_WDQ_PTRNBUF_DQ_15,WDQ_PTRNBUF_DQ16_PB3_15_WDQ_PTRNBUF_DQ_16}}};

static const uint32_t M_WDQ_PTRNBUF_WR_EN[4][16] = 
    {{WDQ_PTRNBUF_WR_EN_PB0_0_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_1_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_2_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_3_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_4_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_5_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_6_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_7_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_8_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_9_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_10_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_11_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_12_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_13_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_14_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB0_15_WDQ_PTRNBUF_WR_EN},
    {WDQ_PTRNBUF_WR_EN_PB1_0_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_1_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_2_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_3_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_4_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_5_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_6_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_7_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_8_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_9_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_10_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_11_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_12_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_13_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_14_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB1_15_WDQ_PTRNBUF_WR_EN},
    {WDQ_PTRNBUF_WR_EN_PB2_0_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_1_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_2_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_3_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_4_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_5_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_6_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_7_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_8_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_9_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_10_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_11_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_12_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_13_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_14_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB2_15_WDQ_PTRNBUF_WR_EN},
    {WDQ_PTRNBUF_WR_EN_PB3_0_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_1_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_2_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_3_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_4_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_5_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_6_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_7_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_8_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_9_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_10_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_11_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_12_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_13_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_14_WDQ_PTRNBUF_WR_EN,WDQ_PTRNBUF_WR_EN_PB3_15_WDQ_PTRNBUF_WR_EN}};

static const uint32_t M_WDQ_PTRNBUF_WR_CS[4][16] = 
    {{WDQ_PTRNBUF_WR_EN_PB0_0_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_1_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_2_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_3_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_4_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_5_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_6_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_7_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_8_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_9_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_10_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_11_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_12_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_13_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_14_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB0_15_WDQ_PTRNBUF_WR_CS_0},
    {WDQ_PTRNBUF_WR_EN_PB1_0_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_1_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_2_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_3_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_4_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_5_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_6_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_7_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_8_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_9_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_10_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_11_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_12_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_13_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_14_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB1_15_WDQ_PTRNBUF_WR_CS_0},
    {WDQ_PTRNBUF_WR_EN_PB2_0_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_1_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_2_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_3_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_4_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_5_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_6_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_7_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_8_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_9_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_10_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_11_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_12_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_13_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_14_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB2_15_WDQ_PTRNBUF_WR_CS_0},
    {WDQ_PTRNBUF_WR_EN_PB3_0_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_1_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_2_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_3_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_4_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_5_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_6_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_7_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_8_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_9_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_10_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_11_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_12_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_13_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_14_WDQ_PTRNBUF_WR_CS_0,WDQ_PTRNBUF_WR_EN_PB3_15_WDQ_PTRNBUF_WR_CS_0}};

static const uint32_t M_RDEN_PTRNBUF_START_PTR[4] = 
    {RDEN_PTRNBUF_START_PTR_PB0_RDEN_PTRNBUF_START_PTR,RDEN_PTRNBUF_START_PTR_PB1_RDEN_PTRNBUF_START_PTR,RDEN_PTRNBUF_START_PTR_PB2_RDEN_PTRNBUF_START_PTR,RDEN_PTRNBUF_START_PTR_PB3_RDEN_PTRNBUF_START_PTR};

static const uint32_t M_RDEN_PTRNBUF_STOP_PTR[4] = 
    {RDEN_PTRNBUF_START_PTR_PB0_RDEN_PTRNBUF_STOP_PTR,RDEN_PTRNBUF_START_PTR_PB1_RDEN_PTRNBUF_STOP_PTR,RDEN_PTRNBUF_START_PTR_PB2_RDEN_PTRNBUF_STOP_PTR,RDEN_PTRNBUF_START_PTR_PB3_RDEN_PTRNBUF_STOP_PTR};

static const uint32_t M_RDEN_PTRNBUF_RPT_CNT[4] = 
    {RDEN_PTRNBUF_RPT_CNT_PB0_RDEN_PTRNBUF_RPT_CNT,RDEN_PTRNBUF_RPT_CNT_PB1_RDEN_PTRNBUF_RPT_CNT,RDEN_PTRNBUF_RPT_CNT_PB2_RDEN_PTRNBUF_RPT_CNT,RDEN_PTRNBUF_RPT_CNT_PB3_RDEN_PTRNBUF_RPT_CNT};

static const uint32_t M_RDEN_PTRNBUF_DELAY[4][16] = 
    {{RDEN_PTRNBUF_DELAY_PB0_0_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_1_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_2_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_3_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_4_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_5_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_6_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_7_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_8_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_9_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_10_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_11_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_12_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_13_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_14_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB0_15_RDEN_PTRNBUF_DELAY},
    {RDEN_PTRNBUF_DELAY_PB1_0_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_1_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_2_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_3_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_4_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_5_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_6_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_7_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_8_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_9_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_10_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_11_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_12_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_13_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_14_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB1_15_RDEN_PTRNBUF_DELAY},
    {RDEN_PTRNBUF_DELAY_PB2_0_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_1_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_2_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_3_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_4_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_5_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_6_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_7_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_8_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_9_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_10_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_11_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_12_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_13_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_14_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB2_15_RDEN_PTRNBUF_DELAY},
    {RDEN_PTRNBUF_DELAY_PB3_0_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_1_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_2_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_3_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_4_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_5_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_6_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_7_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_8_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_9_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_10_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_11_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_12_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_13_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_14_RDEN_PTRNBUF_DELAY,RDEN_PTRNBUF_DELAY_PB3_15_RDEN_PTRNBUF_DELAY}};

static const uint32_t M_RDEN_PTRNBUF_RD_EN[4][16] = 
    {{RDEN_PTRNBUF_RD_EN_PB0_0_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_1_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_2_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_3_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_4_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_5_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_6_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_7_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_8_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_9_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_10_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_11_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_12_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_13_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_14_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB0_15_RDEN_PTRNBUF_RD_EN},
    {RDEN_PTRNBUF_RD_EN_PB1_0_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_1_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_2_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_3_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_4_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_5_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_6_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_7_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_8_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_9_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_10_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_11_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_12_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_13_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_14_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB1_15_RDEN_PTRNBUF_RD_EN},
    {RDEN_PTRNBUF_RD_EN_PB2_0_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_1_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_2_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_3_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_4_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_5_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_6_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_7_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_8_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_9_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_10_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_11_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_12_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_13_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_14_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB2_15_RDEN_PTRNBUF_RD_EN},
    {RDEN_PTRNBUF_RD_EN_PB3_0_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_1_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_2_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_3_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_4_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_5_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_6_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_7_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_8_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_9_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_10_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_11_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_12_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_13_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_14_RDEN_PTRNBUF_RD_EN,RDEN_PTRNBUF_RD_EN_PB3_15_RDEN_PTRNBUF_RD_EN}};

static const uint32_t M_RDEN_PTRNBUF_RD_CS[4][16] = 
    {{RDEN_PTRNBUF_RD_EN_PB0_0_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_1_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_2_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_3_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_4_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_5_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_6_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_7_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_8_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_9_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_10_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_11_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_12_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_13_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_14_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB0_15_RDEN_PTRNBUF_RD_CS_0},
    {RDEN_PTRNBUF_RD_EN_PB1_0_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_1_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_2_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_3_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_4_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_5_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_6_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_7_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_8_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_9_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_10_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_11_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_12_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_13_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_14_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB1_15_RDEN_PTRNBUF_RD_CS_0},
    {RDEN_PTRNBUF_RD_EN_PB2_0_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_1_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_2_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_3_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_4_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_5_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_6_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_7_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_8_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_9_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_10_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_11_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_12_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_13_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_14_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB2_15_RDEN_PTRNBUF_RD_CS_0},
    {RDEN_PTRNBUF_RD_EN_PB3_0_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_1_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_2_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_3_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_4_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_5_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_6_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_7_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_8_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_9_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_10_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_11_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_12_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_13_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_14_RDEN_PTRNBUF_RD_CS_0,RDEN_PTRNBUF_RD_EN_PB3_15_RDEN_PTRNBUF_RD_CS_0}};

static const uint32_t M_RDQ_PTRNBUF_START_PTR[4] = 
    {RDQ_PTRNBUF_START_PTR_PB0_RDQ_PTRNBUF_START_PTR,RDQ_PTRNBUF_START_PTR_PB1_RDQ_PTRNBUF_START_PTR,RDQ_PTRNBUF_START_PTR_PB2_RDQ_PTRNBUF_START_PTR,RDQ_PTRNBUF_START_PTR_PB3_RDQ_PTRNBUF_START_PTR};

static const uint32_t M_RDQ_PTRNBUF_CMPR_START_PTR[4] = 
    {RDQ_PTRNBUF_CMPR_START_PTR_PB0_RDQ_PTRNBUF_CMPR_START_PTR,RDQ_PTRNBUF_CMPR_START_PTR_PB1_RDQ_PTRNBUF_CMPR_START_PTR,RDQ_PTRNBUF_CMPR_START_PTR_PB2_RDQ_PTRNBUF_CMPR_START_PTR,RDQ_PTRNBUF_CMPR_START_PTR_PB3_RDQ_PTRNBUF_CMPR_START_PTR};

static const uint32_t M_RDQ_PTRNBUF_CMPR_STOP_PTR[4] = 
    {RDQ_PTRNBUF_CMPR_START_PTR_PB0_RDQ_PTRNBUF_CMPR_STOP_PTR,RDQ_PTRNBUF_CMPR_START_PTR_PB1_RDQ_PTRNBUF_CMPR_STOP_PTR,RDQ_PTRNBUF_CMPR_START_PTR_PB2_RDQ_PTRNBUF_CMPR_STOP_PTR,RDQ_PTRNBUF_CMPR_START_PTR_PB3_RDQ_PTRNBUF_CMPR_STOP_PTR};

static const uint32_t M_RDQ_PTRNBUF_DQ_MIN[17] = 
    {RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_0_RDQ_PTRNBUF_DQ_16};

static const uint32_t M_RDQ_PTRNBUF_DQ[4][16][17] = 
    {{{RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_0_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_0_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_0_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_1_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_1_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_1_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_2_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_2_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_2_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_3_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_3_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_3_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_4_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_4_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_4_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_5_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_5_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_5_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_6_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_6_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_6_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_7_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_7_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_7_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_8_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_8_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_8_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_9_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_9_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_9_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_10_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_10_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_10_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_11_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_11_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_11_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_12_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_12_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_12_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_13_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_13_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_13_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_14_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_14_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_14_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB0_15_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB0_15_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB0_15_RDQ_PTRNBUF_DQ_16}},
    {{RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_0_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_0_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_0_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_1_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_1_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_1_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_2_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_2_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_2_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_3_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_3_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_3_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_4_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_4_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_4_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_5_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_5_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_5_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_6_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_6_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_6_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_7_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_7_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_7_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_8_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_8_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_8_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_9_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_9_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_9_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_10_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_10_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_10_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_11_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_11_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_11_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_12_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_12_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_12_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_13_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_13_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_13_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_14_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_14_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_14_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB1_15_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB1_15_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB1_15_RDQ_PTRNBUF_DQ_16}},
    {{RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_0_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_0_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_0_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_1_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_1_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_1_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_2_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_2_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_2_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_3_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_3_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_3_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_4_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_4_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_4_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_5_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_5_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_5_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_6_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_6_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_6_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_7_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_7_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_7_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_8_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_8_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_8_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_9_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_9_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_9_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_10_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_10_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_10_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_11_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_11_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_11_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_12_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_12_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_12_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_13_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_13_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_13_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_14_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_14_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_14_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB2_15_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB2_15_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB2_15_RDQ_PTRNBUF_DQ_16}},
    {{RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_0_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_0_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_0_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_1_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_1_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_1_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_2_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_2_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_2_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_3_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_3_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_3_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_4_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_4_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_4_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_5_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_5_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_5_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_6_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_6_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_6_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_7_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_7_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_7_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_8_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_8_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_8_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_9_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_9_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_9_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_10_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_10_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_10_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_11_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_11_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_11_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_12_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_12_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_12_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_13_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_13_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_13_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_14_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_14_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_14_RDQ_PTRNBUF_DQ_16},
    {RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_0,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_1,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_2,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_3,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_4,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_5,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_6,RDQ_PTRNBUF_DQ0_PB3_15_RDQ_PTRNBUF_DQ_7,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_8,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_9,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_10,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_11,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_12,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_13,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_14,RDQ_PTRNBUF_DQ8_PB3_15_RDQ_PTRNBUF_DQ_15,RDQ_PTRNBUF_DQ16_PB3_15_RDQ_PTRNBUF_DQ_16}}};

static const uint32_t M_RDQ_PTRNBUF_CMPR_PF[4][17] = 
    {{RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_0,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_1,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_2,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_3,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_4,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_5,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_6,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_7,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_8,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_9,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_10,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_11,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_12,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_13,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_14,RDQ_PTRNBUF_CMPR_PF_0_PB0_RDQ_PTRNBUF_CMPR_PF_15,RDQ_PTRNBUF_CMPR_PF_1_PB0_RDQ_PTRNBUF_CMPR_PF_16},
    {RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_0,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_1,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_2,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_3,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_4,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_5,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_6,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_7,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_8,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_9,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_10,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_11,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_12,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_13,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_14,RDQ_PTRNBUF_CMPR_PF_0_PB1_RDQ_PTRNBUF_CMPR_PF_15,RDQ_PTRNBUF_CMPR_PF_1_PB1_RDQ_PTRNBUF_CMPR_PF_16},
    {RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_0,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_1,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_2,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_3,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_4,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_5,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_6,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_7,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_8,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_9,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_10,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_11,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_12,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_13,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_14,RDQ_PTRNBUF_CMPR_PF_0_PB2_RDQ_PTRNBUF_CMPR_PF_15,RDQ_PTRNBUF_CMPR_PF_1_PB2_RDQ_PTRNBUF_CMPR_PF_16},
    {RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_0,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_1,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_2,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_3,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_4,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_5,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_6,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_7,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_8,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_9,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_10,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_11,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_12,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_13,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_14,RDQ_PTRNBUF_CMPR_PF_0_PB3_RDQ_PTRNBUF_CMPR_PF_15,RDQ_PTRNBUF_CMPR_PF_1_PB3_RDQ_PTRNBUF_CMPR_PF_16}};

static const uint32_t M_DQ_PRBS_SEED[4][3] = 
    {{DQ_PRBS_SEED_D0_0_DQ_PRBS_SEED,DQ_PRBS_SEED_D0_1_DQ_PRBS_SEED,DQ_PRBS_SEED_D0_2_DQ_PRBS_SEED},
    {DQ_PRBS_SEED_D1_0_DQ_PRBS_SEED,DQ_PRBS_SEED_D1_1_DQ_PRBS_SEED,DQ_PRBS_SEED_D1_2_DQ_PRBS_SEED},
    {DQ_PRBS_SEED_D2_0_DQ_PRBS_SEED,DQ_PRBS_SEED_D2_1_DQ_PRBS_SEED,DQ_PRBS_SEED_D2_2_DQ_PRBS_SEED},
    {DQ_PRBS_SEED_D3_0_DQ_PRBS_SEED,DQ_PRBS_SEED_D3_1_DQ_PRBS_SEED,DQ_PRBS_SEED_D3_2_DQ_PRBS_SEED}};

static const uint32_t M_DQ_PRBS_TYPE[4][3] = 
    {{DQ_PRBS_TYPE_D0_DQ_PRBS_TYPE_0,DQ_PRBS_TYPE_D0_DQ_PRBS_TYPE_1,DQ_PRBS_TYPE_D0_DQ_PRBS_TYPE_2},
    {DQ_PRBS_TYPE_D1_DQ_PRBS_TYPE_0,DQ_PRBS_TYPE_D1_DQ_PRBS_TYPE_1,DQ_PRBS_TYPE_D1_DQ_PRBS_TYPE_2},
    {DQ_PRBS_TYPE_D2_DQ_PRBS_TYPE_0,DQ_PRBS_TYPE_D2_DQ_PRBS_TYPE_1,DQ_PRBS_TYPE_D2_DQ_PRBS_TYPE_2},
    {DQ_PRBS_TYPE_D3_DQ_PRBS_TYPE_0,DQ_PRBS_TYPE_D3_DQ_PRBS_TYPE_1,DQ_PRBS_TYPE_D3_DQ_PRBS_TYPE_2}};

static const uint32_t M_DQ_PRBSGEN_ID_DQ[4][17] = 
    {{DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_0,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_1,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_2,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_3,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_4,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_5,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_6,DQ_PRBSGEN_ID_DQ0_D0_DQ_PRBSGEN_ID_DQ_7,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_8,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_9,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_10,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_11,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_12,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_13,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_14,DQ_PRBSGEN_ID_DQ8_D0_DQ_PRBSGEN_ID_DQ_15,DQ_PRBSGEN_ID_DQ16_D0_DQ_PRBSGEN_ID_DQ_16},
    {DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_0,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_1,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_2,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_3,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_4,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_5,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_6,DQ_PRBSGEN_ID_DQ0_D1_DQ_PRBSGEN_ID_DQ_7,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_8,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_9,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_10,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_11,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_12,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_13,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_14,DQ_PRBSGEN_ID_DQ8_D1_DQ_PRBSGEN_ID_DQ_15,DQ_PRBSGEN_ID_DQ16_D1_DQ_PRBSGEN_ID_DQ_16},
    {DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_0,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_1,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_2,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_3,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_4,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_5,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_6,DQ_PRBSGEN_ID_DQ0_D2_DQ_PRBSGEN_ID_DQ_7,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_8,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_9,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_10,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_11,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_12,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_13,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_14,DQ_PRBSGEN_ID_DQ8_D2_DQ_PRBSGEN_ID_DQ_15,DQ_PRBSGEN_ID_DQ16_D2_DQ_PRBSGEN_ID_DQ_16},
    {DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_0,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_1,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_2,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_3,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_4,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_5,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_6,DQ_PRBSGEN_ID_DQ0_D3_DQ_PRBSGEN_ID_DQ_7,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_8,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_9,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_10,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_11,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_12,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_13,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_14,DQ_PRBSGEN_ID_DQ8_D3_DQ_PRBSGEN_ID_DQ_15,DQ_PRBSGEN_ID_DQ16_D3_DQ_PRBSGEN_ID_DQ_16}};

static const uint32_t M_DQ_PRBSGEN_INJECT_ERROR[4] = 
    {DQ_PRBSGEN_INJECT_ERROR_D0_DQ_PRBSGEN_INJECT_ERROR,DQ_PRBSGEN_INJECT_ERROR_D1_DQ_PRBSGEN_INJECT_ERROR,DQ_PRBSGEN_INJECT_ERROR_D2_DQ_PRBSGEN_INJECT_ERROR,DQ_PRBSGEN_INJECT_ERROR_D3_DQ_PRBSGEN_INJECT_ERROR};

static const uint32_t M_DQ_PRBSCHECK_FAIL_PIN_ID[4][3] = 
    {{DQ_PRBSCHECK_FAIL_PIN_ID_D0_DQ_PRBSCHECK_FAIL_PIN_ID_0,DQ_PRBSCHECK_FAIL_PIN_ID_D0_DQ_PRBSCHECK_FAIL_PIN_ID_1,DQ_PRBSCHECK_FAIL_PIN_ID_D0_DQ_PRBSCHECK_FAIL_PIN_ID_2},
    {DQ_PRBSCHECK_FAIL_PIN_ID_D1_DQ_PRBSCHECK_FAIL_PIN_ID_0,DQ_PRBSCHECK_FAIL_PIN_ID_D1_DQ_PRBSCHECK_FAIL_PIN_ID_1,DQ_PRBSCHECK_FAIL_PIN_ID_D1_DQ_PRBSCHECK_FAIL_PIN_ID_2},
    {DQ_PRBSCHECK_FAIL_PIN_ID_D2_DQ_PRBSCHECK_FAIL_PIN_ID_0,DQ_PRBSCHECK_FAIL_PIN_ID_D2_DQ_PRBSCHECK_FAIL_PIN_ID_1,DQ_PRBSCHECK_FAIL_PIN_ID_D2_DQ_PRBSCHECK_FAIL_PIN_ID_2},
    {DQ_PRBSCHECK_FAIL_PIN_ID_D3_DQ_PRBSCHECK_FAIL_PIN_ID_0,DQ_PRBSCHECK_FAIL_PIN_ID_D3_DQ_PRBSCHECK_FAIL_PIN_ID_1,DQ_PRBSCHECK_FAIL_PIN_ID_D3_DQ_PRBSCHECK_FAIL_PIN_ID_2}};

static const uint32_t M_RESULT_PRBS_DQ[4][17] = 
    {{RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_0,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_1,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_2,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_3,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_4,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_5,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_6,RESULT_PRBS_DQ0_D0_RESULT_PRBS_DQ_7,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_8,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_9,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_10,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_11,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_12,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_13,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_14,RESULT_PRBS_DQ8_D0_RESULT_PRBS_DQ_15,RESULT_PRBS_DQ16_D0_RESULT_PRBS_DQ_16},
    {RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_0,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_1,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_2,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_3,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_4,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_5,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_6,RESULT_PRBS_DQ0_D1_RESULT_PRBS_DQ_7,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_8,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_9,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_10,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_11,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_12,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_13,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_14,RESULT_PRBS_DQ8_D1_RESULT_PRBS_DQ_15,RESULT_PRBS_DQ16_D1_RESULT_PRBS_DQ_16},
    {RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_0,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_1,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_2,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_3,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_4,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_5,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_6,RESULT_PRBS_DQ0_D2_RESULT_PRBS_DQ_7,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_8,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_9,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_10,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_11,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_12,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_13,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_14,RESULT_PRBS_DQ8_D2_RESULT_PRBS_DQ_15,RESULT_PRBS_DQ16_D2_RESULT_PRBS_DQ_16},
    {RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_0,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_1,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_2,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_3,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_4,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_5,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_6,RESULT_PRBS_DQ0_D3_RESULT_PRBS_DQ_7,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_8,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_9,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_10,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_11,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_12,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_13,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_14,RESULT_PRBS_DQ8_D3_RESULT_PRBS_DQ_15,RESULT_PRBS_DQ16_D3_RESULT_PRBS_DQ_16}};

static const uint32_t M_DQ_PRBS_ERROR_COUNT[4] = 
    {DQ_PRBS_ERROR_COUNT_D0_DQ_PRBS_ERROR_COUNT,DQ_PRBS_ERROR_COUNT_D1_DQ_PRBS_ERROR_COUNT,DQ_PRBS_ERROR_COUNT_D2_DQ_PRBS_ERROR_COUNT,DQ_PRBS_ERROR_COUNT_D3_DQ_PRBS_ERROR_COUNT};

static const uint32_t M_DQ_PRBS_ERROR_COUNT_PIN[4][3] = 
    {{DQ_PRBS_ERROR_COUNT_PIN_D0_0_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D0_1_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D0_2_DQ_PRBS_ERROR_COUNT_PIN},
    {DQ_PRBS_ERROR_COUNT_PIN_D1_0_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D1_1_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D1_2_DQ_PRBS_ERROR_COUNT_PIN},
    {DQ_PRBS_ERROR_COUNT_PIN_D2_0_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D2_1_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D2_2_DQ_PRBS_ERROR_COUNT_PIN},
    {DQ_PRBS_ERROR_COUNT_PIN_D3_0_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D3_1_DQ_PRBS_ERROR_COUNT_PIN,DQ_PRBS_ERROR_COUNT_PIN_D3_2_DQ_PRBS_ERROR_COUNT_PIN}};

static const uint32_t M_DFI_FREQ_RATIO = DFI_FREQ_RATIO_DFI_FREQ_RATIO;

static const uint32_t M_DFI_FREQ_FSP = DFI_FREQ_RATIO_DFI_FREQ_FSP;

static const uint32_t M_DFI_FREQUENCY = DFI_FREQ_RATIO_DFI_FREQUENCY;

static const uint32_t M_DFI_INIT_COMPLETE = DFI_INIT_COMPLETE_DFI_INIT_COMPLETE;

static const uint32_t M_DFI_CTRLUPD_ACK = DFI_CTRLUPD_ACK_DFI_CTRLUPD_ACK;

static const uint32_t M_DFI_PHYUPD_REQ = DFI_PHYUPD_REQ_DFI_PHYUPD_REQ;

static const uint32_t M_DFI_PHYUPD_TYPE = DFI_PHYUPD_REQ_DFI_PHYUPD_TYPE;

static const uint32_t M_DFI_PHYMSTR_REQ = DFI_PHYMSTR_REQ_DFI_PHYMSTR_REQ;

static const uint32_t M_DFI_PHYMSTR_TYPE = DFI_PHYMSTR_REQ_DFI_PHYMSTR_TYPE;

static const uint32_t M_DFI_PHYMSTR_STATE_SEL = DFI_PHYMSTR_REQ_DFI_PHYMSTR_STATE_SEL;

static const uint32_t M_DFI_PHYMSTR_CS_STATE = DFI_PHYMSTR_REQ_DFI_PHYMSTR_CS_STATE;

static const uint32_t M_DFI_INIT_START = DFI_INIT_START_DFI_INIT_START;

static const uint32_t M_DFI_CTRLUPD_REQ = DFI_INIT_START_DFI_CTRLUPD_REQ;

static const uint32_t M_DFI_PHYUPD_ACK = DFI_INIT_START_DFI_PHYUPD_ACK;

static const uint32_t M_DFI_PHYMSTR_ACK = DFI_INIT_START_DFI_PHYMSTR_ACK;

static const uint32_t M_DFI_LP_CTRL_REQ = DFI_LP_CTRL_REQ_DFI_LP_CTRL_REQ;

static const uint32_t M_DFI_LP_CTRL_WAKEUP = DFI_LP_CTRL_REQ_DFI_LP_CTRL_WAKEUP;

static const uint32_t M_DFI_LP_DATA_REQ = DFI_LP_DATA_REQ_DFI_LP_DATA_REQ;

static const uint32_t M_DFI_LP_DATA_WAKEUP = DFI_LP_DATA_REQ_DFI_LP_DATA_WAKEUP;

static const uint32_t M_DFI_CTRLMSG_REQ = DFI_CTRLMSG_REQ_DFI_CTRLMSG_REQ;

static const uint32_t M_DFI_CTRLMSG = DFI_CTRLMSG_REQ_DFI_CTRLMSG;

static const uint32_t M_DFI_CTRLMSG_DATA = DFI_CTRLMSG_DATA_DFI_CTRLMSG_DATA;

static const uint32_t M_DFI_DISCONNECT_ERROR = DFI_DISCONNECT_ERROR_DFI_DISCONNECT_ERROR;

static const uint32_t M_DFI_LP_CTRL_ACK = DFI_LP_CTRL_ACK_DFI_LP_CTRL_ACK;

static const uint32_t M_DFI_LP_DATA_ACK = DFI_LP_DATA_ACK_DFI_LP_DATA_ACK;

static const uint32_t M_DFI_ERROR = DFI_ERROR_DFI_ERROR;

static const uint32_t M_DFI_ERROR_INFO = DFI_ERROR_DFI_ERROR_INFO;

static const uint32_t M_DFI_CTRLMSG_ACK = DFI_CTRLMSG_ACK_DFI_CTRLMSG_ACK;

static const uint32_t M_INTR_DFI_INIT_START = INTR_DFI_INIT_START_INTR_DFI_INIT_START;

static const uint32_t M_INTR_DFI_CTRLUPD_REQ = INTR_DFI_INIT_START_INTR_DFI_CTRLUPD_REQ;

static const uint32_t M_INTR_DFI_PHYUPD_ACK = INTR_DFI_INIT_START_INTR_DFI_PHYUPD_ACK;

static const uint32_t M_INTR_DFI_PHYMSTR_ACK = INTR_DFI_INIT_START_INTR_DFI_PHYMSTR_ACK;

static const uint32_t M_INTR_DFI_LP_CTRL_REQ_L2H = INTR_DFI_INIT_START_INTR_DFI_LP_CTRL_REQ_L2H;

static const uint32_t M_INTR_DFI_LP_CTRL_REQ_H2L = INTR_DFI_INIT_START_INTR_DFI_LP_CTRL_REQ_H2L;

static const uint32_t M_INTR_DFI_LP_CTRL_WAKEUP_CHNG = INTR_DFI_INIT_START_INTR_DFI_LP_CTRL_WAKEUP_CHNG;

static const uint32_t M_INTR_DFI_LP_DATA_REQ_L2H = INTR_DFI_INIT_START_INTR_DFI_LP_DATA_REQ_L2H;

static const uint32_t M_INTR_DFI_LP_DATA_REQ_H2L = INTR_DFI_INIT_START_INTR_DFI_LP_DATA_REQ_H2L;

static const uint32_t M_INTR_DFI_LP_DATA_WAKEUP_CHNG = INTR_DFI_INIT_START_INTR_DFI_LP_DATA_WAKEUP_CHNG;

static const uint32_t M_INTR_DFI_CTRLMSG_REQ = INTR_DFI_INIT_START_INTR_DFI_CTRLMSG_REQ;

static const uint32_t M_INTR_DFI_DISCONNECT_ERROR = INTR_DFI_INIT_START_INTR_DFI_DISCONNECT_ERROR;

static const uint32_t M_INTR_NEED_TO_RETRAIN[4] = 
    {INTR_DFI_INIT_START_INTR_NEED_TO_RETRAIN_0,INTR_DFI_INIT_START_INTR_NEED_TO_RETRAIN_1,INTR_DFI_INIT_START_INTR_NEED_TO_RETRAIN_2,INTR_DFI_INIT_START_INTR_NEED_TO_RETRAIN_3};

static const uint32_t M_INTR_DFI_INIT_START_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_INIT_START_ENABLE;

static const uint32_t M_INTR_DFI_CTRLUPD_REQ_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_CTRLUPD_REQ_ENABLE;

static const uint32_t M_INTR_DFI_PHYUPD_ACK_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_PHYUPD_ACK_ENABLE;

static const uint32_t M_INTR_DFI_PHYMSTR_ACK_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_PHYMSTR_ACK_ENABLE;

static const uint32_t M_INTR_DFI_LP_CTRL_REQ_L2H_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_LP_CTRL_REQ_L2H_ENABLE;

static const uint32_t M_INTR_DFI_LP_CTRL_REQ_H2L_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_LP_CTRL_REQ_H2L_ENABLE;

static const uint32_t M_INTR_DFI_LP_CTRL_WAKEUP_CHNG_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_LP_CTRL_WAKEUP_CHNG_ENABLE;

static const uint32_t M_INTR_DFI_LP_DATA_REQ_L2H_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_LP_DATA_REQ_L2H_ENABLE;

static const uint32_t M_INTR_DFI_LP_DATA_REQ_H2L_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_LP_DATA_REQ_H2L_ENABLE;

static const uint32_t M_INTR_DFI_LP_DATA_WAKEUP_CHNG_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_LP_DATA_WAKEUP_CHNG_ENABLE;

static const uint32_t M_INTR_DFI_CTRLMSG_REQ_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_CTRLMSG_REQ_ENABLE;

static const uint32_t M_INTR_DFI_DISCONNECT_ERROR_ENABLE = INTR_DFI_INIT_START_ENABLE_INTR_DFI_DISCONNECT_ERROR_ENABLE;

static const uint32_t M_INTR_NEED_TO_RETRAIN_ENABLE[4] = 
    {INTR_DFI_INIT_START_ENABLE_INTR_NEED_TO_RETRAIN_ENABLE_0,INTR_DFI_INIT_START_ENABLE_INTR_NEED_TO_RETRAIN_ENABLE_1,INTR_DFI_INIT_START_ENABLE_INTR_NEED_TO_RETRAIN_ENABLE_2,INTR_DFI_INIT_START_ENABLE_INTR_NEED_TO_RETRAIN_ENABLE_3};

static const uint32_t M_DQS_PATTERN = DQS_PATTERN_DQS_PATTERN;

static const uint32_t M_CK_PATTERN = DQS_PATTERN_CK_PATTERN;

static const uint32_t M_TRAINING_EN = DQS_PATTERN_TRAINING_EN;

static const uint32_t M_CUR_FSP = DQS_PATTERN_CUR_FSP;

static const uint32_t M_RDFIFO_LOW_LAT = DQS_PATTERN_RDFIFO_LOW_LAT;

static const uint32_t M_WDQS_POST_AMBLE_1P5 = WDQS_POST_AMBLE_1P5_WDQS_POST_AMBLE_1P5;

static const uint32_t M_CC_PTRN_EN = CC_PTRN_EN_CC_PTRN_EN;

static const uint32_t M_CK_HV_PTRN_EN = CC_PTRN_EN_CK_HV_PTRN_EN;

static const uint32_t M_DQWR_DATA_PTRN_EN[4] = 
    {CC_PTRN_EN_DQWR_DATA_PTRN_EN_0,CC_PTRN_EN_DQWR_DATA_PTRN_EN_1,CC_PTRN_EN_DQWR_DATA_PTRN_EN_2,CC_PTRN_EN_DQWR_DATA_PTRN_EN_3};

static const uint32_t M_DQRD_EN_PTRN_EN[4] = 
    {CC_PTRN_EN_DQRD_EN_PTRN_EN_0,CC_PTRN_EN_DQRD_EN_PTRN_EN_1,CC_PTRN_EN_DQRD_EN_PTRN_EN_2,CC_PTRN_EN_DQRD_EN_PTRN_EN_3};

static const uint32_t M_DQRD_DATA_PTRN_EN[4] = 
    {CC_PTRN_EN_DQRD_DATA_PTRN_EN_0,CC_PTRN_EN_DQRD_DATA_PTRN_EN_1,CC_PTRN_EN_DQRD_DATA_PTRN_EN_2,CC_PTRN_EN_DQRD_DATA_PTRN_EN_3};

static const uint32_t M_GBL_PTRN_EN = GBL_PTRN_EN_GBL_PTRN_EN;

static const uint32_t M_GBL_INF_STOP = GBL_PTRN_EN_GBL_INF_STOP;

static const uint32_t M_CC_PRBS_GEN_EN = CC_PRBS_GEN_EN_CC_PRBS_GEN_EN;

static const uint32_t M_HV_PRBS_GEN_EN = CC_PRBS_GEN_EN_HV_PRBS_GEN_EN;

static const uint32_t M_CK_PRBS_GEN_EN = CC_PRBS_GEN_EN_CK_PRBS_GEN_EN;

static const uint32_t M_CC_PRBS_CHECK_EN = CC_PRBS_GEN_EN_CC_PRBS_CHECK_EN;

static const uint32_t M_HV_PRBS_CHECK_EN = CC_PRBS_GEN_EN_HV_PRBS_CHECK_EN;

static const uint32_t M_CK_PRBS_CHECK_EN = CC_PRBS_GEN_EN_CK_PRBS_CHECK_EN;

static const uint32_t M_CC_PRBS_RESULT_RESET = CC_PRBS_GEN_EN_CC_PRBS_RESULT_RESET;

static const uint32_t M_HV_PRBS_RESULT_RESET = CC_PRBS_GEN_EN_HV_PRBS_RESULT_RESET;

static const uint32_t M_CK_PRBS_RESULT_RESET = CC_PRBS_GEN_EN_CK_PRBS_RESULT_RESET;

static const uint32_t M_DQ_PRBS_GEN_EN[4] = 
    {DQ_PRBS_GEN_EN_DQ_PRBS_GEN_EN_0,DQ_PRBS_GEN_EN_DQ_PRBS_GEN_EN_1,DQ_PRBS_GEN_EN_DQ_PRBS_GEN_EN_2,DQ_PRBS_GEN_EN_DQ_PRBS_GEN_EN_3};

static const uint32_t M_DQ_PRBS_CHECK_EN[4] = 
    {DQ_PRBS_GEN_EN_DQ_PRBS_CHECK_EN_0,DQ_PRBS_GEN_EN_DQ_PRBS_CHECK_EN_1,DQ_PRBS_GEN_EN_DQ_PRBS_CHECK_EN_2,DQ_PRBS_GEN_EN_DQ_PRBS_CHECK_EN_3};

static const uint32_t M_DQ_PRBS_RESULT_RESET[4] = 
    {DQ_PRBS_GEN_EN_DQ_PRBS_RESULT_RESET_0,DQ_PRBS_GEN_EN_DQ_PRBS_RESULT_RESET_1,DQ_PRBS_GEN_EN_DQ_PRBS_RESULT_RESET_2,DQ_PRBS_GEN_EN_DQ_PRBS_RESULT_RESET_3};

static const uint32_t M_CC_PIPE_DLY_CA[2] = 
    {CC_PIPE_DLY_CA_R0F0_CC_PIPE_DLY_CA,CC_PIPE_DLY_CA_R0F1_CC_PIPE_DLY_CA};

static const uint32_t M_HV_PIPE_DLY[2] = 
    {HV_PIPE_DLY_R0F0_HV_PIPE_DLY,HV_PIPE_DLY_R0F1_HV_PIPE_DLY};

static const uint32_t M_CC_PIPE_DLY_CS[2] = 
    {CC_PIPE_DLY_CS_R0F0_CC_PIPE_DLY_CS,CC_PIPE_DLY_CS_R0F1_CC_PIPE_DLY_CS};

static const uint32_t M_CC_RANK_SEL_PIPE_DLY[2] = 
    {CC_RANK_SEL_PIPE_DLY_R0F0_CC_RANK_SEL_PIPE_DLY,CC_RANK_SEL_PIPE_DLY_R0F1_CC_RANK_SEL_PIPE_DLY};

static const uint32_t M_CK_PIPE_DLY[2] = 
    {CK_PIPE_DLY_F0_CK_PIPE_DLY,CK_PIPE_DLY_F1_CK_PIPE_DLY};

static const uint32_t M_CCHVCK_CROSS_SEL[2] = 
    {CCHVCK_CROSS_SEL_F0_CCHVCK_CROSS_SEL,CCHVCK_CROSS_SEL_F1_CCHVCK_CROSS_SEL};

static const uint32_t M_CC_RX_CROSSSEL = CC_RX_CROSSSEL_CC_RX_CROSSSEL;

static const uint32_t M_CC_RX_NUI = CC_RX_CROSSSEL_CC_RX_NUI;

static const uint32_t M_CC_RX_RFIRST = CC_RX_CROSSSEL_CC_RX_RFIRST;

static const uint32_t M_CC_RX_EO_AND = CC_RX_CROSSSEL_CC_RX_EO_AND;

static const uint32_t M_HV_RX_CROSSSEL = HV_RX_CROSSSEL_HV_RX_CROSSSEL;

static const uint32_t M_HV_RX_NUI = HV_RX_CROSSSEL_HV_RX_NUI;

static const uint32_t M_HV_RX_RFIRST = HV_RX_CROSSSEL_HV_RX_RFIRST;

static const uint32_t M_HV_RX_EO_AND = HV_RX_CROSSSEL_HV_RX_EO_AND;

static const uint32_t M_CK_RX_CROSSSEL = CK_RX_CROSSSEL_CK_RX_CROSSSEL;

static const uint32_t M_CK_RX_NUI = CK_RX_CROSSSEL_CK_RX_NUI;

static const uint32_t M_CK_RX_RFIRST = CK_RX_CROSSSEL_CK_RX_RFIRST;

static const uint32_t M_CK_RX_EO_AND = CK_RX_CROSSSEL_CK_RX_EO_AND;

static const uint32_t M_LD_CNT_CMD = LD_CNT_CMD_LD_CNT_CMD;

static const uint32_t M_RD_LD_CNT_RESET_N = LD_CNT_CMD_RD_LD_CNT_RESET_N;

static const uint32_t M_SER_RESET_STAGESEL_CMD = LD_CNT_CMD_SER_RESET_STAGESEL_CMD;

static const uint32_t M_CA_DFI_MAPPING[10] = 
    {CA_DFI_MAPPING_0_CA_DFI_MAPPING_0,CA_DFI_MAPPING_0_CA_DFI_MAPPING_1,CA_DFI_MAPPING_0_CA_DFI_MAPPING_2,CA_DFI_MAPPING_0_CA_DFI_MAPPING_3,CA_DFI_MAPPING_1_CA_DFI_MAPPING_4,CA_DFI_MAPPING_1_CA_DFI_MAPPING_5,CA_DFI_MAPPING_1_CA_DFI_MAPPING_6,CA_DFI_MAPPING_1_CA_DFI_MAPPING_7,CA_DFI_MAPPING_2_CA_DFI_MAPPING_8,CA_DFI_MAPPING_2_CA_DFI_MAPPING_9};

static const uint32_t M_CS_DFI_MAPPING = CS_DFI_MAPPING_CS_DFI_MAPPING_0;

static const uint32_t M_CKE_DFI_MAPPING = CS_DFI_MAPPING_CKE_DFI_MAPPING_0;

static const uint32_t M_CC_PTRNBUF_START_PTR = CC_PTRNBUF_START_PTR_CC_PTRNBUF_START_PTR;

static const uint32_t M_CC_PTRNBUF_STOP_PTR = CC_PTRNBUF_START_PTR_CC_PTRNBUF_STOP_PTR;

static const uint32_t M_CC_PTRNBUF_RPT_CNT = CC_PTRNBUF_RPT_CNT_CC_PTRNBUF_RPT_CNT;

static const uint32_t M_CC_PTRNBUF_DELAY[32] = 
    {CC_PTRNBUF_DELAY_0_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_1_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_2_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_3_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_4_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_5_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_6_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_7_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_8_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_9_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_10_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_11_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_12_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_13_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_14_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_15_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_16_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_17_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_18_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_19_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_20_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_21_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_22_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_23_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_24_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_25_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_26_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_27_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_28_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_29_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_30_CC_PTRNBUF_DELAY,CC_PTRNBUF_DELAY_31_CC_PTRNBUF_DELAY};

static const uint32_t M_CC_PTRNBUF_CA_MIN[10] = 
    {CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_0_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_0_CC_PTRNBUF_CA_9};

static const uint32_t M_CC_PTRNBUF_CA[32][10] = 
    {{CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_0_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_0_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_0_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_1_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_1_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_1_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_2_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_2_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_2_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_3_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_3_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_3_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_4_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_4_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_4_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_5_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_5_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_5_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_6_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_6_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_6_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_7_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_7_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_7_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_8_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_8_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_8_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_9_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_9_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_9_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_10_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_10_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_10_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_11_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_11_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_11_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_12_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_12_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_12_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_13_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_13_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_13_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_14_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_14_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_14_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_15_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_15_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_15_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_16_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_16_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_16_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_17_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_17_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_17_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_18_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_18_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_18_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_19_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_19_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_19_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_20_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_20_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_20_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_21_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_21_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_21_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_22_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_22_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_22_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_23_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_23_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_23_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_24_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_24_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_24_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_25_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_25_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_25_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_26_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_26_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_26_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_27_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_27_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_27_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_28_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_28_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_28_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_29_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_29_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_29_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_30_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_30_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_30_CC_PTRNBUF_CA_9},
    {CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_0,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_1,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_2,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_3,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_4,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_5,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_6,CC_PTRNBUF_CA0_31_CC_PTRNBUF_CA_7,CC_PTRNBUF_CA8_31_CC_PTRNBUF_CA_8,CC_PTRNBUF_CA8_31_CC_PTRNBUF_CA_9}};

static const uint32_t M_CC_PTRNBUF_CS[32] = 
    {CC_PTRNBUF_CS_0_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_1_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_2_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_3_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_4_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_5_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_6_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_7_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_8_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_9_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_10_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_11_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_12_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_13_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_14_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_15_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_16_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_17_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_18_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_19_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_20_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_21_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_22_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_23_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_24_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_25_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_26_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_27_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_28_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_29_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_30_CC_PTRNBUF_CS_0,CC_PTRNBUF_CS_31_CC_PTRNBUF_CS_0};

static const uint32_t M_CKHV_PTRNBUF_START_PTR = CKHV_PTRNBUF_START_PTR_CKHV_PTRNBUF_START_PTR;

static const uint32_t M_CKHV_PTRNBUF_STOP_PTR = CKHV_PTRNBUF_START_PTR_CKHV_PTRNBUF_STOP_PTR;

static const uint32_t M_CKHV_PTRNBUF_RPT_CNT = CKHV_PTRNBUF_RPT_CNT_CKHV_PTRNBUF_RPT_CNT;

static const uint32_t M_CKHV_PTRNBUF_DELAY[4] = 
    {CKHV_PTRNBUF_DELAY_0_CKHV_PTRNBUF_DELAY,CKHV_PTRNBUF_DELAY_1_CKHV_PTRNBUF_DELAY,CKHV_PTRNBUF_DELAY_2_CKHV_PTRNBUF_DELAY,CKHV_PTRNBUF_DELAY_3_CKHV_PTRNBUF_DELAY};

static const uint32_t M_CKHV_PTRNBUF_CKE[4] = 
    {CKHV_PTRNBUF_CKE_0_CKHV_PTRNBUF_CKE_0,CKHV_PTRNBUF_CKE_1_CKHV_PTRNBUF_CKE_0,CKHV_PTRNBUF_CKE_2_CKHV_PTRNBUF_CKE_0,CKHV_PTRNBUF_CKE_3_CKHV_PTRNBUF_CKE_0};

static const uint32_t M_CKHV_PTRNBUF_RESET[4] = 
    {CKHV_PTRNBUF_CKE_0_CKHV_PTRNBUF_RESET,CKHV_PTRNBUF_CKE_1_CKHV_PTRNBUF_RESET,CKHV_PTRNBUF_CKE_2_CKHV_PTRNBUF_RESET,CKHV_PTRNBUF_CKE_3_CKHV_PTRNBUF_RESET};

static const uint32_t M_CKHV_PTRNBUF_CKDIS[4] = 
    {CKHV_PTRNBUF_CKE_0_CKHV_PTRNBUF_CKDIS,CKHV_PTRNBUF_CKE_1_CKHV_PTRNBUF_CKDIS,CKHV_PTRNBUF_CKE_2_CKHV_PTRNBUF_CKDIS,CKHV_PTRNBUF_CKE_3_CKHV_PTRNBUF_CKDIS};

static const uint32_t M_CH_PRBS_SEED[3] = 
    {CH_PRBS_SEED_0_CH_PRBS_SEED,CH_PRBS_SEED_1_CH_PRBS_SEED,CH_PRBS_SEED_2_CH_PRBS_SEED};

static const uint32_t M_CK_PRBS_SEED = CK_PRBS_SEED_CK_PRBS_SEED;

static const uint32_t M_CH_PRBS_TYPE[3] = 
    {CH_PRBS_TYPE_CH_PRBS_TYPE_0,CH_PRBS_TYPE_CH_PRBS_TYPE_1,CH_PRBS_TYPE_CH_PRBS_TYPE_2};

static const uint32_t M_CK_PRBS_TYPE = CH_PRBS_TYPE_CK_PRBS_TYPE;

static const uint32_t M_CC_PRBSGEN_ID_CA[10] = 
    {CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_0,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_1,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_2,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_3,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_4,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_5,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_6,CC_PRBSGEN_ID_CA0_CC_PRBSGEN_ID_CA_7,CC_PRBSGEN_ID_CA8_CC_PRBSGEN_ID_CA_8,CC_PRBSGEN_ID_CA8_CC_PRBSGEN_ID_CA_9};

static const uint32_t M_CC_PRBSGEN_ID_CS = CC_PRBSGEN_ID_CS_CC_PRBSGEN_ID_CS_0;

static const uint32_t M_HV_PRBSGEN_ID_CKE = HV_PRBSGEN_ID_CKE_HV_PRBSGEN_ID_CKE_0;

static const uint32_t M_HV_PRBSGEN_ID_RESETN = HV_PRBSGEN_ID_CKE_HV_PRBSGEN_ID_RESETN;

static const uint32_t M_CC_PRBSGEN_INJECT_ERROR = CC_PRBSGEN_INJECT_ERROR_CC_PRBSGEN_INJECT_ERROR;

static const uint32_t M_HV_PRBSGEN_INJECT_ERROR = CC_PRBSGEN_INJECT_ERROR_HV_PRBSGEN_INJECT_ERROR;

static const uint32_t M_CK_PRBSGEN_INJECT_ERROR = CC_PRBSGEN_INJECT_ERROR_CK_PRBSGEN_INJECT_ERROR;

static const uint32_t M_RESULT_PRBS_CA[10] = 
    {RESULT_PRBS_CA0_RESULT_PRBS_CA_0,RESULT_PRBS_CA0_RESULT_PRBS_CA_1,RESULT_PRBS_CA0_RESULT_PRBS_CA_2,RESULT_PRBS_CA0_RESULT_PRBS_CA_3,RESULT_PRBS_CA0_RESULT_PRBS_CA_4,RESULT_PRBS_CA0_RESULT_PRBS_CA_5,RESULT_PRBS_CA0_RESULT_PRBS_CA_6,RESULT_PRBS_CA0_RESULT_PRBS_CA_7,RESULT_PRBS_CA8_RESULT_PRBS_CA_8,RESULT_PRBS_CA8_RESULT_PRBS_CA_9};

static const uint32_t M_RESULT_PRBS_CS = RESULT_PRBS_CA8_RESULT_PRBS_CS_0;

static const uint32_t M_RESULT_PRBS_CKE = RESULT_PRBS_CKE_RESULT_PRBS_CKE_0;

static const uint32_t M_RESULT_PRBS_RESETN = RESULT_PRBS_CKE_RESULT_PRBS_RESETN;

static const uint32_t M_RESULT_PRBS_CK = RESULT_PRBS_CKE_RESULT_PRBS_CK;

static const uint32_t M_RESULT_PRBS_CKB = RESULT_PRBS_CKE_RESULT_PRBS_CKB;

static const uint32_t M_CHC_PRBS_ERROR_COUNT = CHC_PRBS_ERROR_COUNT_CHC_PRBS_ERROR_COUNT;

static const uint32_t M_CC_PRBS_ERROR_COUNT_CHC[3] = 
    {CC_PRBS_ERROR_COUNT_CHC_0_CC_PRBS_ERROR_COUNT_CHC,CC_PRBS_ERROR_COUNT_CHC_1_CC_PRBS_ERROR_COUNT_CHC,CC_PRBS_ERROR_COUNT_CHC_2_CC_PRBS_ERROR_COUNT_CHC};

static const uint32_t M_CHC_PRBSCHECK_FAIL_PIN_ID[3] = 
    {CHC_PRBSCHECK_FAIL_PIN_ID_CHC_PRBSCHECK_FAIL_PIN_ID_0,CHC_PRBSCHECK_FAIL_PIN_ID_CHC_PRBSCHECK_FAIL_PIN_ID_1,CHC_PRBSCHECK_FAIL_PIN_ID_CHC_PRBSCHECK_FAIL_PIN_ID_2};

static const uint32_t M_ACSR_ADDR_0 = ACSR_ADDR_0_ACSR_ADDR_0;

static const uint32_t M_ACSR_WDATA_0 = ACSR_WDATA_0_ACSR_WDATA_0;

static const uint32_t M_ACSR_RDATA_0 = ACSR_RDATA_0_ACSR_RDATA_0;

static const uint32_t M_ACSR_ADDR_1 = ACSR_ADDR_1_ACSR_ADDR_1;

static const uint32_t M_ACSR_WDATA_1 = ACSR_WDATA_1_ACSR_WDATA_1;

static const uint32_t M_ACSR_RDATA_1 = ACSR_RDATA_1_ACSR_RDATA_1;

static const uint32_t M_ACSR_ADDR_2 = ACSR_ADDR_2_ACSR_ADDR_2;

static const uint32_t M_ACSR_WDATA_2 = ACSR_WDATA_2_ACSR_WDATA_2;

static const uint32_t M_ACSR_RDATA_2 = ACSR_RDATA_2_ACSR_RDATA_2;

static const uint32_t M_ACSR_ADDR_3 = ACSR_ADDR_3_ACSR_ADDR_3;

static const uint32_t M_ACSR_WDATA_3 = ACSR_WDATA_3_ACSR_WDATA_3;

static const uint32_t M_ACSR_RDATA_3 = ACSR_RDATA_3_ACSR_RDATA_3;

static const uint32_t M_ACSR_ADDR_4 = ACSR_ADDR_4_ACSR_ADDR_4;

static const uint32_t M_ACSR_WDATA_4 = ACSR_WDATA_4_ACSR_WDATA_4;

static const uint32_t M_ACSR_RDATA_4 = ACSR_RDATA_4_ACSR_RDATA_4;

static const uint32_t M_ACSR_ADDR_5 = ACSR_ADDR_5_ACSR_ADDR_5;

static const uint32_t M_ACSR_WDATA_5 = ACSR_WDATA_5_ACSR_WDATA_5;

static const uint32_t M_ACSR_RDATA_5 = ACSR_RDATA_5_ACSR_RDATA_5;

static const uint32_t M_ACSR_ADDR_6 = ACSR_ADDR_6_ACSR_ADDR_6;

static const uint32_t M_ACSR_WDATA_6 = ACSR_WDATA_6_ACSR_WDATA_6;

static const uint32_t M_ACSR_RDATA_6 = ACSR_RDATA_6_ACSR_RDATA_6;

static const uint32_t M_ACSR_ADDR_7 = ACSR_ADDR_7_ACSR_ADDR_7;

static const uint32_t M_ACSR_WDATA_7 = ACSR_WDATA_7_ACSR_WDATA_7;

static const uint32_t M_ACSR_RDATA_7 = ACSR_RDATA_7_ACSR_RDATA_7;

static const uint32_t M_ACSR_ADDR_8 = ACSR_ADDR_8_ACSR_ADDR_8;

static const uint32_t M_ACSR_WDATA_8 = ACSR_WDATA_8_ACSR_WDATA_8;

static const uint32_t M_ACSR_RDATA_8 = ACSR_RDATA_8_ACSR_RDATA_8;

static const uint32_t M_ACSR_ADDR_9 = ACSR_ADDR_9_ACSR_ADDR_9;

static const uint32_t M_ACSR_WDATA_9 = ACSR_WDATA_9_ACSR_WDATA_9;

static const uint32_t M_ACSR_RDATA_9 = ACSR_RDATA_9_ACSR_RDATA_9;

static const uint32_t M_ACSR_ADDR_10 = ACSR_ADDR_10_ACSR_ADDR_10;

static const uint32_t M_ACSR_WDATA_10 = ACSR_WDATA_10_ACSR_WDATA_10;

static const uint32_t M_ACSR_RDATA_10 = ACSR_RDATA_10_ACSR_RDATA_10;

static const uint32_t M_ACSR_ADDR_11 = ACSR_ADDR_11_ACSR_ADDR_11;

static const uint32_t M_ACSR_WDATA_11 = ACSR_WDATA_11_ACSR_WDATA_11;

static const uint32_t M_ACSR_RDATA_11 = ACSR_RDATA_11_ACSR_RDATA_11;

static const uint32_t M_ACSR_ADDR_12 = ACSR_ADDR_12_ACSR_ADDR_12;

static const uint32_t M_ACSR_WDATA_12 = ACSR_WDATA_12_ACSR_WDATA_12;

static const uint32_t M_ACSR_RDATA_12 = ACSR_RDATA_12_ACSR_RDATA_12;

static const uint32_t M_ACSR_ADDR_13 = ACSR_ADDR_13_ACSR_ADDR_13;

static const uint32_t M_ACSR_WDATA_13 = ACSR_WDATA_13_ACSR_WDATA_13;

static const uint32_t M_ACSR_RDATA_13 = ACSR_RDATA_13_ACSR_RDATA_13;

static const uint32_t M_ACSR_ADDR_14 = ACSR_ADDR_14_ACSR_ADDR_14;

static const uint32_t M_ACSR_WDATA_14 = ACSR_WDATA_14_ACSR_WDATA_14;

static const uint32_t M_ACSR_RDATA_14 = ACSR_RDATA_14_ACSR_RDATA_14;

static const uint32_t M_RETRAIN_FREEZE[4] = 
    {RETRAIN_CMD_D0_RETRAIN_FREEZE,RETRAIN_CMD_D1_RETRAIN_FREEZE,RETRAIN_CMD_D2_RETRAIN_FREEZE,RETRAIN_CMD_D3_RETRAIN_FREEZE};

static const uint32_t M_RETRAIN_RST_N[4] = 
    {RETRAIN_CMD_D0_RETRAIN_RST_N,RETRAIN_CMD_D1_RETRAIN_RST_N,RETRAIN_CMD_D2_RETRAIN_RST_N,RETRAIN_CMD_D3_RETRAIN_RST_N};

static const uint32_t M_RETRAIN_REF_PER_MULT[4] = 
    {RETRAIN_REF_PER_MULT_D0_RETRAIN_REF_PER_MULT,RETRAIN_REF_PER_MULT_D1_RETRAIN_REF_PER_MULT,RETRAIN_REF_PER_MULT_D2_RETRAIN_REF_PER_MULT,RETRAIN_REF_PER_MULT_D3_RETRAIN_REF_PER_MULT};

static const uint32_t M_OSC_CNT[4] = 
    {RETRAIN_OSC_CNT_D0_OSC_CNT,RETRAIN_OSC_CNT_D1_OSC_CNT,RETRAIN_OSC_CNT_D2_OSC_CNT,RETRAIN_OSC_CNT_D3_OSC_CNT};

static const uint32_t M_MIN_OSC_CNT[4] = 
    {RETRAIN_MIN_OSC_CNT_D0_MIN_OSC_CNT,RETRAIN_MIN_OSC_CNT_D1_MIN_OSC_CNT,RETRAIN_MIN_OSC_CNT_D2_MIN_OSC_CNT,RETRAIN_MIN_OSC_CNT_D3_MIN_OSC_CNT};

static const uint32_t M_MAX_OSC_CNT[4] = 
    {RETRAIN_MAX_OSC_CNT_D0_MAX_OSC_CNT,RETRAIN_MAX_OSC_CNT_D1_MAX_OSC_CNT,RETRAIN_MAX_OSC_CNT_D2_MAX_OSC_CNT,RETRAIN_MAX_OSC_CNT_D3_MAX_OSC_CNT};

static const uint32_t M_RETRAIN_CYCLES[4] = 
    {RETRAIN_RETRAIN_CMD_D0_RETRAIN_CYCLES,RETRAIN_RETRAIN_CMD_D1_RETRAIN_CYCLES,RETRAIN_RETRAIN_CMD_D2_RETRAIN_CYCLES,RETRAIN_RETRAIN_CMD_D3_RETRAIN_CYCLES};

static const uint32_t M_CLR_RETRAIN[4] = 
    {RETRAIN_RETRAIN_CMD_D0_CLR_RETRAIN,RETRAIN_RETRAIN_CMD_D1_CLR_RETRAIN,RETRAIN_RETRAIN_CMD_D2_CLR_RETRAIN,RETRAIN_RETRAIN_CMD_D3_CLR_RETRAIN};

static const uint32_t M_RETRAIN_CNT[4] = 
    {RETRAIN_RETRAIN_STAT_D0_RETRAIN_CNT,RETRAIN_RETRAIN_STAT_D1_RETRAIN_CNT,RETRAIN_RETRAIN_STAT_D2_RETRAIN_CNT,RETRAIN_RETRAIN_STAT_D3_RETRAIN_CNT};

static const uint32_t M_NEED_TO_RETRAIN[4] = 
    {RETRAIN_RETRAIN_STAT_D0_NEED_TO_RETRAIN,RETRAIN_RETRAIN_STAT_D1_NEED_TO_RETRAIN,RETRAIN_RETRAIN_STAT_D2_NEED_TO_RETRAIN,RETRAIN_RETRAIN_STAT_D3_NEED_TO_RETRAIN};

// Copyright (c) 2020 Blue Cheetah Analog Design, Inc. 
// All Rights Reserved.
// The information contained herein is confidential and proprietary information
// of Blue Cheetah Analog Design, Inc. and its licensors, if any, and is
// subject to applicable non-disclosure agreement with Blue Cheetah Analog
// Design, Inc. Dissemination of information, use of this material, or
// reproduction of this material is strictly forbidden unless prior written
// permission is obtained from Blue Cheetah Analog Design, Inc.

// Automatically generated
//
// Do not manually edit!

static const uint32_t M_MCU_RESET_VECTOR_L = MCU_RESET_VECTOR_L_MCU_RESET_VECTOR_L;

static const uint32_t M_MCU_RESET_VECTOR_H = MCU_RESET_VECTOR_H_MCU_RESET_VECTOR_H;

static const uint32_t M_RES_CAL = RES_CAL_RES_CAL;

static const uint32_t M_PLL_RSTN = PHY_RESETS_PLL_RSTN;

static const uint32_t M_PIPE_RSTN = PHY_RESETS_PIPE_RSTN;

static const uint32_t M_SYNC_PIPE_RSTN = PHY_RESETS_SYNC_PIPE_RSTN;

static const uint32_t M_SOC_PHY_RESETS = PHY_RESETS_SOC_PHY_RESETS;

static const uint32_t M_PLL_FREEZE = PLL_FREEZE_REGS_FREEZE;

static const uint32_t M_PLL_ADJ_POS_LO = PLL_ADJ_POS_LO_ADJ_POS_LO;

static const uint32_t M_PLL_ADJ_POS_HI = PLL_ADJ_POS_HI_ADJ_POS_HI;

static const uint32_t M_PLL_ADJ_NEG_LO = PLL_ADJ_NEG_LO_ADJ_NEG_LO;

static const uint32_t M_PLL_ADJ_NEG_HI = PLL_ADJ_NEG_HI_ADJ_NEG_HI;

static const uint32_t M_PLL_ACCUM_MAN_LO = PLL_ACCUM_OVRD_MAN_LO_ACCUM_MAN_LO;

static const uint32_t M_PLL_ACCUM_MAN_HI = PLL_ACCUM_OVRD_MAN_HI_ACCUM_MAN_HI;

static const uint32_t M_PLL_ACCUM_OVRD = PLL_ACCUM_OVRD_CTRL_ACCUM_OVRD;

static const uint32_t M_PLL_ACCUM_OVRD_FROM_FSP_CSRS = PLL_ACCUM_OVRD_CTRL_ACCUM_OVRD_FROM_FSP_CSRS;

static const uint32_t M_PLL_ACCUM_OVRD_VAL_LO[3] = 
    {PLL_ACCUM_OVRD_VAL_LO_FSP0_ACCUM_OVRD_VAL_LO_FSP0,PLL_ACCUM_OVRD_VAL_LO_FSP1_ACCUM_OVRD_VAL_LO_FSP1,PLL_ACCUM_OVRD_VAL_LO_FSP2_ACCUM_OVRD_VAL_LO_FSP2};

static const uint32_t M_PLL_ACCUM_OVRD_VAL_HI[3] = 
    {PLL_ACCUM_OVRD_VAL_HI_FSP0_ACCUM_OVRD_VAL_HI_FSP0,PLL_ACCUM_OVRD_VAL_HI_FSP1_ACCUM_OVRD_VAL_HI_FSP1,PLL_ACCUM_OVRD_VAL_HI_FSP2_ACCUM_OVRD_VAL_HI_FSP2};

static const uint32_t M_PLL_ACCUM_OBSV_LO = PLL_ACCUM_OBSV_LO_ACCUM_OBSV_LO;

static const uint32_t M_PLL_ACCUM_OBSV_HI = PLL_ACCUM_OBSV_HI_ACCUM_OBSV_HI;

static const uint32_t M_PLL_DSM_ACCUM_MAN_LO = PLL_DSM_ACCUM_OBSV_LO_DSM_ACCUM_MAN_LO;

static const uint32_t M_PLL_DSM_ACCUM_MAN_HI = PLL_DSM_ACCUM_OBSV_HI_DSM_ACCUM_MAN_HI;

static const uint32_t M_PLL_CSR_ADDR = PLL_ACSR_ADDR_CSR_ADDR;

static const uint32_t M_PLL_CSR_GRP_ADDR = PLL_ACSR_ADDR_CSR_GRP_ADDR;

static const uint32_t M_PLL_CSR_WRITE_EN = PLL_ACSR_ADDR_CSR_WRITE_EN;

static const uint32_t M_PLL_CSR_READ_EN = PLL_ACSR_ADDR_CSR_READ_EN;

static const uint32_t M_PLL_CSR_COL_DRIVE_EN = PLL_ACSR_ADDR_CSR_COL_DRIVE_EN;

static const uint32_t M_PLL_CSR_COL_READ_EN = PLL_ACSR_ADDR_CSR_COL_READ_EN;

static const uint32_t M_PLL_CSR_DATA_IN = PLL_ACSR_DATA_IN_CSR_DATA_IN;

static const uint32_t M_PLL_CSR_DATA_OUT = PLL_ACSR_DATA_OUT_CSR_DATA_OUT;

static const uint32_t M_PLL_CSR_FSP_SEL = PLL_ACSR_FSP_SEL_CSR_FSP_SEL;

static const uint32_t M_PLL_CSR_FSP_SEL_EXTERNAL = PLL_ACSR_FSP_SEL_CSR_FSP_SEL_EXTERNAL;

static const uint32_t M_PLL_CSR_LOCK_DET_THRESH_LO = PLL_LOCK_DET_THRESH_LO_CSR_LOCK_DET_THRESH_LO;

static const uint32_t M_PLL_CSR_LOCK_DET_THRESH_HI = PLL_LOCK_DET_THRESH_HI_CSR_LOCK_DET_THRESH_HI;

static const uint32_t M_PLL_LOCK_DET_LOCKING_PERIOD = PLL_LOCK_DET_LOCKING_PERIOD_PLL_LOCK_DET_LOCKING_PERIOD;

static const uint32_t M_PLL_LOCK_DET_OVERRIDE = PLL_LOCK_DET_LOCKING_PERIOD_PLL_LOCK_DET_OVERRIDE;

static const uint32_t M_PLL_LOCK_DET_LOCKED = PLL_LOCK_DET_LOCKED_PLL_LOCK_DET_LOCKED;

static const uint32_t M_DLL_ACCUM_MAX_BOUND_LO = DLL_ACCUM_MAX_BOUND_LO_DLL_ACCUM_MAX_BOUND_LO;

static const uint32_t M_DLL_ACCUM_MAX_BOUND_HI = DLL_ACCUM_MAX_BOUND_HI_DLL_ACCUM_MAX_BOUND_HI;

static const uint32_t M_DLL_ACCUM_MIN_BOUND_LO = DLL_ACCUM_MIN_BOUND_LO_DLL_ACCUM_MIN_BOUND_LO;

static const uint32_t M_DLL_ACCUM_MIN_BOUND_HI = DLL_ACCUM_MIN_BOUND_HI_DLL_ACCUM_MIN_BOUND_HI;

static const uint32_t M_DLL_ACCUM_OVRD_VAL_LO = DLL_ACCUM_OVRD_VAL_LO_DLL_ACCUM_OVRD_VAL_LO;

static const uint32_t M_DLL_ACCUM_OVRD_VAL_HI = DLL_ACCUM_OVRD_VAL_HI_DLL_ACCUM_OVRD_VAL_HI;

static const uint32_t M_DLL_ACCUM_OVRD = DLL_ACCUM_OVRD_DLL_ACCUM_OVRD;

static const uint32_t M_DLL_DELAY_STEP = DLL_DELAY_STEP_DLL_DELAY_STEP;

static const uint32_t M_DLL_DELAY_INC = DLL_DELAY_STEP_DLL_DELAY_INC;

static const uint32_t M_DIV_DFI_DRT = DFI_CTRL_OUT_DIV_DFI_DRT;

static const uint32_t M_DFI_CLK_EN = DFI_CTRL_OUT_DFI_CLK_EN;

static const uint32_t M_DLL_CLK_LOCKING_PERIOD = DLL_CLK_LOCK_DLL_CLK_LOCKING_PERIOD;

static const uint32_t M_DLL_LOCK_OVERRIDE = DLL_CLK_LOCK_DLL_LOCK_OVERRIDE;

static const uint32_t M_DLL_CLK_SWING_LO = DLL_CLK_SWING_LO_DLL_CLK_SWING_LO;

static const uint32_t M_DLL_CLK_SWING_HI = DLL_CLK_SWING_HI_DLL_CLK_SWING_HI;

static const uint32_t M_DLL_LOCKED = DLL_STAT_DLL_LOCKED;

static const uint32_t M_DLL_ACCUM_OVERFLOW = DLL_STAT_DLL_ACCUM_OVERFLOW;

static const uint32_t M_DLL_ACCUM_UNDERFLOW = DLL_STAT_DLL_ACCUM_UNDERFLOW;

static const uint32_t M_DLL_ACCUM_OBS_LO = DLL_ACCUM_OBS_LO_DLL_ACCUM_OBS_LO;

static const uint32_t M_DLL_ACCUM_OBS_HI = DLL_ACCUM_OBS_HI_DLL_ACCUM_OBS_HI;

static const uint32_t M_DLL_DSM_ACCUM_OBS = DLL_DSM_ACCUM_OBS_DLL_DSM_ACCUM_OBS;

static const uint32_t M_DLL_CUSTOM_DIV_DFI_CLN = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_CUSTOM_DIV_DFI_CLN;

static const uint32_t M_DLL_CUSTOM_DIV_MC = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_CUSTOM_DIV_MC;

static const uint32_t M_DLL_CUSTOM_CLK_INV = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_CUSTOM_CLK_INV;

static const uint32_t M_DLL_DAC_OUT_EN = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_DAC_OUT_EN;

static const uint32_t M_DLL_DFI_DIV_RST_N = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_DFI_DIV_RST_N;

static const uint32_t M_DLL_PRECOND_RST_N = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_PRECOND_RST_N;

static const uint32_t M_DLL_ACCUM_RST_N = DLL_CUSTOM_PRECOND_PHASEDET_CTRL_DLL_ACCUM_RST_N;

static const uint32_t M_ANA_TX_PBD_CTRL_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_PBD_0_0X2_TX_PBD_CTRL_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_PBD_0_0X2_TX_PBD_CTRL_FSP1};

static const uint32_t M_ANA_TX_PBD_BANK_EN_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_PBD_0_0X2_TX_PBD_BANK_EN_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_PBD_0_0X2_TX_PBD_BANK_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_CAP_EN_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_PBD_0_0X2_TX_PBD_CAP_EN_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_PBD_0_0X2_TX_PBD_CAP_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_DUTYB_CTRLP_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_PBD_1_0X3_TX_PBD_DUTYB_CTRLP_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_PBD_1_0X3_TX_PBD_DUTYB_CTRLP_FSP1};

static const uint32_t M_ANA_TX_PBD_DUTY_CTRLN_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_PBD_1_0X3_TX_PBD_DUTY_CTRLN_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_PBD_1_0X3_TX_PBD_DUTY_CTRLN_FSP1};

static const uint32_t M_ANA_TX_PBD_CTRL_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_PBD_0_0X4_TX_PBD_CTRL_FSP0,ANA_2_XACSR_COL_CA0_PBD_0_0X4_TX_PBD_CTRL_FSP1},
    {ANA_2_XACSR_COL_CA1_PBD_0_0XA_TX_PBD_CTRL_FSP0,ANA_2_XACSR_COL_CA1_PBD_0_0XA_TX_PBD_CTRL_FSP1},
    {ANA_2_XACSR_COL_CA2_PBD_0_0X10_TX_PBD_CTRL_FSP0,ANA_2_XACSR_COL_CA2_PBD_0_0X10_TX_PBD_CTRL_FSP1},
    {ANA_2_XACSR_COL_CA3_PBD_0_0X16_TX_PBD_CTRL_FSP0,ANA_2_XACSR_COL_CA3_PBD_0_0X16_TX_PBD_CTRL_FSP1},
    {ANA_2_XACSR_COL_CA4_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_2_XACSR_COL_CA4_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_2_XACSR_COL_CA5_PBD_0_0X22_TX_PBD_CTRL_FSP0,ANA_2_XACSR_COL_CA5_PBD_0_0X22_TX_PBD_CTRL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_0_XACSR_COL_CAHV_CA6_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_PBD_0_0XE_TX_PBD_CTRL_FSP0,ANA_0_XACSR_COL_CAHV_CA7_PBD_0_0XE_TX_PBD_CTRL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_PBD_0_0X14_TX_PBD_CTRL_FSP0,ANA_0_XACSR_COL_CAHV_CA8_PBD_0_0X14_TX_PBD_CTRL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_PBD_0_0X1A_TX_PBD_CTRL_FSP0,ANA_0_XACSR_COL_CAHV_CA9_PBD_0_0X1A_TX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_TX_PBD_BANK_EN_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_PBD_0_0X4_TX_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_CA0_PBD_0_0X4_TX_PBD_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_CA1_PBD_0_0XA_TX_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_CA1_PBD_0_0XA_TX_PBD_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_CA2_PBD_0_0X10_TX_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_CA2_PBD_0_0X10_TX_PBD_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_CA3_PBD_0_0X16_TX_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_CA3_PBD_0_0X16_TX_PBD_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_CA4_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_CA4_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_CA5_PBD_0_0X22_TX_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_CA5_PBD_0_0X22_TX_PBD_BANK_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA6_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_PBD_0_0XE_TX_PBD_BANK_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA7_PBD_0_0XE_TX_PBD_BANK_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_PBD_0_0X14_TX_PBD_BANK_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA8_PBD_0_0X14_TX_PBD_BANK_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_PBD_0_0X1A_TX_PBD_BANK_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA9_PBD_0_0X1A_TX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_TX_PBD_CAP_EN_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_PBD_0_0X4_TX_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_CA0_PBD_0_0X4_TX_PBD_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_CA1_PBD_0_0XA_TX_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_CA1_PBD_0_0XA_TX_PBD_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_CA2_PBD_0_0X10_TX_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_CA2_PBD_0_0X10_TX_PBD_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_CA3_PBD_0_0X16_TX_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_CA3_PBD_0_0X16_TX_PBD_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_CA4_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_CA4_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_CA5_PBD_0_0X22_TX_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_CA5_PBD_0_0X22_TX_PBD_CAP_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA6_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_PBD_0_0XE_TX_PBD_CAP_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA7_PBD_0_0XE_TX_PBD_CAP_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_PBD_0_0X14_TX_PBD_CAP_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA8_PBD_0_0X14_TX_PBD_CAP_EN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_PBD_0_0X1A_TX_PBD_CAP_EN_FSP0,ANA_0_XACSR_COL_CAHV_CA9_PBD_0_0X1A_TX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DUTYB_P_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_PBD_1_0X5_TX_PBD_DUTYB_CTRLP_FSP0,ANA_2_XACSR_COL_CA0_PBD_1_0X5_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_2_XACSR_COL_CA1_PBD_1_0XB_TX_PBD_DUTYB_CTRLP_FSP0,ANA_2_XACSR_COL_CA1_PBD_1_0XB_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_2_XACSR_COL_CA2_PBD_1_0X11_TX_PBD_DUTYB_CTRLP_FSP0,ANA_2_XACSR_COL_CA2_PBD_1_0X11_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_2_XACSR_COL_CA3_PBD_1_0X17_TX_PBD_DUTYB_CTRLP_FSP0,ANA_2_XACSR_COL_CA3_PBD_1_0X17_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_2_XACSR_COL_CA4_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_2_XACSR_COL_CA4_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_2_XACSR_COL_CA5_PBD_1_0X23_TX_PBD_DUTYB_CTRLP_FSP0,ANA_2_XACSR_COL_CA5_PBD_1_0X23_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_0_XACSR_COL_CAHV_CA6_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_PBD_1_0XF_TX_PBD_DUTYB_CTRLP_FSP0,ANA_0_XACSR_COL_CAHV_CA7_PBD_1_0XF_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_PBD_1_0X15_TX_PBD_DUTYB_CTRLP_FSP0,ANA_0_XACSR_COL_CAHV_CA8_PBD_1_0X15_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_PBD_1_0X1B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_0_XACSR_COL_CAHV_CA9_PBD_1_0X1B_TX_PBD_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_DUTY_N_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_PBD_1_0X5_TX_PBD_DUTY_CTRLN_FSP0,ANA_2_XACSR_COL_CA0_PBD_1_0X5_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_2_XACSR_COL_CA1_PBD_1_0XB_TX_PBD_DUTY_CTRLN_FSP0,ANA_2_XACSR_COL_CA1_PBD_1_0XB_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_2_XACSR_COL_CA2_PBD_1_0X11_TX_PBD_DUTY_CTRLN_FSP0,ANA_2_XACSR_COL_CA2_PBD_1_0X11_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_2_XACSR_COL_CA3_PBD_1_0X17_TX_PBD_DUTY_CTRLN_FSP0,ANA_2_XACSR_COL_CA3_PBD_1_0X17_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_2_XACSR_COL_CA4_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_2_XACSR_COL_CA4_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_2_XACSR_COL_CA5_PBD_1_0X23_TX_PBD_DUTY_CTRLN_FSP0,ANA_2_XACSR_COL_CA5_PBD_1_0X23_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_0_XACSR_COL_CAHV_CA6_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_PBD_1_0XF_TX_PBD_DUTY_CTRLN_FSP0,ANA_0_XACSR_COL_CAHV_CA7_PBD_1_0XF_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_PBD_1_0X15_TX_PBD_DUTY_CTRLN_FSP0,ANA_0_XACSR_COL_CAHV_CA8_PBD_1_0X15_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_PBD_1_0X1B_TX_PBD_DUTY_CTRLN_FSP0,ANA_0_XACSR_COL_CAHV_CA9_PBD_1_0X1B_TX_PBD_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_TX_PBD_CTRL_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_PBD_0_0X20_TX_PBD_CTRL_FSP0,ANA_0_XACSR_COL_CAHV_CS_PBD_0_0X20_TX_PBD_CTRL_FSP1};

static const uint32_t M_ANA_TX_PBD_BANK_EN_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_PBD_0_0X20_TX_PBD_BANK_EN_FSP0,ANA_0_XACSR_COL_CAHV_CS_PBD_0_0X20_TX_PBD_BANK_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_CAP_EN_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_PBD_0_0X20_TX_PBD_CAP_EN_FSP0,ANA_0_XACSR_COL_CAHV_CS_PBD_0_0X20_TX_PBD_CAP_EN_FSP1};

static const uint32_t M_ANA_DUTYB_P_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_PBD_1_0X21_TX_PBD_DUTYB_CTRLP_FSP0,ANA_0_XACSR_COL_CAHV_CS_PBD_1_0X21_TX_PBD_DUTYB_CTRLP_FSP1};

static const uint32_t M_ANA_DUTY_N_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_PBD_1_0X21_TX_PBD_DUTY_CTRLN_FSP0,ANA_0_XACSR_COL_CAHV_CS_PBD_1_0X21_TX_PBD_DUTY_CTRLN_FSP1};

static const uint32_t M_ANA_CROSS_SEL_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_XOVER_0_0X1_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_XOVER_0_0X1_CROSS_SEL_FSP1};

static const uint32_t M_ANA_FINE_CROSS_SEL_RSTN[2] = 
    {ANA_0_XACSR_COL_CAHV_RSTN_XOVER_0_0X1_FINE_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_RSTN_XOVER_0_0X1_FINE_CROSS_SEL_FSP1};

static const uint32_t M_ANA_CROSS_RESETN_RSTN = ANA_0_XACSR_COL_CAHV_RSTN_XOVER_0_0X1_CROSS_RESETN;

static const uint32_t M_ANA_CROSS_SEL_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_XOVER_0_0X3_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA0_XOVER_0_0X3_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA1_XOVER_0_0X9_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA1_XOVER_0_0X9_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA2_XOVER_0_0XF_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA2_XOVER_0_0XF_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA3_XOVER_0_0X15_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA3_XOVER_0_0X15_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA4_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA4_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA5_XOVER_0_0X21_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA5_XOVER_0_0X21_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA6_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_XOVER_0_0XD_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA7_XOVER_0_0XD_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_XOVER_0_0X13_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA8_XOVER_0_0X13_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_XOVER_0_0X19_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA9_XOVER_0_0X19_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_FINE_CROSS_SEL_CA[10][2] = 
    {{ANA_2_XACSR_COL_CA0_XOVER_0_0X3_FINE_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA0_XOVER_0_0X3_FINE_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA1_XOVER_0_0X9_FINE_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA1_XOVER_0_0X9_FINE_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA2_XOVER_0_0XF_FINE_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA2_XOVER_0_0XF_FINE_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA3_XOVER_0_0X15_FINE_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA3_XOVER_0_0X15_FINE_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA4_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA4_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_2_XACSR_COL_CA5_XOVER_0_0X21_FINE_CROSS_SEL_FSP0,ANA_2_XACSR_COL_CA5_XOVER_0_0X21_FINE_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA6_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA6_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA7_XOVER_0_0XD_FINE_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA7_XOVER_0_0XD_FINE_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA8_XOVER_0_0X13_FINE_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA8_XOVER_0_0X13_FINE_CROSS_SEL_FSP1},
    {ANA_0_XACSR_COL_CAHV_CA9_XOVER_0_0X19_FINE_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CA9_XOVER_0_0X19_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_CROSS_RESETN_CA[10] = 
    {ANA_2_XACSR_COL_CA0_XOVER_0_0X3_CROSS_RESETN,ANA_2_XACSR_COL_CA1_XOVER_0_0X9_CROSS_RESETN,ANA_2_XACSR_COL_CA2_XOVER_0_0XF_CROSS_RESETN,ANA_2_XACSR_COL_CA3_XOVER_0_0X15_CROSS_RESETN,ANA_2_XACSR_COL_CA4_XOVER_0_0X1B_CROSS_RESETN,ANA_2_XACSR_COL_CA5_XOVER_0_0X21_CROSS_RESETN,ANA_0_XACSR_COL_CAHV_CA6_XOVER_0_0X7_CROSS_RESETN,ANA_0_XACSR_COL_CAHV_CA7_XOVER_0_0XD_CROSS_RESETN,ANA_0_XACSR_COL_CAHV_CA8_XOVER_0_0X13_CROSS_RESETN,ANA_0_XACSR_COL_CAHV_CA9_XOVER_0_0X19_CROSS_RESETN};

static const uint32_t M_ANA_CROSS_SEL_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_XOVER_0_0X1F_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CS_XOVER_0_0X1F_CROSS_SEL_FSP1};

static const uint32_t M_ANA_FINE_CROSS_SEL_CS[2] = 
    {ANA_0_XACSR_COL_CAHV_CS_XOVER_0_0X1F_FINE_CROSS_SEL_FSP0,ANA_0_XACSR_COL_CAHV_CS_XOVER_0_0X1F_FINE_CROSS_SEL_FSP1};

static const uint32_t M_ANA_CROSS_RESETN_CS = ANA_0_XACSR_COL_CAHV_CS_XOVER_0_0X1F_CROSS_RESETN;

static const uint32_t M_ANA_CFG2_RSTN = ANA_0_XACSR_COL_CAHV_RSTN_TX_FE_0_0X0_CFG2;

static const uint32_t M_ANA_SEL_DATA_RSTN = ANA_0_XACSR_COL_CAHV_RSTN_TX_FE_0_0X0_SEL_DATA;

static const uint32_t M_ANA_RX_LPBK_SEL_RSTN = ANA_0_XACSR_COL_CAHV_RSTN_TX_FE_0_0X0_RX_LPBK_SEL;

static const uint32_t M_ANA_ZCODE_PUW_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_0_0X0_ZCODE_PUW,ANA_2_XACSR_COL_CA1_TX_FE_0_0X6_ZCODE_PUW,ANA_2_XACSR_COL_CA2_TX_FE_0_0XC_ZCODE_PUW,ANA_2_XACSR_COL_CA3_TX_FE_0_0X12_ZCODE_PUW,ANA_2_XACSR_COL_CA4_TX_FE_0_0X18_ZCODE_PUW,ANA_2_XACSR_COL_CA5_TX_FE_0_0X1E_ZCODE_PUW,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_0_0X4_ZCODE_PUW,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_0_0XA_ZCODE_PUW,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_0_0X10_ZCODE_PUW,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_0_0X16_ZCODE_PUW};

static const uint32_t M_ANA_ZCODE_X_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_0_0X0_ZCODE_X,ANA_2_XACSR_COL_CA1_TX_FE_0_0X6_ZCODE_X,ANA_2_XACSR_COL_CA2_TX_FE_0_0XC_ZCODE_X,ANA_2_XACSR_COL_CA3_TX_FE_0_0X12_ZCODE_X,ANA_2_XACSR_COL_CA4_TX_FE_0_0X18_ZCODE_X,ANA_2_XACSR_COL_CA5_TX_FE_0_0X1E_ZCODE_X,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_0_0X4_ZCODE_X,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_0_0XA_ZCODE_X,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_0_0X10_ZCODE_X,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_0_0X16_ZCODE_X};

static const uint32_t M_ANA_SEL_PUNB_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_0_0X0_SEL_PUNB,ANA_2_XACSR_COL_CA1_TX_FE_0_0X6_SEL_PUNB,ANA_2_XACSR_COL_CA2_TX_FE_0_0XC_SEL_PUNB,ANA_2_XACSR_COL_CA3_TX_FE_0_0X12_SEL_PUNB,ANA_2_XACSR_COL_CA4_TX_FE_0_0X18_SEL_PUNB,ANA_2_XACSR_COL_CA5_TX_FE_0_0X1E_SEL_PUNB,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_0_0X4_SEL_PUNB,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_0_0XA_SEL_PUNB,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_0_0X10_SEL_PUNB,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_0_0X16_SEL_PUNB};

static const uint32_t M_ANA_HIZ_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_0_0X0_HIZ,ANA_2_XACSR_COL_CA1_TX_FE_0_0X6_HIZ,ANA_2_XACSR_COL_CA2_TX_FE_0_0XC_HIZ,ANA_2_XACSR_COL_CA3_TX_FE_0_0X12_HIZ,ANA_2_XACSR_COL_CA4_TX_FE_0_0X18_HIZ,ANA_2_XACSR_COL_CA5_TX_FE_0_0X1E_HIZ,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_0_0X4_HIZ,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_0_0XA_HIZ,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_0_0X10_HIZ,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_0_0X16_HIZ};

static const uint32_t M_ANA_ODTEN_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_0_0X0_ODTEN,ANA_2_XACSR_COL_CA1_TX_FE_0_0X6_ODTEN,ANA_2_XACSR_COL_CA2_TX_FE_0_0XC_ODTEN,ANA_2_XACSR_COL_CA3_TX_FE_0_0X12_ODTEN,ANA_2_XACSR_COL_CA4_TX_FE_0_0X18_ODTEN,ANA_2_XACSR_COL_CA5_TX_FE_0_0X1E_ODTEN,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_0_0X4_ODTEN,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_0_0XA_ODTEN,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_0_0X10_ODTEN,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_0_0X16_ODTEN};

static const uint32_t M_ANA_DRVEN_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_0_0X0_DRVEN,ANA_2_XACSR_COL_CA1_TX_FE_0_0X6_DRVEN,ANA_2_XACSR_COL_CA2_TX_FE_0_0XC_DRVEN,ANA_2_XACSR_COL_CA3_TX_FE_0_0X12_DRVEN,ANA_2_XACSR_COL_CA4_TX_FE_0_0X18_DRVEN,ANA_2_XACSR_COL_CA5_TX_FE_0_0X1E_DRVEN,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_0_0X4_DRVEN,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_0_0XA_DRVEN,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_0_0X10_DRVEN,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_0_0X16_DRVEN};

static const uint32_t M_ANA_ZCODE_PI_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_1_0X1_ZCODE_PI,ANA_2_XACSR_COL_CA1_TX_FE_1_0X7_ZCODE_PI,ANA_2_XACSR_COL_CA2_TX_FE_1_0XD_ZCODE_PI,ANA_2_XACSR_COL_CA3_TX_FE_1_0X13_ZCODE_PI,ANA_2_XACSR_COL_CA4_TX_FE_1_0X19_ZCODE_PI,ANA_2_XACSR_COL_CA5_TX_FE_1_0X1F_ZCODE_PI,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_1_0X5_ZCODE_PI,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_1_0XB_ZCODE_PI,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_1_0X11_ZCODE_PI,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_1_0X17_ZCODE_PI};

static const uint32_t M_ANA_ZCODE_PDW_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_1_0X1_ZCODE_PDW,ANA_2_XACSR_COL_CA1_TX_FE_1_0X7_ZCODE_PDW,ANA_2_XACSR_COL_CA2_TX_FE_1_0XD_ZCODE_PDW,ANA_2_XACSR_COL_CA3_TX_FE_1_0X13_ZCODE_PDW,ANA_2_XACSR_COL_CA4_TX_FE_1_0X19_ZCODE_PDW,ANA_2_XACSR_COL_CA5_TX_FE_1_0X1F_ZCODE_PDW,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_1_0X5_ZCODE_PDW,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_1_0XB_ZCODE_PDW,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_1_0X11_ZCODE_PDW,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_1_0X17_ZCODE_PDW};

static const uint32_t M_ANA_RX_LPBK_SEL_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_1_0X1_RX_LPBK_SEL,ANA_2_XACSR_COL_CA1_TX_FE_1_0X7_RX_LPBK_SEL,ANA_2_XACSR_COL_CA2_TX_FE_1_0XD_RX_LPBK_SEL,ANA_2_XACSR_COL_CA3_TX_FE_1_0X13_RX_LPBK_SEL,ANA_2_XACSR_COL_CA4_TX_FE_1_0X19_RX_LPBK_SEL,ANA_2_XACSR_COL_CA5_TX_FE_1_0X1F_RX_LPBK_SEL,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_1_0X5_RX_LPBK_SEL,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_1_0XB_RX_LPBK_SEL,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_1_0X11_RX_LPBK_SEL,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_1_0X17_RX_LPBK_SEL};

static const uint32_t M_ANA_ZCODE_PDR_CA[10] = 
    {ANA_2_XACSR_COL_CA0_TX_FE_2_0X2_ZCODE_PDR,ANA_2_XACSR_COL_CA1_TX_FE_2_0X8_ZCODE_PDR,ANA_2_XACSR_COL_CA2_TX_FE_2_0XE_ZCODE_PDR,ANA_2_XACSR_COL_CA3_TX_FE_2_0X14_ZCODE_PDR,ANA_2_XACSR_COL_CA4_TX_FE_2_0X1A_ZCODE_PDR,ANA_2_XACSR_COL_CA5_TX_FE_2_0X20_ZCODE_PDR,ANA_0_XACSR_COL_CAHV_CA6_TX_FE_2_0X6_ZCODE_PDR,ANA_0_XACSR_COL_CAHV_CA7_TX_FE_2_0XC_ZCODE_PDR,ANA_0_XACSR_COL_CAHV_CA8_TX_FE_2_0X12_ZCODE_PDR,ANA_0_XACSR_COL_CAHV_CA9_TX_FE_2_0X18_ZCODE_PDR};

static const uint32_t M_ANA_ZCODE_PUW_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_0_0X1C_ZCODE_PUW;

static const uint32_t M_ANA_ZCODE_X_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_0_0X1C_ZCODE_X;

static const uint32_t M_ANA_SEL_PUNB_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_0_0X1C_SEL_PUNB;

static const uint32_t M_ANA_HIZ_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_0_0X1C_HIZ;

static const uint32_t M_ANA_ODTEN_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_0_0X1C_ODTEN;

static const uint32_t M_ANA_DRVEN_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_0_0X1C_DRVEN;

static const uint32_t M_ANA_ZCODE_PI_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_1_0X1D_ZCODE_PI;

static const uint32_t M_ANA_ZCODE_PDW_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_1_0X1D_ZCODE_PDW;

static const uint32_t M_ANA_RX_LPBK_SEL_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_1_0X1D_RX_LPBK_SEL;

static const uint32_t M_ANA_ZCODE_PDR_CS = ANA_0_XACSR_COL_CAHV_CS_TX_FE_2_0X1E_ZCODE_PDR;

static const uint32_t M_ANA_TX_PBD_CTRL_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_PBD_0_0X2_TX_PBD_CTRL_FSP0,ANA_1_XACSR_COL_CKE_BUF_PBD_0_0X2_TX_PBD_CTRL_FSP1};

static const uint32_t M_ANA_TX_PBD_BANK_EN_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_PBD_0_0X2_TX_PBD_BANK_EN_FSP0,ANA_1_XACSR_COL_CKE_BUF_PBD_0_0X2_TX_PBD_BANK_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_CAP_EN_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_PBD_0_0X2_TX_PBD_CAP_EN_FSP0,ANA_1_XACSR_COL_CKE_BUF_PBD_0_0X2_TX_PBD_CAP_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_DUTYB_CTRLP_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_PBD_1_0X3_TX_PBD_DUTYB_CTRLP_FSP0,ANA_1_XACSR_COL_CKE_BUF_PBD_1_0X3_TX_PBD_DUTYB_CTRLP_FSP1};

static const uint32_t M_ANA_TX_PBD_DUTY_CTRLN_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_PBD_1_0X3_TX_PBD_DUTY_CTRLN_FSP0,ANA_1_XACSR_COL_CKE_BUF_PBD_1_0X3_TX_PBD_DUTY_CTRLN_FSP1};

static const uint32_t M_ANA_TX_PBD_CTRL_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_1_XACSR_COL_CKT_BUF_PBD_0_0X8_TX_PBD_CTRL_FSP1};

static const uint32_t M_ANA_TX_PBD_BANK_EN_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_1_XACSR_COL_CKT_BUF_PBD_0_0X8_TX_PBD_BANK_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_CAP_EN_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_1_XACSR_COL_CKT_BUF_PBD_0_0X8_TX_PBD_CAP_EN_FSP1};

static const uint32_t M_ANA_DUTYB_P_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_1_XACSR_COL_CKT_BUF_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1};

static const uint32_t M_ANA_DUTY_N_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_1_XACSR_COL_CKT_BUF_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1};

static const uint32_t M_ANA_TX_PBD_CTRL_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_PBD_0_0XE_TX_PBD_CTRL_FSP0,ANA_1_XACSR_COL_CKC_BUF_PBD_0_0XE_TX_PBD_CTRL_FSP1};

static const uint32_t M_ANA_TX_PBD_BANK_EN_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_PBD_0_0XE_TX_PBD_BANK_EN_FSP0,ANA_1_XACSR_COL_CKC_BUF_PBD_0_0XE_TX_PBD_BANK_EN_FSP1};

static const uint32_t M_ANA_TX_PBD_CAP_EN_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_PBD_0_0XE_TX_PBD_CAP_EN_FSP0,ANA_1_XACSR_COL_CKC_BUF_PBD_0_0XE_TX_PBD_CAP_EN_FSP1};

static const uint32_t M_ANA_DUTYB_P_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_PBD_1_0XF_TX_PBD_DUTYB_CTRLP_FSP0,ANA_1_XACSR_COL_CKC_BUF_PBD_1_0XF_TX_PBD_DUTYB_CTRLP_FSP1};

static const uint32_t M_ANA_DUTY_N_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_PBD_1_0XF_TX_PBD_DUTY_CTRLN_FSP0,ANA_1_XACSR_COL_CKC_BUF_PBD_1_0XF_TX_PBD_DUTY_CTRLN_FSP1};

static const uint32_t M_ANA_SDL_CA_CTRL[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_0_0X10_SDL_CA_CTRL_FSP0,ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_0_0X10_SDL_CA_CTRL_FSP1};

static const uint32_t M_ANA_SDL_CA_BANK_EN[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_0_0X10_SDL_CA_BANK_EN_FSP0,ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_0_0X10_SDL_CA_BANK_EN_FSP1};

static const uint32_t M_ANA_SDL_CA_CAP_EN[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_0_0X10_SDL_CA_CAP_EN_FSP0,ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_1_0X11_SDL_CA_CAP_EN_FSP1};

static const uint32_t M_ANA_CA_CLK_EN = ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_0_0X10_CA_CLK_EN;

static const uint32_t M_ANA_LPBK_ENB_CA = ANA_1_XACSR_COL_CKHV_MDL_CA_SDL_1_0X11_LPBK_ENB;

static const uint32_t M_ANA_SDL_CK_CTRL[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_0_0X12_SDL_CK_CTRL_FSP0,ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_0_0X12_SDL_CK_CTRL_FSP1};

static const uint32_t M_ANA_SDL_CK_BANK_EN[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_0_0X12_SDL_CK_BANK_EN_FSP0,ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_0_0X12_SDL_CK_BANK_EN_FSP1};

static const uint32_t M_ANA_SDL_CK_CAP_EN[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_0_0X12_SDL_CK_CAP_EN_FSP0,ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_1_0X13_SDL_CK_CAP_EN_FSP1};

static const uint32_t M_ANA_CK_CLK_EN = ANA_1_XACSR_COL_CKHV_MDL_CK_SDL_0_0X12_CK_CLK_EN;

static const uint32_t M_ANA_SDL_HV_CTRL[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_0_0X14_SDL_HV_CTRL_FSP0,ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_0_0X14_SDL_HV_CTRL_FSP1};

static const uint32_t M_ANA_SDL_HV_BANK_EN[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_0_0X14_SDL_HV_BANK_EN_FSP0,ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_0_0X14_SDL_HV_BANK_EN_FSP1};

static const uint32_t M_ANA_SDL_HV_CAP_EN[2] = 
    {ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_0_0X14_SDL_HV_CAP_EN_FSP0,ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_1_0X15_SDL_HV_CAP_EN_FSP1};

static const uint32_t M_ANA_HV_CLK_EN = ANA_1_XACSR_COL_CKHV_MDL_HV_SDL_0_0X14_HV_CLK_EN;

static const uint32_t M_ANA_CROSS_SEL_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_XOVER_0_0X1_CROSS_SEL_FSP0,ANA_1_XACSR_COL_CKE_BUF_XOVER_0_0X1_CROSS_SEL_FSP1};

static const uint32_t M_ANA_FINE_CROSS_SEL_CKE[2] = 
    {ANA_1_XACSR_COL_CKE_BUF_XOVER_0_0X1_FINE_CROSS_SEL_FSP0,ANA_1_XACSR_COL_CKE_BUF_XOVER_0_0X1_FINE_CROSS_SEL_FSP1};

static const uint32_t M_ANA_CROSS_RESETN_CKE = ANA_1_XACSR_COL_CKE_BUF_XOVER_0_0X1_CROSS_RESETN;

static const uint32_t M_ANA_CROSS_SEL_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_1_XACSR_COL_CKT_BUF_XOVER_0_0X7_CROSS_SEL_FSP1};

static const uint32_t M_ANA_FINE_CROSS_SEL_CKT[2] = 
    {ANA_1_XACSR_COL_CKT_BUF_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_1_XACSR_COL_CKT_BUF_XOVER_0_0X7_FINE_CROSS_SEL_FSP1};

static const uint32_t M_ANA_CROSS_RESETN_CKT = ANA_1_XACSR_COL_CKT_BUF_XOVER_0_0X7_CROSS_RESETN;

static const uint32_t M_ANA_CROSS_SEL_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_XOVER_0_0XD_CROSS_SEL_FSP0,ANA_1_XACSR_COL_CKC_BUF_XOVER_0_0XD_CROSS_SEL_FSP1};

static const uint32_t M_ANA_FINE_CROSS_SEL_CKC[2] = 
    {ANA_1_XACSR_COL_CKC_BUF_XOVER_0_0XD_FINE_CROSS_SEL_FSP0,ANA_1_XACSR_COL_CKC_BUF_XOVER_0_0XD_FINE_CROSS_SEL_FSP1};

static const uint32_t M_ANA_CROSS_RESETN_CKC = ANA_1_XACSR_COL_CKC_BUF_XOVER_0_0XD_CROSS_RESETN;

static const uint32_t M_ANA_CFG2_CKE = ANA_1_XACSR_COL_CKE_BUF_TX_FE_0_0X0_CFG2;

static const uint32_t M_ANA_SEL_DATA_CKE = ANA_1_XACSR_COL_CKE_BUF_TX_FE_0_0X0_SEL_DATA;

static const uint32_t M_ANA_RX_LPBK_SEL_CKE = ANA_1_XACSR_COL_CKE_BUF_TX_FE_0_0X0_RX_LPBK_SEL;

static const uint32_t M_ANA_ZCODE_PUW_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_0_0X4_ZCODE_PUW;

static const uint32_t M_ANA_ZCODE_X_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_0_0X4_ZCODE_X;

static const uint32_t M_ANA_SEL_PUNB_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_0_0X4_SEL_PUNB;

static const uint32_t M_ANA_HIZ_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_0_0X4_HIZ;

static const uint32_t M_ANA_ODTEN_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_0_0X4_ODTEN;

static const uint32_t M_ANA_DRVEN_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_0_0X4_DRVEN;

static const uint32_t M_ANA_ZCODE_PI_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_1_0X5_ZCODE_PI;

static const uint32_t M_ANA_ZCODE_PDW_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_1_0X5_ZCODE_PDW;

static const uint32_t M_ANA_RX_LPBK_SEL_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_1_0X5_RX_LPBK_SEL;

static const uint32_t M_ANA_ZCODE_PDR_CKT = ANA_1_XACSR_COL_CKT_BUF_TX_FE_2_0X6_ZCODE_PDR;

static const uint32_t M_ANA_ZCODE_PUW_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_0_0XA_ZCODE_PUW;

static const uint32_t M_ANA_ZCODE_X_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_0_0XA_ZCODE_X;

static const uint32_t M_ANA_SEL_PUNB_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_0_0XA_SEL_PUNB;

static const uint32_t M_ANA_HIZ_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_0_0XA_HIZ;

static const uint32_t M_ANA_ODTEN_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_0_0XA_ODTEN;

static const uint32_t M_ANA_DRVEN_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_0_0XA_DRVEN;

static const uint32_t M_ANA_ZCODE_PI_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_1_0XB_ZCODE_PI;

static const uint32_t M_ANA_ZCODE_PDW_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_1_0XB_ZCODE_PDW;

static const uint32_t M_ANA_RX_LPBK_SEL_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_1_0XB_RX_LPBK_SEL;

static const uint32_t M_ANA_ZCODE_PDR_CKC = ANA_1_XACSR_COL_CKC_BUF_TX_FE_2_0XC_ZCODE_PDR;

static const uint32_t M_ANA_IN_RDAC = ANA_1_XACSR_COL_CKHV_RDAC_RDAC_VREF_0_0X16_IN;

static const uint32_t M_ANA_EN_RDAC = ANA_1_XACSR_COL_CKHV_RDAC_RDAC_VREF_0_0X16_EN;

static const uint32_t M_ANA_SHDL_CTRL_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_RXSDL_0_0X25_SHDL_CTRL_FSP0,ANA_2_XACSR_COL_DQS_OSC0_RXSDL_0_0X25_SHDL_CTRL_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_RXSDL_0_0X29_SHDL_CTRL_FSP0,ANA_2_XACSR_COL_DQS_OSC1_RXSDL_0_0X29_SHDL_CTRL_FSP1}};

static const uint32_t M_ANA_SHDL_BANK_EN_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_RXSDL_0_0X25_SHDL_BANK_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC0_RXSDL_0_0X25_SHDL_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_RXSDL_0_0X29_SHDL_BANK_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC1_RXSDL_0_0X29_SHDL_BANK_EN_FSP1}};

static const uint32_t M_ANA_SHDL_CAP_EN_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_RXSDL_0_0X25_SHDL_CAP_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC0_RXSDL_1_0X26_SHDL_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_RXSDL_0_0X29_SHDL_CAP_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC1_RXSDL_1_0X2A_SHDL_CAP_EN_FSP1}};

static const uint32_t M_ANA_PBD_CTRL_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_RXPBD_0_0X27_PBD_CTRL_FSP0,ANA_2_XACSR_COL_DQS_OSC0_RXPBD_0_0X27_PBD_CTRL_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_RXPBD_0_0X2B_PBD_CTRL_FSP0,ANA_2_XACSR_COL_DQS_OSC1_RXPBD_0_0X2B_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_PBD_BANK_EN_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_RXPBD_0_0X27_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC0_RXPBD_0_0X27_PBD_BANK_EN_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_RXPBD_0_0X2B_PBD_BANK_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC1_RXPBD_0_0X2B_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_PBD_CAP_EN_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_RXPBD_0_0X27_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC0_RXPBD_0_0X27_PBD_CAP_EN_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_RXPBD_0_0X2B_PBD_CAP_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC1_RXPBD_0_0X2B_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_OSC_EN_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_DQS_OSC_0_0X24_OSC_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC0_DQS_OSC_0_0X24_OSC_EN_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_DQS_OSC_0_0X28_OSC_EN_FSP0,ANA_2_XACSR_COL_DQS_OSC1_DQS_OSC_0_0X28_OSC_EN_FSP1}};

static const uint32_t M_ANA_DIV_SEL_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_DQS_OSC_0_0X24_DIV_SEL_FSP0,ANA_2_XACSR_COL_DQS_OSC0_DQS_OSC_0_0X24_DIV_SEL_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_DQS_OSC_0_0X28_DIV_SEL_FSP0,ANA_2_XACSR_COL_DQS_OSC1_DQS_OSC_0_0X28_DIV_SEL_FSP1}};

static const uint32_t M_ANA_DIV_RST_DQS[2][2] = 
    {{ANA_2_XACSR_COL_DQS_OSC0_DQS_OSC_0_0X24_DIV_RST_FSP0,ANA_2_XACSR_COL_DQS_OSC0_DQS_OSC_0_0X24_DIV_RST_FSP1},
    {ANA_2_XACSR_COL_DQS_OSC1_DQS_OSC_0_0X28_DIV_RST_FSP0,ANA_2_XACSR_COL_DQS_OSC1_DQS_OSC_0_0X28_DIV_RST_FSP1}};

static const uint32_t M_ANA_TX_PBD_CTRL_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ0_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ1_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ1_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ2_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ2_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ3_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ3_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ4_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ4_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ5_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ5_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ6_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ6_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ7_PBD_0_0X28_TX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ7_PBD_0_0X28_TX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ8_PBD_0_0X32_TX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ8_PBD_0_0X32_TX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ9_PBD_0_0X3C_TX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ9_PBD_0_0X3C_TX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ10_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ10_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ11_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ11_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ12_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ12_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ13_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ13_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ14_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ14_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ15_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ15_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ16_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ16_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ17_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ17_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ18_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ18_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ19_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ19_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ20_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ20_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ21_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ21_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ22_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ22_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ23_PBD_0_0X28_TX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ23_PBD_0_0X28_TX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ24_PBD_0_0X32_TX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ24_PBD_0_0X32_TX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ25_PBD_0_0X3C_TX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ25_PBD_0_0X3C_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ26_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ26_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ27_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ27_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ28_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ28_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ29_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ29_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ30_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ30_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ31_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ31_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ32_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ32_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ33_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ33_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ34_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ34_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ35_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ35_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ36_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ36_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ37_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ37_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ38_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ38_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ39_PBD_0_0X28_TX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ39_PBD_0_0X28_TX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ40_PBD_0_0X32_TX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ40_PBD_0_0X32_TX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ41_PBD_0_0X3C_TX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ41_PBD_0_0X3C_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ42_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ42_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ43_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ43_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ44_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ44_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ45_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ45_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ46_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ46_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ47_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ47_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ48_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ48_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ49_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ49_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ50_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ50_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ51_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ51_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ52_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ52_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ53_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ53_PBD_0_0X3A_TX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ54_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ54_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ55_PBD_0_0X28_TX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ55_PBD_0_0X28_TX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ56_PBD_0_0X32_TX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ56_PBD_0_0X32_TX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ57_PBD_0_0X3C_TX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ57_PBD_0_0X3C_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ58_PBD_0_0X8_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ58_PBD_0_0X8_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ59_PBD_0_0X12_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ59_PBD_0_0X12_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ60_PBD_0_0X1C_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ60_PBD_0_0X1C_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ61_PBD_0_0X26_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ61_PBD_0_0X26_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ62_PBD_0_0X30_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ62_PBD_0_0X30_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ63_PBD_0_0X3A_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ63_PBD_0_0X3A_TX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_TX_PBD_BANK_EN_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ0_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ1_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ1_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ2_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ2_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ3_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ3_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ4_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ4_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ5_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ5_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ6_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ6_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ7_PBD_0_0X28_TX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ7_PBD_0_0X28_TX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ8_PBD_0_0X32_TX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ8_PBD_0_0X32_TX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ9_PBD_0_0X3C_TX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ9_PBD_0_0X3C_TX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ10_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ10_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ11_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ11_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ12_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ12_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ13_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ13_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ14_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ14_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ15_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ15_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ16_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ16_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ17_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ17_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ18_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ18_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ19_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ19_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ20_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ20_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ21_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ21_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ22_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ22_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ23_PBD_0_0X28_TX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ23_PBD_0_0X28_TX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ24_PBD_0_0X32_TX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ24_PBD_0_0X32_TX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ25_PBD_0_0X3C_TX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ25_PBD_0_0X3C_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ26_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ26_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ27_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ27_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ28_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ28_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ29_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ29_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ30_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ30_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ31_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ31_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ32_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ32_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ33_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ33_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ34_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ34_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ35_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ35_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ36_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ36_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ37_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ37_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ38_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ38_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ39_PBD_0_0X28_TX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ39_PBD_0_0X28_TX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ40_PBD_0_0X32_TX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ40_PBD_0_0X32_TX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ41_PBD_0_0X3C_TX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ41_PBD_0_0X3C_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ42_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ42_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ43_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ43_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ44_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ44_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ45_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ45_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ46_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ46_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ47_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ47_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ48_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ48_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ49_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ49_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ50_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ50_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ51_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ51_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ52_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ52_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ53_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ53_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ54_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ54_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ55_PBD_0_0X28_TX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ55_PBD_0_0X28_TX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ56_PBD_0_0X32_TX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ56_PBD_0_0X32_TX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ57_PBD_0_0X3C_TX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ57_PBD_0_0X3C_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ58_PBD_0_0X8_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ58_PBD_0_0X8_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ59_PBD_0_0X12_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ59_PBD_0_0X12_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ60_PBD_0_0X1C_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ60_PBD_0_0X1C_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ61_PBD_0_0X26_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ61_PBD_0_0X26_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ62_PBD_0_0X30_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ62_PBD_0_0X30_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ63_PBD_0_0X3A_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ63_PBD_0_0X3A_TX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_TX_PBD_CAP_EN_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ0_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ1_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ1_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ2_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ2_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ3_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ3_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ4_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ4_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ5_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ5_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ6_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ6_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ7_PBD_0_0X28_TX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ7_PBD_0_0X28_TX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ8_PBD_0_0X32_TX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ8_PBD_0_0X32_TX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ9_PBD_0_0X3C_TX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ9_PBD_0_0X3C_TX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ10_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ10_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ11_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ11_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ12_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ12_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ13_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ13_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ14_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ14_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ15_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ15_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ16_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ16_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ17_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ17_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ18_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ18_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ19_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ19_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ20_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ20_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ21_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ21_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ22_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ22_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ23_PBD_0_0X28_TX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ23_PBD_0_0X28_TX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ24_PBD_0_0X32_TX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ24_PBD_0_0X32_TX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ25_PBD_0_0X3C_TX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ25_PBD_0_0X3C_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ26_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ26_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ27_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ27_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ28_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ28_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ29_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ29_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ30_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ30_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ31_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ31_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ32_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ32_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ33_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ33_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ34_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ34_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ35_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ35_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ36_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ36_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ37_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ37_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ38_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ38_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ39_PBD_0_0X28_TX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ39_PBD_0_0X28_TX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ40_PBD_0_0X32_TX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ40_PBD_0_0X32_TX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ41_PBD_0_0X3C_TX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ41_PBD_0_0X3C_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ42_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ42_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ43_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ43_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ44_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ44_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ45_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ45_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ46_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ46_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ47_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ47_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ48_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ48_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ49_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ49_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ50_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ50_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ51_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ51_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ52_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ52_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ53_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ53_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ54_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ54_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ55_PBD_0_0X28_TX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ55_PBD_0_0X28_TX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ56_PBD_0_0X32_TX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ56_PBD_0_0X32_TX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ57_PBD_0_0X3C_TX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ57_PBD_0_0X3C_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ58_PBD_0_0X8_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ58_PBD_0_0X8_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ59_PBD_0_0X12_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ59_PBD_0_0X12_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ60_PBD_0_0X1C_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ60_PBD_0_0X1C_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ61_PBD_0_0X26_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ61_PBD_0_0X26_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ62_PBD_0_0X30_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ62_PBD_0_0X30_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ63_PBD_0_0X3A_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ63_PBD_0_0X3A_TX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DUTYB_P_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ0_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_5_XACSR_COL_DQ1_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ1_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_5_XACSR_COL_DQ2_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ2_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_5_XACSR_COL_DQ3_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ3_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_5_XACSR_COL_DQ4_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ4_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_5_XACSR_COL_DQ5_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ5_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_5_XACSR_COL_DQ6_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_5_XACSR_COL_DQ6_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_4_XACSR_COL_DQ7_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_DQ7_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_4_XACSR_COL_DQ8_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_DQ8_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_4_XACSR_COL_DQ9_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_DQ9_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_3_XACSR_COL_DQ10_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DQ10_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_3_XACSR_COL_DQ11_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DQ11_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_3_XACSR_COL_DQ12_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DQ12_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_3_XACSR_COL_DQ13_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DQ13_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_3_XACSR_COL_DQ14_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DQ14_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_3_XACSR_COL_DQ15_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DQ15_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ16_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ16_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ17_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ17_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ18_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ18_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ19_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ19_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ20_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ20_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ21_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ21_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_8_XACSR_COL_DQ22_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_8_XACSR_COL_DQ22_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_DQ23_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_DQ23_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_DQ24_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_DQ24_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_DQ25_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_DQ25_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DQ26_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DQ26_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DQ27_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DQ27_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DQ28_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DQ28_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DQ29_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DQ29_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DQ30_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DQ30_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DQ31_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DQ31_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ32_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ32_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ33_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ33_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ34_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ34_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ35_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ35_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ36_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ36_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ37_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ37_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_11_XACSR_COL_DQ38_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_11_XACSR_COL_DQ38_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_DQ39_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_DQ39_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_DQ40_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_DQ40_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_DQ41_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_DQ41_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DQ42_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DQ42_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DQ43_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DQ43_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DQ44_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DQ44_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DQ45_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DQ45_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DQ46_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DQ46_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DQ47_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DQ47_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ48_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ48_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ49_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ49_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ50_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ50_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ51_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ51_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ52_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ52_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ53_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ53_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_14_XACSR_COL_DQ54_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_14_XACSR_COL_DQ54_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_DQ55_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_DQ55_PBD_1_0X29_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_DQ56_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_DQ56_PBD_1_0X33_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_DQ57_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_DQ57_PBD_1_0X3D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DQ58_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DQ58_PBD_1_0X9_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DQ59_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DQ59_PBD_1_0X13_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DQ60_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DQ60_PBD_1_0X1D_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DQ61_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DQ61_PBD_1_0X27_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DQ62_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DQ62_PBD_1_0X31_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DQ63_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DQ63_PBD_1_0X3B_TX_PBD_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_DUTY_N_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ0_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_5_XACSR_COL_DQ1_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ1_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_5_XACSR_COL_DQ2_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ2_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_5_XACSR_COL_DQ3_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ3_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_5_XACSR_COL_DQ4_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ4_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_5_XACSR_COL_DQ5_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ5_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_5_XACSR_COL_DQ6_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_5_XACSR_COL_DQ6_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_4_XACSR_COL_DQ7_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_DQ7_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_4_XACSR_COL_DQ8_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_DQ8_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_4_XACSR_COL_DQ9_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_DQ9_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_3_XACSR_COL_DQ10_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DQ10_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_3_XACSR_COL_DQ11_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DQ11_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_3_XACSR_COL_DQ12_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DQ12_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_3_XACSR_COL_DQ13_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DQ13_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_3_XACSR_COL_DQ14_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DQ14_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_3_XACSR_COL_DQ15_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DQ15_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ16_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ16_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ17_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ17_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ18_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ18_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ19_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ19_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ20_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ20_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ21_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ21_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_8_XACSR_COL_DQ22_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_8_XACSR_COL_DQ22_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_DQ23_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_DQ23_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_DQ24_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_DQ24_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_DQ25_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_DQ25_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DQ26_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DQ26_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DQ27_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DQ27_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DQ28_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DQ28_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DQ29_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DQ29_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DQ30_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DQ30_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DQ31_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DQ31_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ32_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ32_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ33_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ33_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ34_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ34_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ35_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ35_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ36_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ36_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ37_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ37_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_11_XACSR_COL_DQ38_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_11_XACSR_COL_DQ38_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_DQ39_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_DQ39_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_DQ40_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_DQ40_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_DQ41_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_DQ41_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DQ42_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DQ42_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DQ43_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DQ43_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DQ44_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DQ44_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DQ45_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DQ45_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DQ46_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DQ46_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DQ47_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DQ47_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ48_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ48_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ49_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ49_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ50_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ50_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ51_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ51_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ52_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ52_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ53_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ53_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_14_XACSR_COL_DQ54_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_14_XACSR_COL_DQ54_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_DQ55_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_DQ55_PBD_1_0X29_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_DQ56_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_DQ56_PBD_1_0X33_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_DQ57_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_DQ57_PBD_1_0X3D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DQ58_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DQ58_PBD_1_0X9_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DQ59_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DQ59_PBD_1_0X13_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DQ60_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DQ60_PBD_1_0X1D_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DQ61_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DQ61_PBD_1_0X27_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DQ62_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DQ62_PBD_1_0X31_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DQ63_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DQ63_PBD_1_0X3B_TX_PBD_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_TX_PBD_CTRL_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DMI0_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DMI1_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DMI1_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DMI2_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DMI2_PBD_0_0X44_TX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DMI3_PBD_0_0X44_TX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DMI3_PBD_0_0X44_TX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_TX_PBD_BANK_EN_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DMI0_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DMI1_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DMI1_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DMI2_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DMI2_PBD_0_0X44_TX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DMI3_PBD_0_0X44_TX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DMI3_PBD_0_0X44_TX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_TX_PBD_CAP_EN_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DMI0_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DMI1_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DMI1_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DMI2_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DMI2_PBD_0_0X44_TX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DMI3_PBD_0_0X44_TX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DMI3_PBD_0_0X44_TX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DUTYB_P_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_3_XACSR_COL_DMI0_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_6_XACSR_COL_DMI1_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_6_XACSR_COL_DMI1_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_9_XACSR_COL_DMI2_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_9_XACSR_COL_DMI2_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_12_XACSR_COL_DMI3_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP0,ANA_12_XACSR_COL_DMI3_PBD_1_0X45_TX_PBD_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_DUTY_N_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_3_XACSR_COL_DMI0_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_6_XACSR_COL_DMI1_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_6_XACSR_COL_DMI1_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_9_XACSR_COL_DMI2_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_9_XACSR_COL_DMI2_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_12_XACSR_COL_DMI3_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP0,ANA_12_XACSR_COL_DMI3_PBD_1_0X45_TX_PBD_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_DQ_FALL_RX_PBD_CTRL_F[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ0_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ1_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ1_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ2_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ2_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ3_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ3_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ4_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ4_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ5_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ5_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ6_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ6_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ7_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ7_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ8_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ8_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ9_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ9_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ10_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ10_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ11_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ11_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ12_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ12_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ13_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ13_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ14_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ14_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ15_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ15_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ16_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ16_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ17_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ17_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ18_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ18_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ19_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ19_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ20_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ20_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ21_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ21_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ22_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ22_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ23_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ23_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ24_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ24_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ25_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ25_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ26_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ26_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ27_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ27_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ28_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ28_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ29_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ29_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ30_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ30_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ31_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ31_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ32_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ32_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ33_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ33_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ34_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ34_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ35_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ35_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ36_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ36_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ37_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ37_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ38_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ38_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ39_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ39_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ40_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ40_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ41_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ41_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ42_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ42_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ43_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ43_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ44_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ44_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ45_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ45_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ46_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ46_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ47_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ47_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ48_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ48_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ49_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ49_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ50_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ50_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ51_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ51_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ52_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ52_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ53_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ53_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ54_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ54_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ55_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ55_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ56_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ56_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ57_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ57_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ58_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ58_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ59_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ59_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ60_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ60_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ61_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ61_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ62_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ62_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ63_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ63_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_DQ_FALL_RX_PBD_BANK_EN_F[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ0_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ1_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ1_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ2_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ2_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ3_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ3_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ4_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ4_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ5_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ5_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ6_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ6_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ7_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ7_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ8_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ8_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ9_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ9_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ10_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ10_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ11_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ11_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ12_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ12_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ13_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ13_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ14_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ14_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ15_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ15_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ16_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ16_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ17_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ17_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ18_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ18_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ19_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ19_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ20_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ20_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ21_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ21_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ22_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ22_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ23_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ23_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ24_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ24_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ25_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ25_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ26_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ26_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ27_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ27_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ28_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ28_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ29_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ29_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ30_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ30_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ31_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ31_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ32_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ32_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ33_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ33_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ34_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ34_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ35_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ35_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ36_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ36_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ37_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ37_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ38_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ38_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ39_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ39_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ40_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ40_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ41_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ41_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ42_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ42_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ43_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ43_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ44_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ44_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ45_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ45_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ46_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ46_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ47_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ47_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ48_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ48_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ49_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ49_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ50_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ50_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ51_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ51_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ52_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ52_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ53_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ53_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ54_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ54_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ55_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ55_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ56_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ56_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ57_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ57_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ58_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ58_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ59_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ59_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ60_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ60_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ61_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ61_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ62_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ62_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ63_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ63_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_DQ_FALL_RX_PBD_CAP_EN_F[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ0_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ1_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ1_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ2_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ2_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ3_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ3_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ4_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ4_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ5_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ5_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ6_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ6_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ7_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ7_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ8_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ8_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ9_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ9_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ10_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ10_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ11_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ11_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ12_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ12_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ13_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ13_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ14_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ14_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ15_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ15_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ16_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ16_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ17_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ17_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ18_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ18_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ19_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ19_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ20_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ20_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ21_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ21_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ22_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ22_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ23_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ23_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ24_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ24_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ25_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ25_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ26_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ26_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ27_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ27_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ28_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ28_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ29_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ29_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ30_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ30_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ31_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ31_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ32_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ32_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ33_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ33_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ34_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ34_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ35_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ35_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ36_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ36_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ37_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ37_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ38_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ38_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ39_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ39_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ40_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ40_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ41_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ41_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ42_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ42_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ43_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ43_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ44_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ44_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ45_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ45_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ46_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ46_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ47_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ47_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ48_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ48_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ49_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ49_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ50_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ50_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ51_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ51_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ52_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ52_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ53_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ53_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ54_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ54_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ55_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ55_FALL_RX_PBD_0_0X21_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ56_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ56_FALL_RX_PBD_0_0X2B_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ57_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ57_FALL_RX_PBD_0_0X35_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ58_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ58_FALL_RX_PBD_0_0X1_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ59_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ59_FALL_RX_PBD_0_0XB_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ60_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ60_FALL_RX_PBD_0_0X15_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ61_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ61_FALL_RX_PBD_0_0X1F_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ62_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ62_FALL_RX_PBD_0_0X29_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ63_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ63_FALL_RX_PBD_0_0X33_DQ_FALL_RX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DQ_RISE_RX_PBD_CTRL_R[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ0_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ1_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ1_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ2_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ2_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ3_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ3_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ4_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ4_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ5_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ5_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_5_XACSR_COL_DQ6_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_5_XACSR_COL_DQ6_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ7_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ7_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ8_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ8_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_4_XACSR_COL_DQ9_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQ9_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ10_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ10_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ11_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ11_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ12_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ12_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ13_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ13_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ14_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ14_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_3_XACSR_COL_DQ15_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DQ15_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ16_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ16_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ17_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ17_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ18_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ18_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ19_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ19_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ20_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ20_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ21_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ21_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_8_XACSR_COL_DQ22_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_8_XACSR_COL_DQ22_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ23_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ23_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ24_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ24_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQ25_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQ25_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ26_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ26_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ27_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ27_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ28_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ28_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ29_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ29_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ30_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ30_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DQ31_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DQ31_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ32_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ32_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ33_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ33_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ34_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ34_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ35_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ35_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ36_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ36_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ37_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ37_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_11_XACSR_COL_DQ38_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_11_XACSR_COL_DQ38_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ39_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ39_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ40_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ40_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQ41_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQ41_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ42_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ42_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ43_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ43_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ44_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ44_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ45_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ45_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ46_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ46_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DQ47_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DQ47_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ48_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ48_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ49_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ49_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ50_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ50_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ51_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ51_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ52_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ52_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ53_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ53_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_14_XACSR_COL_DQ54_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_14_XACSR_COL_DQ54_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ55_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ55_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ56_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ56_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQ57_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQ57_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ58_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ58_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ59_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ59_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ60_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ60_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ61_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ61_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ62_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ62_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DQ63_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DQ63_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_DQ_RISE_RX_PBD_BANK_EN_R[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ0_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ1_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ1_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ2_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ2_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ3_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ3_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ4_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ4_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ5_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ5_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_5_XACSR_COL_DQ6_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_5_XACSR_COL_DQ6_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ7_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ7_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ8_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ8_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_4_XACSR_COL_DQ9_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQ9_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ10_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ10_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ11_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ11_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ12_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ12_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ13_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ13_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ14_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ14_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_3_XACSR_COL_DQ15_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DQ15_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ16_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ16_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ17_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ17_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ18_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ18_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ19_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ19_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ20_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ20_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ21_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ21_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_8_XACSR_COL_DQ22_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_8_XACSR_COL_DQ22_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ23_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ23_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ24_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ24_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQ25_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQ25_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ26_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ26_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ27_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ27_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ28_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ28_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ29_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ29_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ30_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ30_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DQ31_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DQ31_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ32_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ32_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ33_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ33_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ34_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ34_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ35_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ35_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ36_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ36_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ37_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ37_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_11_XACSR_COL_DQ38_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_11_XACSR_COL_DQ38_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ39_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ39_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ40_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ40_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQ41_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQ41_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ42_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ42_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ43_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ43_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ44_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ44_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ45_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ45_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ46_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ46_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DQ47_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DQ47_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ48_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ48_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ49_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ49_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ50_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ50_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ51_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ51_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ52_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ52_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ53_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ53_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_14_XACSR_COL_DQ54_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_14_XACSR_COL_DQ54_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ55_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ55_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ56_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ56_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQ57_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQ57_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ58_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ58_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ59_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ59_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ60_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ60_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ61_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ61_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ62_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ62_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DQ63_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DQ63_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_DQ_RISE_RX_PBD_CAP_EN_R[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ0_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ1_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ1_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ2_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ2_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ3_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ3_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ4_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ4_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ5_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ5_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_5_XACSR_COL_DQ6_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_5_XACSR_COL_DQ6_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ7_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ7_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ8_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ8_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_4_XACSR_COL_DQ9_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQ9_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ10_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ10_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ11_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ11_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ12_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ12_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ13_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ13_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ14_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ14_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_3_XACSR_COL_DQ15_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DQ15_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ16_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ16_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ17_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ17_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ18_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ18_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ19_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ19_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ20_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ20_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ21_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ21_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_8_XACSR_COL_DQ22_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_8_XACSR_COL_DQ22_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ23_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ23_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ24_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ24_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQ25_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQ25_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ26_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ26_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ27_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ27_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ28_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ28_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ29_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ29_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ30_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ30_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DQ31_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DQ31_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ32_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ32_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ33_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ33_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ34_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ34_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ35_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ35_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ36_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ36_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ37_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ37_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_11_XACSR_COL_DQ38_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_11_XACSR_COL_DQ38_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ39_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ39_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ40_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ40_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQ41_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQ41_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ42_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ42_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ43_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ43_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ44_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ44_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ45_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ45_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ46_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ46_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DQ47_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DQ47_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ48_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ48_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ49_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ49_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ50_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ50_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ51_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ51_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ52_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ52_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ53_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ53_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_14_XACSR_COL_DQ54_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_14_XACSR_COL_DQ54_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ55_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ55_RISE_RX_PBD_0_0X23_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ56_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ56_RISE_RX_PBD_0_0X2D_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQ57_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQ57_RISE_RX_PBD_0_0X37_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ58_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ58_RISE_RX_PBD_0_0X3_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ59_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ59_RISE_RX_PBD_0_0XD_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ60_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ60_RISE_RX_PBD_0_0X17_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ61_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ61_RISE_RX_PBD_0_0X21_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ62_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ62_RISE_RX_PBD_0_0X2B_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DQ63_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DQ63_RISE_RX_PBD_0_0X35_DQ_RISE_RX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DQ_FALL_RX_PBD_CTRL_DMI_F[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DMI0_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DMI1_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DMI1_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DMI2_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DMI2_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DMI3_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DMI3_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_DQ_FALL_RX_PBD_BANK_EN_DMI_F[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DMI0_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DMI1_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DMI1_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DMI2_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DMI2_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DMI3_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DMI3_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_DQ_FALL_RX_PBD_CAP_EN_DMI_F[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DMI0_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DMI1_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DMI1_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DMI2_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DMI2_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DMI3_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DMI3_FALL_RX_PBD_0_0X3D_DQ_FALL_RX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DQ_RISE_RX_PBD_CTRL_DMI_R[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_3_XACSR_COL_DMI0_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_6_XACSR_COL_DMI1_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_6_XACSR_COL_DMI1_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_9_XACSR_COL_DMI2_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_9_XACSR_COL_DMI2_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1},
    {ANA_12_XACSR_COL_DMI3_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP0,ANA_12_XACSR_COL_DMI3_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_DQ_RISE_RX_PBD_BANK_EN_DMI_R[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_3_XACSR_COL_DMI0_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_6_XACSR_COL_DMI1_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_6_XACSR_COL_DMI1_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_9_XACSR_COL_DMI2_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_9_XACSR_COL_DMI2_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1},
    {ANA_12_XACSR_COL_DMI3_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP0,ANA_12_XACSR_COL_DMI3_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_DQ_RISE_RX_PBD_CAP_EN_DMI_R[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_3_XACSR_COL_DMI0_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_6_XACSR_COL_DMI1_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_6_XACSR_COL_DMI1_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_9_XACSR_COL_DMI2_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_9_XACSR_COL_DMI2_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1},
    {ANA_12_XACSR_COL_DMI3_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP0,ANA_12_XACSR_COL_DMI3_RISE_RX_PBD_0_0X3F_DQ_RISE_RX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_CROSS_SEL_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ0_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ1_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ1_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ2_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ2_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ3_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ3_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ4_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ4_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ5_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ5_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ6_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ6_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_4_XACSR_COL_DQ7_XOVER_0_0X27_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQ7_XOVER_0_0X27_CROSS_SEL_FSP1},
    {ANA_4_XACSR_COL_DQ8_XOVER_0_0X31_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQ8_XOVER_0_0X31_CROSS_SEL_FSP1},
    {ANA_4_XACSR_COL_DQ9_XOVER_0_0X3B_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQ9_XOVER_0_0X3B_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ10_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ10_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ11_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ11_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ12_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ12_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ13_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ13_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ14_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ14_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ15_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ15_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ16_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ16_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ17_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ17_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ18_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ18_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ19_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ19_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ20_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ20_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ21_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ21_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ22_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ22_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQ23_XOVER_0_0X27_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQ23_XOVER_0_0X27_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQ24_XOVER_0_0X31_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQ24_XOVER_0_0X31_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQ25_XOVER_0_0X3B_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQ25_XOVER_0_0X3B_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ26_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ26_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ27_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ27_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ28_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ28_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ29_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ29_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ30_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ30_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ31_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ31_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ32_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ32_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ33_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ33_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ34_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ34_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ35_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ35_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ36_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ36_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ37_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ37_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ38_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ38_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQ39_XOVER_0_0X27_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQ39_XOVER_0_0X27_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQ40_XOVER_0_0X31_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQ40_XOVER_0_0X31_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQ41_XOVER_0_0X3B_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQ41_XOVER_0_0X3B_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ42_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ42_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ43_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ43_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ44_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ44_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ45_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ45_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ46_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ46_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ47_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ47_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ48_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ48_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ49_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ49_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ50_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ50_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ51_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ51_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ52_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ52_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ53_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ53_XOVER_0_0X39_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ54_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ54_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQ55_XOVER_0_0X27_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQ55_XOVER_0_0X27_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQ56_XOVER_0_0X31_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQ56_XOVER_0_0X31_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQ57_XOVER_0_0X3B_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQ57_XOVER_0_0X3B_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ58_XOVER_0_0X7_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ58_XOVER_0_0X7_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ59_XOVER_0_0X11_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ59_XOVER_0_0X11_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ60_XOVER_0_0X1B_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ60_XOVER_0_0X1B_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ61_XOVER_0_0X25_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ61_XOVER_0_0X25_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ62_XOVER_0_0X2F_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ62_XOVER_0_0X2F_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ63_XOVER_0_0X39_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ63_XOVER_0_0X39_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_FINE_CROSS_SEL_DQ[64][2] = 
    {{ANA_5_XACSR_COL_DQ0_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ0_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ1_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ1_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ2_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ2_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ3_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ3_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ4_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ4_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ5_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ5_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_5_XACSR_COL_DQ6_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_5_XACSR_COL_DQ6_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_4_XACSR_COL_DQ7_XOVER_0_0X27_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQ7_XOVER_0_0X27_FINE_CROSS_SEL_FSP1},
    {ANA_4_XACSR_COL_DQ8_XOVER_0_0X31_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQ8_XOVER_0_0X31_FINE_CROSS_SEL_FSP1},
    {ANA_4_XACSR_COL_DQ9_XOVER_0_0X3B_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQ9_XOVER_0_0X3B_FINE_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ10_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ10_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ11_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ11_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ12_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ12_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ13_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ13_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ14_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ14_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_3_XACSR_COL_DQ15_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DQ15_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ16_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ16_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ17_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ17_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ18_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ18_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ19_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ19_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ20_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ20_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ21_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ21_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_8_XACSR_COL_DQ22_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_8_XACSR_COL_DQ22_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQ23_XOVER_0_0X27_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQ23_XOVER_0_0X27_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQ24_XOVER_0_0X31_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQ24_XOVER_0_0X31_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQ25_XOVER_0_0X3B_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQ25_XOVER_0_0X3B_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ26_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ26_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ27_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ27_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ28_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ28_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ29_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ29_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ30_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ30_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DQ31_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DQ31_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ32_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ32_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ33_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ33_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ34_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ34_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ35_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ35_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ36_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ36_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ37_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ37_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_11_XACSR_COL_DQ38_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_11_XACSR_COL_DQ38_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQ39_XOVER_0_0X27_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQ39_XOVER_0_0X27_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQ40_XOVER_0_0X31_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQ40_XOVER_0_0X31_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQ41_XOVER_0_0X3B_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQ41_XOVER_0_0X3B_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ42_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ42_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ43_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ43_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ44_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ44_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ45_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ45_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ46_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ46_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DQ47_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DQ47_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ48_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ48_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ49_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ49_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ50_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ50_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ51_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ51_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ52_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ52_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ53_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ53_XOVER_0_0X39_FINE_CROSS_SEL_FSP1},
    {ANA_14_XACSR_COL_DQ54_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_14_XACSR_COL_DQ54_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQ55_XOVER_0_0X27_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQ55_XOVER_0_0X27_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQ56_XOVER_0_0X31_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQ56_XOVER_0_0X31_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQ57_XOVER_0_0X3B_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQ57_XOVER_0_0X3B_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ58_XOVER_0_0X7_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ58_XOVER_0_0X7_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ59_XOVER_0_0X11_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ59_XOVER_0_0X11_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ60_XOVER_0_0X1B_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ60_XOVER_0_0X1B_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ61_XOVER_0_0X25_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ61_XOVER_0_0X25_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ62_XOVER_0_0X2F_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ62_XOVER_0_0X2F_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DQ63_XOVER_0_0X39_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DQ63_XOVER_0_0X39_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_CROSS_RESETN_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_XOVER_0_0X7_CROSS_RESETN,ANA_5_XACSR_COL_DQ1_XOVER_0_0X11_CROSS_RESETN,ANA_5_XACSR_COL_DQ2_XOVER_0_0X1B_CROSS_RESETN,ANA_5_XACSR_COL_DQ3_XOVER_0_0X25_CROSS_RESETN,ANA_5_XACSR_COL_DQ4_XOVER_0_0X2F_CROSS_RESETN,ANA_5_XACSR_COL_DQ5_XOVER_0_0X39_CROSS_RESETN,ANA_5_XACSR_COL_DQ6_XOVER_0_0X43_CROSS_RESETN,ANA_4_XACSR_COL_DQ7_XOVER_0_0X27_CROSS_RESETN,ANA_4_XACSR_COL_DQ8_XOVER_0_0X31_CROSS_RESETN,ANA_4_XACSR_COL_DQ9_XOVER_0_0X3B_CROSS_RESETN,ANA_3_XACSR_COL_DQ10_XOVER_0_0X7_CROSS_RESETN,ANA_3_XACSR_COL_DQ11_XOVER_0_0X11_CROSS_RESETN,ANA_3_XACSR_COL_DQ12_XOVER_0_0X1B_CROSS_RESETN,ANA_3_XACSR_COL_DQ13_XOVER_0_0X25_CROSS_RESETN,ANA_3_XACSR_COL_DQ14_XOVER_0_0X2F_CROSS_RESETN,ANA_3_XACSR_COL_DQ15_XOVER_0_0X39_CROSS_RESETN,ANA_8_XACSR_COL_DQ16_XOVER_0_0X7_CROSS_RESETN,ANA_8_XACSR_COL_DQ17_XOVER_0_0X11_CROSS_RESETN,ANA_8_XACSR_COL_DQ18_XOVER_0_0X1B_CROSS_RESETN,ANA_8_XACSR_COL_DQ19_XOVER_0_0X25_CROSS_RESETN,ANA_8_XACSR_COL_DQ20_XOVER_0_0X2F_CROSS_RESETN,ANA_8_XACSR_COL_DQ21_XOVER_0_0X39_CROSS_RESETN,ANA_8_XACSR_COL_DQ22_XOVER_0_0X43_CROSS_RESETN,ANA_7_XACSR_COL_DQ23_XOVER_0_0X27_CROSS_RESETN,ANA_7_XACSR_COL_DQ24_XOVER_0_0X31_CROSS_RESETN,ANA_7_XACSR_COL_DQ25_XOVER_0_0X3B_CROSS_RESETN,ANA_6_XACSR_COL_DQ26_XOVER_0_0X7_CROSS_RESETN,ANA_6_XACSR_COL_DQ27_XOVER_0_0X11_CROSS_RESETN,ANA_6_XACSR_COL_DQ28_XOVER_0_0X1B_CROSS_RESETN,ANA_6_XACSR_COL_DQ29_XOVER_0_0X25_CROSS_RESETN,ANA_6_XACSR_COL_DQ30_XOVER_0_0X2F_CROSS_RESETN,ANA_6_XACSR_COL_DQ31_XOVER_0_0X39_CROSS_RESETN,ANA_11_XACSR_COL_DQ32_XOVER_0_0X7_CROSS_RESETN,ANA_11_XACSR_COL_DQ33_XOVER_0_0X11_CROSS_RESETN,ANA_11_XACSR_COL_DQ34_XOVER_0_0X1B_CROSS_RESETN,ANA_11_XACSR_COL_DQ35_XOVER_0_0X25_CROSS_RESETN,ANA_11_XACSR_COL_DQ36_XOVER_0_0X2F_CROSS_RESETN,ANA_11_XACSR_COL_DQ37_XOVER_0_0X39_CROSS_RESETN,ANA_11_XACSR_COL_DQ38_XOVER_0_0X43_CROSS_RESETN,ANA_10_XACSR_COL_DQ39_XOVER_0_0X27_CROSS_RESETN,ANA_10_XACSR_COL_DQ40_XOVER_0_0X31_CROSS_RESETN,ANA_10_XACSR_COL_DQ41_XOVER_0_0X3B_CROSS_RESETN,ANA_9_XACSR_COL_DQ42_XOVER_0_0X7_CROSS_RESETN,ANA_9_XACSR_COL_DQ43_XOVER_0_0X11_CROSS_RESETN,ANA_9_XACSR_COL_DQ44_XOVER_0_0X1B_CROSS_RESETN,ANA_9_XACSR_COL_DQ45_XOVER_0_0X25_CROSS_RESETN,ANA_9_XACSR_COL_DQ46_XOVER_0_0X2F_CROSS_RESETN,ANA_9_XACSR_COL_DQ47_XOVER_0_0X39_CROSS_RESETN,ANA_14_XACSR_COL_DQ48_XOVER_0_0X7_CROSS_RESETN,ANA_14_XACSR_COL_DQ49_XOVER_0_0X11_CROSS_RESETN,ANA_14_XACSR_COL_DQ50_XOVER_0_0X1B_CROSS_RESETN,ANA_14_XACSR_COL_DQ51_XOVER_0_0X25_CROSS_RESETN,ANA_14_XACSR_COL_DQ52_XOVER_0_0X2F_CROSS_RESETN,ANA_14_XACSR_COL_DQ53_XOVER_0_0X39_CROSS_RESETN,ANA_14_XACSR_COL_DQ54_XOVER_0_0X43_CROSS_RESETN,ANA_13_XACSR_COL_DQ55_XOVER_0_0X27_CROSS_RESETN,ANA_13_XACSR_COL_DQ56_XOVER_0_0X31_CROSS_RESETN,ANA_13_XACSR_COL_DQ57_XOVER_0_0X3B_CROSS_RESETN,ANA_12_XACSR_COL_DQ58_XOVER_0_0X7_CROSS_RESETN,ANA_12_XACSR_COL_DQ59_XOVER_0_0X11_CROSS_RESETN,ANA_12_XACSR_COL_DQ60_XOVER_0_0X1B_CROSS_RESETN,ANA_12_XACSR_COL_DQ61_XOVER_0_0X25_CROSS_RESETN,ANA_12_XACSR_COL_DQ62_XOVER_0_0X2F_CROSS_RESETN,ANA_12_XACSR_COL_DQ63_XOVER_0_0X39_CROSS_RESETN};

static const uint32_t M_ANA_CROSS_SEL_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DMI0_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DMI1_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DMI1_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DMI2_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DMI2_XOVER_0_0X43_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DMI3_XOVER_0_0X43_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DMI3_XOVER_0_0X43_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_FINE_CROSS_SEL_DMI[4][2] = 
    {{ANA_3_XACSR_COL_DMI0_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_3_XACSR_COL_DMI0_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_6_XACSR_COL_DMI1_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_6_XACSR_COL_DMI1_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_9_XACSR_COL_DMI2_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_9_XACSR_COL_DMI2_XOVER_0_0X43_FINE_CROSS_SEL_FSP1},
    {ANA_12_XACSR_COL_DMI3_XOVER_0_0X43_FINE_CROSS_SEL_FSP0,ANA_12_XACSR_COL_DMI3_XOVER_0_0X43_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_CROSS_RESETN_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_XOVER_0_0X43_CROSS_RESETN,ANA_6_XACSR_COL_DMI1_XOVER_0_0X43_CROSS_RESETN,ANA_9_XACSR_COL_DMI2_XOVER_0_0X43_CROSS_RESETN,ANA_12_XACSR_COL_DMI3_XOVER_0_0X43_CROSS_RESETN};

static const uint32_t M_ANA_DQ_FE_DAC_MAIN_F[64] = 
    {ANA_5_XACSR_COL_DQ0_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ1_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ2_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ3_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ4_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ5_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ6_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_4_XACSR_COL_DQ7_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_MAIN,ANA_4_XACSR_COL_DQ8_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_MAIN,ANA_4_XACSR_COL_DQ9_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ10_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ11_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ12_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ13_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ14_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ15_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ16_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ17_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ18_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ19_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ20_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ21_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ22_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_7_XACSR_COL_DQ23_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_MAIN,ANA_7_XACSR_COL_DQ24_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_MAIN,ANA_7_XACSR_COL_DQ25_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ26_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ27_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ28_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ29_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ30_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ31_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ32_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ33_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ34_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ35_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ36_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ37_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ38_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_10_XACSR_COL_DQ39_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_MAIN,ANA_10_XACSR_COL_DQ40_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_MAIN,ANA_10_XACSR_COL_DQ41_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ42_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ43_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ44_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ45_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ46_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ47_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ48_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ49_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ50_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ51_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ52_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ53_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ54_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_13_XACSR_COL_DQ55_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_MAIN,ANA_13_XACSR_COL_DQ56_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_MAIN,ANA_13_XACSR_COL_DQ57_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ58_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ59_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ60_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ61_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ62_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ63_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_MAIN};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_HB_F[64] = 
    {ANA_5_XACSR_COL_DQ0_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ1_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ2_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ3_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ4_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ5_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ6_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_4_XACSR_COL_DQ7_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_4_XACSR_COL_DQ8_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_4_XACSR_COL_DQ9_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ10_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ11_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ12_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ13_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ14_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ15_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ16_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ17_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ18_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ19_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ20_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ21_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ22_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_7_XACSR_COL_DQ23_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_7_XACSR_COL_DQ24_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_7_XACSR_COL_DQ25_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ26_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ27_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ28_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ29_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ30_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ31_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ32_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ33_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ34_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ35_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ36_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ37_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ38_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_10_XACSR_COL_DQ39_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_10_XACSR_COL_DQ40_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_10_XACSR_COL_DQ41_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ42_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ43_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ44_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ45_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ46_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ47_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ48_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ49_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ50_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ51_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ52_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ53_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ54_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_13_XACSR_COL_DQ55_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_13_XACSR_COL_DQ56_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_13_XACSR_COL_DQ57_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ58_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ59_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ60_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ61_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ62_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ63_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_HB};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_LB_F[64] = 
    {ANA_5_XACSR_COL_DQ0_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ1_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ2_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ3_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ4_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ5_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ6_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_4_XACSR_COL_DQ7_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_4_XACSR_COL_DQ8_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_4_XACSR_COL_DQ9_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ10_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ11_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ12_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ13_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ14_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ15_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ16_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ17_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ18_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ19_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ20_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ21_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ22_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_7_XACSR_COL_DQ23_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_7_XACSR_COL_DQ24_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_7_XACSR_COL_DQ25_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ26_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ27_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ28_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ29_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ30_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ31_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ32_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ33_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ34_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ35_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ36_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ37_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ38_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_10_XACSR_COL_DQ39_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_10_XACSR_COL_DQ40_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_10_XACSR_COL_DQ41_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ42_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ43_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ44_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ45_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ46_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ47_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ48_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ49_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ50_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ51_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ52_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ53_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ54_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_13_XACSR_COL_DQ55_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_13_XACSR_COL_DQ56_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_13_XACSR_COL_DQ57_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ58_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ59_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ60_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ61_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ62_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ63_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_KICK_LB};

static const uint32_t M_ANA_DQ_FE_DAC_ENB_F[64] = 
    {ANA_5_XACSR_COL_DQ0_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ1_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ2_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ3_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ4_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ5_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ6_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_4_XACSR_COL_DQ7_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_ENB,ANA_4_XACSR_COL_DQ8_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_ENB,ANA_4_XACSR_COL_DQ9_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ10_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ11_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ12_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ13_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ14_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ15_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ16_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ17_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ18_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ19_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ20_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ21_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ22_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_7_XACSR_COL_DQ23_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_ENB,ANA_7_XACSR_COL_DQ24_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_ENB,ANA_7_XACSR_COL_DQ25_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ26_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ27_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ28_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ29_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ30_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ31_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ32_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ33_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ34_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ35_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ36_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ37_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ38_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_10_XACSR_COL_DQ39_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_ENB,ANA_10_XACSR_COL_DQ40_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_ENB,ANA_10_XACSR_COL_DQ41_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ42_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ43_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ44_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ45_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ46_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ47_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ48_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ49_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ50_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ51_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ52_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ53_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ54_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_13_XACSR_COL_DQ55_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_DAC_ENB,ANA_13_XACSR_COL_DQ56_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_DAC_ENB,ANA_13_XACSR_COL_DQ57_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ58_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ59_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ60_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ61_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ62_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ63_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_DAC_ENB};

static const uint32_t M_ANA_DQ_FE_EN_F[64] = 
    {ANA_5_XACSR_COL_DQ0_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_5_XACSR_COL_DQ1_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_5_XACSR_COL_DQ2_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_5_XACSR_COL_DQ3_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_5_XACSR_COL_DQ4_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_5_XACSR_COL_DQ5_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_5_XACSR_COL_DQ6_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_4_XACSR_COL_DQ7_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_EN,ANA_4_XACSR_COL_DQ8_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_EN,ANA_4_XACSR_COL_DQ9_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_EN,ANA_3_XACSR_COL_DQ10_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_3_XACSR_COL_DQ11_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_3_XACSR_COL_DQ12_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_3_XACSR_COL_DQ13_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_3_XACSR_COL_DQ14_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_3_XACSR_COL_DQ15_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ16_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ17_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ18_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ19_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ20_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ21_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_8_XACSR_COL_DQ22_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_7_XACSR_COL_DQ23_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_EN,ANA_7_XACSR_COL_DQ24_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_EN,ANA_7_XACSR_COL_DQ25_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DQ26_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DQ27_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DQ28_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DQ29_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DQ30_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DQ31_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ32_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ33_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ34_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ35_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ36_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ37_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_11_XACSR_COL_DQ38_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_10_XACSR_COL_DQ39_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_EN,ANA_10_XACSR_COL_DQ40_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_EN,ANA_10_XACSR_COL_DQ41_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DQ42_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DQ43_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DQ44_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DQ45_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DQ46_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DQ47_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ48_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ49_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ50_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ51_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ52_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ53_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN,ANA_14_XACSR_COL_DQ54_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_13_XACSR_COL_DQ55_FALL_RX_FE_0_0X20_DQ_FALL_RX_FE_EN,ANA_13_XACSR_COL_DQ56_FALL_RX_FE_0_0X2A_DQ_FALL_RX_FE_EN,ANA_13_XACSR_COL_DQ57_FALL_RX_FE_0_0X34_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DQ58_FALL_RX_FE_0_0X0_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DQ59_FALL_RX_FE_0_0XA_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DQ60_FALL_RX_FE_0_0X14_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DQ61_FALL_RX_FE_0_0X1E_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DQ62_FALL_RX_FE_0_0X28_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DQ63_FALL_RX_FE_0_0X32_DQ_FALL_RX_FE_EN};

static const uint32_t M_ANA_DQ_FE_DAC_MAIN_R[64] = 
    {ANA_5_XACSR_COL_DQ0_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ1_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ2_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ3_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ4_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ5_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_5_XACSR_COL_DQ6_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_4_XACSR_COL_DQ7_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_MAIN,ANA_4_XACSR_COL_DQ8_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_MAIN,ANA_4_XACSR_COL_DQ9_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ10_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ11_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ12_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ13_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ14_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_3_XACSR_COL_DQ15_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ16_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ17_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ18_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ19_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ20_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ21_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_8_XACSR_COL_DQ22_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_7_XACSR_COL_DQ23_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_MAIN,ANA_7_XACSR_COL_DQ24_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_MAIN,ANA_7_XACSR_COL_DQ25_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ26_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ27_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ28_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ29_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ30_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DQ31_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ32_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ33_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ34_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ35_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ36_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ37_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_11_XACSR_COL_DQ38_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_10_XACSR_COL_DQ39_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_MAIN,ANA_10_XACSR_COL_DQ40_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_MAIN,ANA_10_XACSR_COL_DQ41_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ42_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ43_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ44_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ45_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ46_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DQ47_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ48_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ49_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ50_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ51_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ52_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ53_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN,ANA_14_XACSR_COL_DQ54_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_13_XACSR_COL_DQ55_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_MAIN,ANA_13_XACSR_COL_DQ56_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_MAIN,ANA_13_XACSR_COL_DQ57_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ58_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ59_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ60_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ61_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ62_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DQ63_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_MAIN};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_HB_R[64] = 
    {ANA_5_XACSR_COL_DQ0_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ1_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ2_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ3_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ4_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ5_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_5_XACSR_COL_DQ6_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_4_XACSR_COL_DQ7_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_4_XACSR_COL_DQ8_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_4_XACSR_COL_DQ9_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ10_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ11_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ12_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ13_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ14_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_3_XACSR_COL_DQ15_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ16_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ17_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ18_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ19_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ20_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ21_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_8_XACSR_COL_DQ22_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_7_XACSR_COL_DQ23_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_7_XACSR_COL_DQ24_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_7_XACSR_COL_DQ25_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ26_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ27_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ28_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ29_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ30_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DQ31_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ32_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ33_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ34_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ35_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ36_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ37_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_11_XACSR_COL_DQ38_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_10_XACSR_COL_DQ39_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_10_XACSR_COL_DQ40_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_10_XACSR_COL_DQ41_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ42_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ43_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ44_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ45_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ46_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DQ47_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ48_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ49_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ50_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ51_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ52_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ53_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_14_XACSR_COL_DQ54_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_13_XACSR_COL_DQ55_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_13_XACSR_COL_DQ56_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_13_XACSR_COL_DQ57_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ58_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ59_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ60_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ61_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ62_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DQ63_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_HB};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_LB_R[64] = 
    {ANA_5_XACSR_COL_DQ0_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ1_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ2_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ3_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ4_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ5_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_5_XACSR_COL_DQ6_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_4_XACSR_COL_DQ7_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_4_XACSR_COL_DQ8_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_4_XACSR_COL_DQ9_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ10_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ11_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ12_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ13_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ14_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_3_XACSR_COL_DQ15_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ16_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ17_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ18_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ19_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ20_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ21_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_8_XACSR_COL_DQ22_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_7_XACSR_COL_DQ23_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_7_XACSR_COL_DQ24_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_7_XACSR_COL_DQ25_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ26_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ27_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ28_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ29_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ30_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DQ31_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ32_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ33_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ34_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ35_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ36_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ37_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_11_XACSR_COL_DQ38_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_10_XACSR_COL_DQ39_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_10_XACSR_COL_DQ40_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_10_XACSR_COL_DQ41_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ42_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ43_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ44_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ45_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ46_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DQ47_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ48_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ49_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ50_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ51_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ52_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ53_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_14_XACSR_COL_DQ54_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_13_XACSR_COL_DQ55_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_13_XACSR_COL_DQ56_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_13_XACSR_COL_DQ57_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ58_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ59_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ60_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ61_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ62_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DQ63_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_KICK_LB};

static const uint32_t M_ANA_DQ_FE_DAC_ENB_R[64] = 
    {ANA_5_XACSR_COL_DQ0_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ1_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ2_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ3_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ4_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ5_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_5_XACSR_COL_DQ6_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_4_XACSR_COL_DQ7_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_ENB,ANA_4_XACSR_COL_DQ8_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_ENB,ANA_4_XACSR_COL_DQ9_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ10_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ11_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ12_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ13_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ14_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_3_XACSR_COL_DQ15_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ16_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ17_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ18_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ19_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ20_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ21_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_8_XACSR_COL_DQ22_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_7_XACSR_COL_DQ23_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_ENB,ANA_7_XACSR_COL_DQ24_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_ENB,ANA_7_XACSR_COL_DQ25_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ26_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ27_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ28_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ29_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ30_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DQ31_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ32_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ33_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ34_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ35_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ36_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ37_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_11_XACSR_COL_DQ38_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_10_XACSR_COL_DQ39_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_ENB,ANA_10_XACSR_COL_DQ40_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_ENB,ANA_10_XACSR_COL_DQ41_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ42_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ43_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ44_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ45_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ46_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DQ47_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ48_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ49_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ50_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ51_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ52_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ53_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB,ANA_14_XACSR_COL_DQ54_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_13_XACSR_COL_DQ55_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_DAC_ENB,ANA_13_XACSR_COL_DQ56_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_DAC_ENB,ANA_13_XACSR_COL_DQ57_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ58_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ59_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ60_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ61_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ62_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DQ63_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_DAC_ENB};

static const uint32_t M_ANA_DQ_FE_EN_R[64] = 
    {ANA_5_XACSR_COL_DQ0_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_5_XACSR_COL_DQ1_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_5_XACSR_COL_DQ2_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_5_XACSR_COL_DQ3_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_5_XACSR_COL_DQ4_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_5_XACSR_COL_DQ5_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_5_XACSR_COL_DQ6_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_4_XACSR_COL_DQ7_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_EN,ANA_4_XACSR_COL_DQ8_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_EN,ANA_4_XACSR_COL_DQ9_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_EN,ANA_3_XACSR_COL_DQ10_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_3_XACSR_COL_DQ11_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_3_XACSR_COL_DQ12_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_3_XACSR_COL_DQ13_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_3_XACSR_COL_DQ14_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_3_XACSR_COL_DQ15_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ16_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ17_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ18_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ19_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ20_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ21_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_8_XACSR_COL_DQ22_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_7_XACSR_COL_DQ23_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_EN,ANA_7_XACSR_COL_DQ24_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_EN,ANA_7_XACSR_COL_DQ25_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DQ26_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DQ27_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DQ28_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DQ29_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DQ30_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DQ31_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ32_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ33_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ34_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ35_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ36_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ37_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_11_XACSR_COL_DQ38_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_10_XACSR_COL_DQ39_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_EN,ANA_10_XACSR_COL_DQ40_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_EN,ANA_10_XACSR_COL_DQ41_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DQ42_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DQ43_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DQ44_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DQ45_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DQ46_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DQ47_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ48_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ49_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ50_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ51_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ52_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ53_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN,ANA_14_XACSR_COL_DQ54_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_13_XACSR_COL_DQ55_RISE_RX_FE_0_0X22_DQ_RISE_RX_FE_EN,ANA_13_XACSR_COL_DQ56_RISE_RX_FE_0_0X2C_DQ_RISE_RX_FE_EN,ANA_13_XACSR_COL_DQ57_RISE_RX_FE_0_0X36_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DQ58_RISE_RX_FE_0_0X2_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DQ59_RISE_RX_FE_0_0XC_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DQ60_RISE_RX_FE_0_0X16_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DQ61_RISE_RX_FE_0_0X20_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DQ62_RISE_RX_FE_0_0X2A_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DQ63_RISE_RX_FE_0_0X34_DQ_RISE_RX_FE_EN};

static const uint32_t M_ANA_DQ_FE_DAC_MAIN_DMI_F[4] = 
    {ANA_3_XACSR_COL_DMI0_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DMI1_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DMI2_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DMI3_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_MAIN};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_HB_DMI_F[4] = 
    {ANA_3_XACSR_COL_DMI0_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DMI1_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DMI2_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DMI3_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_HB};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_LB_DMI_F[4] = 
    {ANA_3_XACSR_COL_DMI0_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DMI1_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DMI2_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DMI3_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_KICK_LB};

static const uint32_t M_ANA_DQ_FE_DAC_ENB_DMI_F[4] = 
    {ANA_3_XACSR_COL_DMI0_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DMI1_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DMI2_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DMI3_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_DAC_ENB};

static const uint32_t M_ANA_DQ_FE_EN_DMI_F[4] = 
    {ANA_3_XACSR_COL_DMI0_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_6_XACSR_COL_DMI1_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_9_XACSR_COL_DMI2_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN,ANA_12_XACSR_COL_DMI3_FALL_RX_FE_0_0X3C_DQ_FALL_RX_FE_EN};

static const uint32_t M_ANA_DQ_FE_DAC_MAIN_DMI_R[4] = 
    {ANA_3_XACSR_COL_DMI0_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_6_XACSR_COL_DMI1_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_9_XACSR_COL_DMI2_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN,ANA_12_XACSR_COL_DMI3_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_MAIN};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_HB_DMI_R[4] = 
    {ANA_3_XACSR_COL_DMI0_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_6_XACSR_COL_DMI1_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_9_XACSR_COL_DMI2_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB,ANA_12_XACSR_COL_DMI3_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_HB};

static const uint32_t M_ANA_DQ_FE_DAC_KICK_LB_DMI_R[4] = 
    {ANA_3_XACSR_COL_DMI0_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_6_XACSR_COL_DMI1_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_9_XACSR_COL_DMI2_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB,ANA_12_XACSR_COL_DMI3_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_KICK_LB};

static const uint32_t M_ANA_DQ_FE_DAC_ENB_DMI_R[4] = 
    {ANA_3_XACSR_COL_DMI0_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_6_XACSR_COL_DMI1_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_9_XACSR_COL_DMI2_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB,ANA_12_XACSR_COL_DMI3_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_DAC_ENB};

static const uint32_t M_ANA_DQ_FE_EN_DMI_R[4] = 
    {ANA_3_XACSR_COL_DMI0_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_6_XACSR_COL_DMI1_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_9_XACSR_COL_DMI2_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN,ANA_12_XACSR_COL_DMI3_RISE_RX_FE_0_0X3E_DQ_RISE_RX_FE_EN};

static const uint32_t M_ANA_ZCODE_PUW_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_0_0X4_ZCODE_PUW,ANA_5_XACSR_COL_DQ1_TX_FE_0_0XE_ZCODE_PUW,ANA_5_XACSR_COL_DQ2_TX_FE_0_0X18_ZCODE_PUW,ANA_5_XACSR_COL_DQ3_TX_FE_0_0X22_ZCODE_PUW,ANA_5_XACSR_COL_DQ4_TX_FE_0_0X2C_ZCODE_PUW,ANA_5_XACSR_COL_DQ5_TX_FE_0_0X36_ZCODE_PUW,ANA_5_XACSR_COL_DQ6_TX_FE_0_0X40_ZCODE_PUW,ANA_4_XACSR_COL_DQ7_TX_FE_0_0X24_ZCODE_PUW,ANA_4_XACSR_COL_DQ8_TX_FE_0_0X2E_ZCODE_PUW,ANA_4_XACSR_COL_DQ9_TX_FE_0_0X38_ZCODE_PUW,ANA_3_XACSR_COL_DQ10_TX_FE_0_0X4_ZCODE_PUW,ANA_3_XACSR_COL_DQ11_TX_FE_0_0XE_ZCODE_PUW,ANA_3_XACSR_COL_DQ12_TX_FE_0_0X18_ZCODE_PUW,ANA_3_XACSR_COL_DQ13_TX_FE_0_0X22_ZCODE_PUW,ANA_3_XACSR_COL_DQ14_TX_FE_0_0X2C_ZCODE_PUW,ANA_3_XACSR_COL_DQ15_TX_FE_0_0X36_ZCODE_PUW,ANA_8_XACSR_COL_DQ16_TX_FE_0_0X4_ZCODE_PUW,ANA_8_XACSR_COL_DQ17_TX_FE_0_0XE_ZCODE_PUW,ANA_8_XACSR_COL_DQ18_TX_FE_0_0X18_ZCODE_PUW,ANA_8_XACSR_COL_DQ19_TX_FE_0_0X22_ZCODE_PUW,ANA_8_XACSR_COL_DQ20_TX_FE_0_0X2C_ZCODE_PUW,ANA_8_XACSR_COL_DQ21_TX_FE_0_0X36_ZCODE_PUW,ANA_8_XACSR_COL_DQ22_TX_FE_0_0X40_ZCODE_PUW,ANA_7_XACSR_COL_DQ23_TX_FE_0_0X24_ZCODE_PUW,ANA_7_XACSR_COL_DQ24_TX_FE_0_0X2E_ZCODE_PUW,ANA_7_XACSR_COL_DQ25_TX_FE_0_0X38_ZCODE_PUW,ANA_6_XACSR_COL_DQ26_TX_FE_0_0X4_ZCODE_PUW,ANA_6_XACSR_COL_DQ27_TX_FE_0_0XE_ZCODE_PUW,ANA_6_XACSR_COL_DQ28_TX_FE_0_0X18_ZCODE_PUW,ANA_6_XACSR_COL_DQ29_TX_FE_0_0X22_ZCODE_PUW,ANA_6_XACSR_COL_DQ30_TX_FE_0_0X2C_ZCODE_PUW,ANA_6_XACSR_COL_DQ31_TX_FE_0_0X36_ZCODE_PUW,ANA_11_XACSR_COL_DQ32_TX_FE_0_0X4_ZCODE_PUW,ANA_11_XACSR_COL_DQ33_TX_FE_0_0XE_ZCODE_PUW,ANA_11_XACSR_COL_DQ34_TX_FE_0_0X18_ZCODE_PUW,ANA_11_XACSR_COL_DQ35_TX_FE_0_0X22_ZCODE_PUW,ANA_11_XACSR_COL_DQ36_TX_FE_0_0X2C_ZCODE_PUW,ANA_11_XACSR_COL_DQ37_TX_FE_0_0X36_ZCODE_PUW,ANA_11_XACSR_COL_DQ38_TX_FE_0_0X40_ZCODE_PUW,ANA_10_XACSR_COL_DQ39_TX_FE_0_0X24_ZCODE_PUW,ANA_10_XACSR_COL_DQ40_TX_FE_0_0X2E_ZCODE_PUW,ANA_10_XACSR_COL_DQ41_TX_FE_0_0X38_ZCODE_PUW,ANA_9_XACSR_COL_DQ42_TX_FE_0_0X4_ZCODE_PUW,ANA_9_XACSR_COL_DQ43_TX_FE_0_0XE_ZCODE_PUW,ANA_9_XACSR_COL_DQ44_TX_FE_0_0X18_ZCODE_PUW,ANA_9_XACSR_COL_DQ45_TX_FE_0_0X22_ZCODE_PUW,ANA_9_XACSR_COL_DQ46_TX_FE_0_0X2C_ZCODE_PUW,ANA_9_XACSR_COL_DQ47_TX_FE_0_0X36_ZCODE_PUW,ANA_14_XACSR_COL_DQ48_TX_FE_0_0X4_ZCODE_PUW,ANA_14_XACSR_COL_DQ49_TX_FE_0_0XE_ZCODE_PUW,ANA_14_XACSR_COL_DQ50_TX_FE_0_0X18_ZCODE_PUW,ANA_14_XACSR_COL_DQ51_TX_FE_0_0X22_ZCODE_PUW,ANA_14_XACSR_COL_DQ52_TX_FE_0_0X2C_ZCODE_PUW,ANA_14_XACSR_COL_DQ53_TX_FE_0_0X36_ZCODE_PUW,ANA_14_XACSR_COL_DQ54_TX_FE_0_0X40_ZCODE_PUW,ANA_13_XACSR_COL_DQ55_TX_FE_0_0X24_ZCODE_PUW,ANA_13_XACSR_COL_DQ56_TX_FE_0_0X2E_ZCODE_PUW,ANA_13_XACSR_COL_DQ57_TX_FE_0_0X38_ZCODE_PUW,ANA_12_XACSR_COL_DQ58_TX_FE_0_0X4_ZCODE_PUW,ANA_12_XACSR_COL_DQ59_TX_FE_0_0XE_ZCODE_PUW,ANA_12_XACSR_COL_DQ60_TX_FE_0_0X18_ZCODE_PUW,ANA_12_XACSR_COL_DQ61_TX_FE_0_0X22_ZCODE_PUW,ANA_12_XACSR_COL_DQ62_TX_FE_0_0X2C_ZCODE_PUW,ANA_12_XACSR_COL_DQ63_TX_FE_0_0X36_ZCODE_PUW};

static const uint32_t M_ANA_ZCODE_X_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_0_0X4_ZCODE_X,ANA_5_XACSR_COL_DQ1_TX_FE_0_0XE_ZCODE_X,ANA_5_XACSR_COL_DQ2_TX_FE_0_0X18_ZCODE_X,ANA_5_XACSR_COL_DQ3_TX_FE_0_0X22_ZCODE_X,ANA_5_XACSR_COL_DQ4_TX_FE_0_0X2C_ZCODE_X,ANA_5_XACSR_COL_DQ5_TX_FE_0_0X36_ZCODE_X,ANA_5_XACSR_COL_DQ6_TX_FE_0_0X40_ZCODE_X,ANA_4_XACSR_COL_DQ7_TX_FE_0_0X24_ZCODE_X,ANA_4_XACSR_COL_DQ8_TX_FE_0_0X2E_ZCODE_X,ANA_4_XACSR_COL_DQ9_TX_FE_0_0X38_ZCODE_X,ANA_3_XACSR_COL_DQ10_TX_FE_0_0X4_ZCODE_X,ANA_3_XACSR_COL_DQ11_TX_FE_0_0XE_ZCODE_X,ANA_3_XACSR_COL_DQ12_TX_FE_0_0X18_ZCODE_X,ANA_3_XACSR_COL_DQ13_TX_FE_0_0X22_ZCODE_X,ANA_3_XACSR_COL_DQ14_TX_FE_0_0X2C_ZCODE_X,ANA_3_XACSR_COL_DQ15_TX_FE_0_0X36_ZCODE_X,ANA_8_XACSR_COL_DQ16_TX_FE_0_0X4_ZCODE_X,ANA_8_XACSR_COL_DQ17_TX_FE_0_0XE_ZCODE_X,ANA_8_XACSR_COL_DQ18_TX_FE_0_0X18_ZCODE_X,ANA_8_XACSR_COL_DQ19_TX_FE_0_0X22_ZCODE_X,ANA_8_XACSR_COL_DQ20_TX_FE_0_0X2C_ZCODE_X,ANA_8_XACSR_COL_DQ21_TX_FE_0_0X36_ZCODE_X,ANA_8_XACSR_COL_DQ22_TX_FE_0_0X40_ZCODE_X,ANA_7_XACSR_COL_DQ23_TX_FE_0_0X24_ZCODE_X,ANA_7_XACSR_COL_DQ24_TX_FE_0_0X2E_ZCODE_X,ANA_7_XACSR_COL_DQ25_TX_FE_0_0X38_ZCODE_X,ANA_6_XACSR_COL_DQ26_TX_FE_0_0X4_ZCODE_X,ANA_6_XACSR_COL_DQ27_TX_FE_0_0XE_ZCODE_X,ANA_6_XACSR_COL_DQ28_TX_FE_0_0X18_ZCODE_X,ANA_6_XACSR_COL_DQ29_TX_FE_0_0X22_ZCODE_X,ANA_6_XACSR_COL_DQ30_TX_FE_0_0X2C_ZCODE_X,ANA_6_XACSR_COL_DQ31_TX_FE_0_0X36_ZCODE_X,ANA_11_XACSR_COL_DQ32_TX_FE_0_0X4_ZCODE_X,ANA_11_XACSR_COL_DQ33_TX_FE_0_0XE_ZCODE_X,ANA_11_XACSR_COL_DQ34_TX_FE_0_0X18_ZCODE_X,ANA_11_XACSR_COL_DQ35_TX_FE_0_0X22_ZCODE_X,ANA_11_XACSR_COL_DQ36_TX_FE_0_0X2C_ZCODE_X,ANA_11_XACSR_COL_DQ37_TX_FE_0_0X36_ZCODE_X,ANA_11_XACSR_COL_DQ38_TX_FE_0_0X40_ZCODE_X,ANA_10_XACSR_COL_DQ39_TX_FE_0_0X24_ZCODE_X,ANA_10_XACSR_COL_DQ40_TX_FE_0_0X2E_ZCODE_X,ANA_10_XACSR_COL_DQ41_TX_FE_0_0X38_ZCODE_X,ANA_9_XACSR_COL_DQ42_TX_FE_0_0X4_ZCODE_X,ANA_9_XACSR_COL_DQ43_TX_FE_0_0XE_ZCODE_X,ANA_9_XACSR_COL_DQ44_TX_FE_0_0X18_ZCODE_X,ANA_9_XACSR_COL_DQ45_TX_FE_0_0X22_ZCODE_X,ANA_9_XACSR_COL_DQ46_TX_FE_0_0X2C_ZCODE_X,ANA_9_XACSR_COL_DQ47_TX_FE_0_0X36_ZCODE_X,ANA_14_XACSR_COL_DQ48_TX_FE_0_0X4_ZCODE_X,ANA_14_XACSR_COL_DQ49_TX_FE_0_0XE_ZCODE_X,ANA_14_XACSR_COL_DQ50_TX_FE_0_0X18_ZCODE_X,ANA_14_XACSR_COL_DQ51_TX_FE_0_0X22_ZCODE_X,ANA_14_XACSR_COL_DQ52_TX_FE_0_0X2C_ZCODE_X,ANA_14_XACSR_COL_DQ53_TX_FE_0_0X36_ZCODE_X,ANA_14_XACSR_COL_DQ54_TX_FE_0_0X40_ZCODE_X,ANA_13_XACSR_COL_DQ55_TX_FE_0_0X24_ZCODE_X,ANA_13_XACSR_COL_DQ56_TX_FE_0_0X2E_ZCODE_X,ANA_13_XACSR_COL_DQ57_TX_FE_0_0X38_ZCODE_X,ANA_12_XACSR_COL_DQ58_TX_FE_0_0X4_ZCODE_X,ANA_12_XACSR_COL_DQ59_TX_FE_0_0XE_ZCODE_X,ANA_12_XACSR_COL_DQ60_TX_FE_0_0X18_ZCODE_X,ANA_12_XACSR_COL_DQ61_TX_FE_0_0X22_ZCODE_X,ANA_12_XACSR_COL_DQ62_TX_FE_0_0X2C_ZCODE_X,ANA_12_XACSR_COL_DQ63_TX_FE_0_0X36_ZCODE_X};

static const uint32_t M_ANA_SEL_PUNB_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_0_0X4_SEL_PUNB,ANA_5_XACSR_COL_DQ1_TX_FE_0_0XE_SEL_PUNB,ANA_5_XACSR_COL_DQ2_TX_FE_0_0X18_SEL_PUNB,ANA_5_XACSR_COL_DQ3_TX_FE_0_0X22_SEL_PUNB,ANA_5_XACSR_COL_DQ4_TX_FE_0_0X2C_SEL_PUNB,ANA_5_XACSR_COL_DQ5_TX_FE_0_0X36_SEL_PUNB,ANA_5_XACSR_COL_DQ6_TX_FE_0_0X40_SEL_PUNB,ANA_4_XACSR_COL_DQ7_TX_FE_0_0X24_SEL_PUNB,ANA_4_XACSR_COL_DQ8_TX_FE_0_0X2E_SEL_PUNB,ANA_4_XACSR_COL_DQ9_TX_FE_0_0X38_SEL_PUNB,ANA_3_XACSR_COL_DQ10_TX_FE_0_0X4_SEL_PUNB,ANA_3_XACSR_COL_DQ11_TX_FE_0_0XE_SEL_PUNB,ANA_3_XACSR_COL_DQ12_TX_FE_0_0X18_SEL_PUNB,ANA_3_XACSR_COL_DQ13_TX_FE_0_0X22_SEL_PUNB,ANA_3_XACSR_COL_DQ14_TX_FE_0_0X2C_SEL_PUNB,ANA_3_XACSR_COL_DQ15_TX_FE_0_0X36_SEL_PUNB,ANA_8_XACSR_COL_DQ16_TX_FE_0_0X4_SEL_PUNB,ANA_8_XACSR_COL_DQ17_TX_FE_0_0XE_SEL_PUNB,ANA_8_XACSR_COL_DQ18_TX_FE_0_0X18_SEL_PUNB,ANA_8_XACSR_COL_DQ19_TX_FE_0_0X22_SEL_PUNB,ANA_8_XACSR_COL_DQ20_TX_FE_0_0X2C_SEL_PUNB,ANA_8_XACSR_COL_DQ21_TX_FE_0_0X36_SEL_PUNB,ANA_8_XACSR_COL_DQ22_TX_FE_0_0X40_SEL_PUNB,ANA_7_XACSR_COL_DQ23_TX_FE_0_0X24_SEL_PUNB,ANA_7_XACSR_COL_DQ24_TX_FE_0_0X2E_SEL_PUNB,ANA_7_XACSR_COL_DQ25_TX_FE_0_0X38_SEL_PUNB,ANA_6_XACSR_COL_DQ26_TX_FE_0_0X4_SEL_PUNB,ANA_6_XACSR_COL_DQ27_TX_FE_0_0XE_SEL_PUNB,ANA_6_XACSR_COL_DQ28_TX_FE_0_0X18_SEL_PUNB,ANA_6_XACSR_COL_DQ29_TX_FE_0_0X22_SEL_PUNB,ANA_6_XACSR_COL_DQ30_TX_FE_0_0X2C_SEL_PUNB,ANA_6_XACSR_COL_DQ31_TX_FE_0_0X36_SEL_PUNB,ANA_11_XACSR_COL_DQ32_TX_FE_0_0X4_SEL_PUNB,ANA_11_XACSR_COL_DQ33_TX_FE_0_0XE_SEL_PUNB,ANA_11_XACSR_COL_DQ34_TX_FE_0_0X18_SEL_PUNB,ANA_11_XACSR_COL_DQ35_TX_FE_0_0X22_SEL_PUNB,ANA_11_XACSR_COL_DQ36_TX_FE_0_0X2C_SEL_PUNB,ANA_11_XACSR_COL_DQ37_TX_FE_0_0X36_SEL_PUNB,ANA_11_XACSR_COL_DQ38_TX_FE_0_0X40_SEL_PUNB,ANA_10_XACSR_COL_DQ39_TX_FE_0_0X24_SEL_PUNB,ANA_10_XACSR_COL_DQ40_TX_FE_0_0X2E_SEL_PUNB,ANA_10_XACSR_COL_DQ41_TX_FE_0_0X38_SEL_PUNB,ANA_9_XACSR_COL_DQ42_TX_FE_0_0X4_SEL_PUNB,ANA_9_XACSR_COL_DQ43_TX_FE_0_0XE_SEL_PUNB,ANA_9_XACSR_COL_DQ44_TX_FE_0_0X18_SEL_PUNB,ANA_9_XACSR_COL_DQ45_TX_FE_0_0X22_SEL_PUNB,ANA_9_XACSR_COL_DQ46_TX_FE_0_0X2C_SEL_PUNB,ANA_9_XACSR_COL_DQ47_TX_FE_0_0X36_SEL_PUNB,ANA_14_XACSR_COL_DQ48_TX_FE_0_0X4_SEL_PUNB,ANA_14_XACSR_COL_DQ49_TX_FE_0_0XE_SEL_PUNB,ANA_14_XACSR_COL_DQ50_TX_FE_0_0X18_SEL_PUNB,ANA_14_XACSR_COL_DQ51_TX_FE_0_0X22_SEL_PUNB,ANA_14_XACSR_COL_DQ52_TX_FE_0_0X2C_SEL_PUNB,ANA_14_XACSR_COL_DQ53_TX_FE_0_0X36_SEL_PUNB,ANA_14_XACSR_COL_DQ54_TX_FE_0_0X40_SEL_PUNB,ANA_13_XACSR_COL_DQ55_TX_FE_0_0X24_SEL_PUNB,ANA_13_XACSR_COL_DQ56_TX_FE_0_0X2E_SEL_PUNB,ANA_13_XACSR_COL_DQ57_TX_FE_0_0X38_SEL_PUNB,ANA_12_XACSR_COL_DQ58_TX_FE_0_0X4_SEL_PUNB,ANA_12_XACSR_COL_DQ59_TX_FE_0_0XE_SEL_PUNB,ANA_12_XACSR_COL_DQ60_TX_FE_0_0X18_SEL_PUNB,ANA_12_XACSR_COL_DQ61_TX_FE_0_0X22_SEL_PUNB,ANA_12_XACSR_COL_DQ62_TX_FE_0_0X2C_SEL_PUNB,ANA_12_XACSR_COL_DQ63_TX_FE_0_0X36_SEL_PUNB};

static const uint32_t M_ANA_HIZ_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_0_0X4_HIZ,ANA_5_XACSR_COL_DQ1_TX_FE_0_0XE_HIZ,ANA_5_XACSR_COL_DQ2_TX_FE_0_0X18_HIZ,ANA_5_XACSR_COL_DQ3_TX_FE_0_0X22_HIZ,ANA_5_XACSR_COL_DQ4_TX_FE_0_0X2C_HIZ,ANA_5_XACSR_COL_DQ5_TX_FE_0_0X36_HIZ,ANA_5_XACSR_COL_DQ6_TX_FE_0_0X40_HIZ,ANA_4_XACSR_COL_DQ7_TX_FE_0_0X24_HIZ,ANA_4_XACSR_COL_DQ8_TX_FE_0_0X2E_HIZ,ANA_4_XACSR_COL_DQ9_TX_FE_0_0X38_HIZ,ANA_3_XACSR_COL_DQ10_TX_FE_0_0X4_HIZ,ANA_3_XACSR_COL_DQ11_TX_FE_0_0XE_HIZ,ANA_3_XACSR_COL_DQ12_TX_FE_0_0X18_HIZ,ANA_3_XACSR_COL_DQ13_TX_FE_0_0X22_HIZ,ANA_3_XACSR_COL_DQ14_TX_FE_0_0X2C_HIZ,ANA_3_XACSR_COL_DQ15_TX_FE_0_0X36_HIZ,ANA_8_XACSR_COL_DQ16_TX_FE_0_0X4_HIZ,ANA_8_XACSR_COL_DQ17_TX_FE_0_0XE_HIZ,ANA_8_XACSR_COL_DQ18_TX_FE_0_0X18_HIZ,ANA_8_XACSR_COL_DQ19_TX_FE_0_0X22_HIZ,ANA_8_XACSR_COL_DQ20_TX_FE_0_0X2C_HIZ,ANA_8_XACSR_COL_DQ21_TX_FE_0_0X36_HIZ,ANA_8_XACSR_COL_DQ22_TX_FE_0_0X40_HIZ,ANA_7_XACSR_COL_DQ23_TX_FE_0_0X24_HIZ,ANA_7_XACSR_COL_DQ24_TX_FE_0_0X2E_HIZ,ANA_7_XACSR_COL_DQ25_TX_FE_0_0X38_HIZ,ANA_6_XACSR_COL_DQ26_TX_FE_0_0X4_HIZ,ANA_6_XACSR_COL_DQ27_TX_FE_0_0XE_HIZ,ANA_6_XACSR_COL_DQ28_TX_FE_0_0X18_HIZ,ANA_6_XACSR_COL_DQ29_TX_FE_0_0X22_HIZ,ANA_6_XACSR_COL_DQ30_TX_FE_0_0X2C_HIZ,ANA_6_XACSR_COL_DQ31_TX_FE_0_0X36_HIZ,ANA_11_XACSR_COL_DQ32_TX_FE_0_0X4_HIZ,ANA_11_XACSR_COL_DQ33_TX_FE_0_0XE_HIZ,ANA_11_XACSR_COL_DQ34_TX_FE_0_0X18_HIZ,ANA_11_XACSR_COL_DQ35_TX_FE_0_0X22_HIZ,ANA_11_XACSR_COL_DQ36_TX_FE_0_0X2C_HIZ,ANA_11_XACSR_COL_DQ37_TX_FE_0_0X36_HIZ,ANA_11_XACSR_COL_DQ38_TX_FE_0_0X40_HIZ,ANA_10_XACSR_COL_DQ39_TX_FE_0_0X24_HIZ,ANA_10_XACSR_COL_DQ40_TX_FE_0_0X2E_HIZ,ANA_10_XACSR_COL_DQ41_TX_FE_0_0X38_HIZ,ANA_9_XACSR_COL_DQ42_TX_FE_0_0X4_HIZ,ANA_9_XACSR_COL_DQ43_TX_FE_0_0XE_HIZ,ANA_9_XACSR_COL_DQ44_TX_FE_0_0X18_HIZ,ANA_9_XACSR_COL_DQ45_TX_FE_0_0X22_HIZ,ANA_9_XACSR_COL_DQ46_TX_FE_0_0X2C_HIZ,ANA_9_XACSR_COL_DQ47_TX_FE_0_0X36_HIZ,ANA_14_XACSR_COL_DQ48_TX_FE_0_0X4_HIZ,ANA_14_XACSR_COL_DQ49_TX_FE_0_0XE_HIZ,ANA_14_XACSR_COL_DQ50_TX_FE_0_0X18_HIZ,ANA_14_XACSR_COL_DQ51_TX_FE_0_0X22_HIZ,ANA_14_XACSR_COL_DQ52_TX_FE_0_0X2C_HIZ,ANA_14_XACSR_COL_DQ53_TX_FE_0_0X36_HIZ,ANA_14_XACSR_COL_DQ54_TX_FE_0_0X40_HIZ,ANA_13_XACSR_COL_DQ55_TX_FE_0_0X24_HIZ,ANA_13_XACSR_COL_DQ56_TX_FE_0_0X2E_HIZ,ANA_13_XACSR_COL_DQ57_TX_FE_0_0X38_HIZ,ANA_12_XACSR_COL_DQ58_TX_FE_0_0X4_HIZ,ANA_12_XACSR_COL_DQ59_TX_FE_0_0XE_HIZ,ANA_12_XACSR_COL_DQ60_TX_FE_0_0X18_HIZ,ANA_12_XACSR_COL_DQ61_TX_FE_0_0X22_HIZ,ANA_12_XACSR_COL_DQ62_TX_FE_0_0X2C_HIZ,ANA_12_XACSR_COL_DQ63_TX_FE_0_0X36_HIZ};

static const uint32_t M_ANA_RX_LPBK_SEL_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_0_0X4_RX_LPBK_SEL,ANA_5_XACSR_COL_DQ1_TX_FE_0_0XE_RX_LPBK_SEL,ANA_5_XACSR_COL_DQ2_TX_FE_0_0X18_RX_LPBK_SEL,ANA_5_XACSR_COL_DQ3_TX_FE_0_0X22_RX_LPBK_SEL,ANA_5_XACSR_COL_DQ4_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_5_XACSR_COL_DQ5_TX_FE_0_0X36_RX_LPBK_SEL,ANA_5_XACSR_COL_DQ6_TX_FE_0_0X40_RX_LPBK_SEL,ANA_4_XACSR_COL_DQ7_TX_FE_0_0X24_RX_LPBK_SEL,ANA_4_XACSR_COL_DQ8_TX_FE_0_0X2E_RX_LPBK_SEL,ANA_4_XACSR_COL_DQ9_TX_FE_0_0X38_RX_LPBK_SEL,ANA_3_XACSR_COL_DQ10_TX_FE_0_0X4_RX_LPBK_SEL,ANA_3_XACSR_COL_DQ11_TX_FE_0_0XE_RX_LPBK_SEL,ANA_3_XACSR_COL_DQ12_TX_FE_0_0X18_RX_LPBK_SEL,ANA_3_XACSR_COL_DQ13_TX_FE_0_0X22_RX_LPBK_SEL,ANA_3_XACSR_COL_DQ14_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_3_XACSR_COL_DQ15_TX_FE_0_0X36_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ16_TX_FE_0_0X4_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ17_TX_FE_0_0XE_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ18_TX_FE_0_0X18_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ19_TX_FE_0_0X22_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ20_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ21_TX_FE_0_0X36_RX_LPBK_SEL,ANA_8_XACSR_COL_DQ22_TX_FE_0_0X40_RX_LPBK_SEL,ANA_7_XACSR_COL_DQ23_TX_FE_0_0X24_RX_LPBK_SEL,ANA_7_XACSR_COL_DQ24_TX_FE_0_0X2E_RX_LPBK_SEL,ANA_7_XACSR_COL_DQ25_TX_FE_0_0X38_RX_LPBK_SEL,ANA_6_XACSR_COL_DQ26_TX_FE_0_0X4_RX_LPBK_SEL,ANA_6_XACSR_COL_DQ27_TX_FE_0_0XE_RX_LPBK_SEL,ANA_6_XACSR_COL_DQ28_TX_FE_0_0X18_RX_LPBK_SEL,ANA_6_XACSR_COL_DQ29_TX_FE_0_0X22_RX_LPBK_SEL,ANA_6_XACSR_COL_DQ30_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_6_XACSR_COL_DQ31_TX_FE_0_0X36_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ32_TX_FE_0_0X4_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ33_TX_FE_0_0XE_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ34_TX_FE_0_0X18_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ35_TX_FE_0_0X22_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ36_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ37_TX_FE_0_0X36_RX_LPBK_SEL,ANA_11_XACSR_COL_DQ38_TX_FE_0_0X40_RX_LPBK_SEL,ANA_10_XACSR_COL_DQ39_TX_FE_0_0X24_RX_LPBK_SEL,ANA_10_XACSR_COL_DQ40_TX_FE_0_0X2E_RX_LPBK_SEL,ANA_10_XACSR_COL_DQ41_TX_FE_0_0X38_RX_LPBK_SEL,ANA_9_XACSR_COL_DQ42_TX_FE_0_0X4_RX_LPBK_SEL,ANA_9_XACSR_COL_DQ43_TX_FE_0_0XE_RX_LPBK_SEL,ANA_9_XACSR_COL_DQ44_TX_FE_0_0X18_RX_LPBK_SEL,ANA_9_XACSR_COL_DQ45_TX_FE_0_0X22_RX_LPBK_SEL,ANA_9_XACSR_COL_DQ46_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_9_XACSR_COL_DQ47_TX_FE_0_0X36_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ48_TX_FE_0_0X4_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ49_TX_FE_0_0XE_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ50_TX_FE_0_0X18_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ51_TX_FE_0_0X22_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ52_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ53_TX_FE_0_0X36_RX_LPBK_SEL,ANA_14_XACSR_COL_DQ54_TX_FE_0_0X40_RX_LPBK_SEL,ANA_13_XACSR_COL_DQ55_TX_FE_0_0X24_RX_LPBK_SEL,ANA_13_XACSR_COL_DQ56_TX_FE_0_0X2E_RX_LPBK_SEL,ANA_13_XACSR_COL_DQ57_TX_FE_0_0X38_RX_LPBK_SEL,ANA_12_XACSR_COL_DQ58_TX_FE_0_0X4_RX_LPBK_SEL,ANA_12_XACSR_COL_DQ59_TX_FE_0_0XE_RX_LPBK_SEL,ANA_12_XACSR_COL_DQ60_TX_FE_0_0X18_RX_LPBK_SEL,ANA_12_XACSR_COL_DQ61_TX_FE_0_0X22_RX_LPBK_SEL,ANA_12_XACSR_COL_DQ62_TX_FE_0_0X2C_RX_LPBK_SEL,ANA_12_XACSR_COL_DQ63_TX_FE_0_0X36_RX_LPBK_SEL};

static const uint32_t M_ANA_ZCODE_PI_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_1_0X5_ZCODE_PI,ANA_5_XACSR_COL_DQ1_TX_FE_1_0XF_ZCODE_PI,ANA_5_XACSR_COL_DQ2_TX_FE_1_0X19_ZCODE_PI,ANA_5_XACSR_COL_DQ3_TX_FE_1_0X23_ZCODE_PI,ANA_5_XACSR_COL_DQ4_TX_FE_1_0X2D_ZCODE_PI,ANA_5_XACSR_COL_DQ5_TX_FE_1_0X37_ZCODE_PI,ANA_5_XACSR_COL_DQ6_TX_FE_1_0X41_ZCODE_PI,ANA_4_XACSR_COL_DQ7_TX_FE_1_0X25_ZCODE_PI,ANA_4_XACSR_COL_DQ8_TX_FE_1_0X2F_ZCODE_PI,ANA_4_XACSR_COL_DQ9_TX_FE_1_0X39_ZCODE_PI,ANA_3_XACSR_COL_DQ10_TX_FE_1_0X5_ZCODE_PI,ANA_3_XACSR_COL_DQ11_TX_FE_1_0XF_ZCODE_PI,ANA_3_XACSR_COL_DQ12_TX_FE_1_0X19_ZCODE_PI,ANA_3_XACSR_COL_DQ13_TX_FE_1_0X23_ZCODE_PI,ANA_3_XACSR_COL_DQ14_TX_FE_1_0X2D_ZCODE_PI,ANA_3_XACSR_COL_DQ15_TX_FE_1_0X37_ZCODE_PI,ANA_8_XACSR_COL_DQ16_TX_FE_1_0X5_ZCODE_PI,ANA_8_XACSR_COL_DQ17_TX_FE_1_0XF_ZCODE_PI,ANA_8_XACSR_COL_DQ18_TX_FE_1_0X19_ZCODE_PI,ANA_8_XACSR_COL_DQ19_TX_FE_1_0X23_ZCODE_PI,ANA_8_XACSR_COL_DQ20_TX_FE_1_0X2D_ZCODE_PI,ANA_8_XACSR_COL_DQ21_TX_FE_1_0X37_ZCODE_PI,ANA_8_XACSR_COL_DQ22_TX_FE_1_0X41_ZCODE_PI,ANA_7_XACSR_COL_DQ23_TX_FE_1_0X25_ZCODE_PI,ANA_7_XACSR_COL_DQ24_TX_FE_1_0X2F_ZCODE_PI,ANA_7_XACSR_COL_DQ25_TX_FE_1_0X39_ZCODE_PI,ANA_6_XACSR_COL_DQ26_TX_FE_1_0X5_ZCODE_PI,ANA_6_XACSR_COL_DQ27_TX_FE_1_0XF_ZCODE_PI,ANA_6_XACSR_COL_DQ28_TX_FE_1_0X19_ZCODE_PI,ANA_6_XACSR_COL_DQ29_TX_FE_1_0X23_ZCODE_PI,ANA_6_XACSR_COL_DQ30_TX_FE_1_0X2D_ZCODE_PI,ANA_6_XACSR_COL_DQ31_TX_FE_1_0X37_ZCODE_PI,ANA_11_XACSR_COL_DQ32_TX_FE_1_0X5_ZCODE_PI,ANA_11_XACSR_COL_DQ33_TX_FE_1_0XF_ZCODE_PI,ANA_11_XACSR_COL_DQ34_TX_FE_1_0X19_ZCODE_PI,ANA_11_XACSR_COL_DQ35_TX_FE_1_0X23_ZCODE_PI,ANA_11_XACSR_COL_DQ36_TX_FE_1_0X2D_ZCODE_PI,ANA_11_XACSR_COL_DQ37_TX_FE_1_0X37_ZCODE_PI,ANA_11_XACSR_COL_DQ38_TX_FE_1_0X41_ZCODE_PI,ANA_10_XACSR_COL_DQ39_TX_FE_1_0X25_ZCODE_PI,ANA_10_XACSR_COL_DQ40_TX_FE_1_0X2F_ZCODE_PI,ANA_10_XACSR_COL_DQ41_TX_FE_1_0X39_ZCODE_PI,ANA_9_XACSR_COL_DQ42_TX_FE_1_0X5_ZCODE_PI,ANA_9_XACSR_COL_DQ43_TX_FE_1_0XF_ZCODE_PI,ANA_9_XACSR_COL_DQ44_TX_FE_1_0X19_ZCODE_PI,ANA_9_XACSR_COL_DQ45_TX_FE_1_0X23_ZCODE_PI,ANA_9_XACSR_COL_DQ46_TX_FE_1_0X2D_ZCODE_PI,ANA_9_XACSR_COL_DQ47_TX_FE_1_0X37_ZCODE_PI,ANA_14_XACSR_COL_DQ48_TX_FE_1_0X5_ZCODE_PI,ANA_14_XACSR_COL_DQ49_TX_FE_1_0XF_ZCODE_PI,ANA_14_XACSR_COL_DQ50_TX_FE_1_0X19_ZCODE_PI,ANA_14_XACSR_COL_DQ51_TX_FE_1_0X23_ZCODE_PI,ANA_14_XACSR_COL_DQ52_TX_FE_1_0X2D_ZCODE_PI,ANA_14_XACSR_COL_DQ53_TX_FE_1_0X37_ZCODE_PI,ANA_14_XACSR_COL_DQ54_TX_FE_1_0X41_ZCODE_PI,ANA_13_XACSR_COL_DQ55_TX_FE_1_0X25_ZCODE_PI,ANA_13_XACSR_COL_DQ56_TX_FE_1_0X2F_ZCODE_PI,ANA_13_XACSR_COL_DQ57_TX_FE_1_0X39_ZCODE_PI,ANA_12_XACSR_COL_DQ58_TX_FE_1_0X5_ZCODE_PI,ANA_12_XACSR_COL_DQ59_TX_FE_1_0XF_ZCODE_PI,ANA_12_XACSR_COL_DQ60_TX_FE_1_0X19_ZCODE_PI,ANA_12_XACSR_COL_DQ61_TX_FE_1_0X23_ZCODE_PI,ANA_12_XACSR_COL_DQ62_TX_FE_1_0X2D_ZCODE_PI,ANA_12_XACSR_COL_DQ63_TX_FE_1_0X37_ZCODE_PI};

static const uint32_t M_ANA_ZCODE_PDW_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_1_0X5_ZCODE_PDW,ANA_5_XACSR_COL_DQ1_TX_FE_1_0XF_ZCODE_PDW,ANA_5_XACSR_COL_DQ2_TX_FE_1_0X19_ZCODE_PDW,ANA_5_XACSR_COL_DQ3_TX_FE_1_0X23_ZCODE_PDW,ANA_5_XACSR_COL_DQ4_TX_FE_1_0X2D_ZCODE_PDW,ANA_5_XACSR_COL_DQ5_TX_FE_1_0X37_ZCODE_PDW,ANA_5_XACSR_COL_DQ6_TX_FE_1_0X41_ZCODE_PDW,ANA_4_XACSR_COL_DQ7_TX_FE_1_0X25_ZCODE_PDW,ANA_4_XACSR_COL_DQ8_TX_FE_1_0X2F_ZCODE_PDW,ANA_4_XACSR_COL_DQ9_TX_FE_1_0X39_ZCODE_PDW,ANA_3_XACSR_COL_DQ10_TX_FE_1_0X5_ZCODE_PDW,ANA_3_XACSR_COL_DQ11_TX_FE_1_0XF_ZCODE_PDW,ANA_3_XACSR_COL_DQ12_TX_FE_1_0X19_ZCODE_PDW,ANA_3_XACSR_COL_DQ13_TX_FE_1_0X23_ZCODE_PDW,ANA_3_XACSR_COL_DQ14_TX_FE_1_0X2D_ZCODE_PDW,ANA_3_XACSR_COL_DQ15_TX_FE_1_0X37_ZCODE_PDW,ANA_8_XACSR_COL_DQ16_TX_FE_1_0X5_ZCODE_PDW,ANA_8_XACSR_COL_DQ17_TX_FE_1_0XF_ZCODE_PDW,ANA_8_XACSR_COL_DQ18_TX_FE_1_0X19_ZCODE_PDW,ANA_8_XACSR_COL_DQ19_TX_FE_1_0X23_ZCODE_PDW,ANA_8_XACSR_COL_DQ20_TX_FE_1_0X2D_ZCODE_PDW,ANA_8_XACSR_COL_DQ21_TX_FE_1_0X37_ZCODE_PDW,ANA_8_XACSR_COL_DQ22_TX_FE_1_0X41_ZCODE_PDW,ANA_7_XACSR_COL_DQ23_TX_FE_1_0X25_ZCODE_PDW,ANA_7_XACSR_COL_DQ24_TX_FE_1_0X2F_ZCODE_PDW,ANA_7_XACSR_COL_DQ25_TX_FE_1_0X39_ZCODE_PDW,ANA_6_XACSR_COL_DQ26_TX_FE_1_0X5_ZCODE_PDW,ANA_6_XACSR_COL_DQ27_TX_FE_1_0XF_ZCODE_PDW,ANA_6_XACSR_COL_DQ28_TX_FE_1_0X19_ZCODE_PDW,ANA_6_XACSR_COL_DQ29_TX_FE_1_0X23_ZCODE_PDW,ANA_6_XACSR_COL_DQ30_TX_FE_1_0X2D_ZCODE_PDW,ANA_6_XACSR_COL_DQ31_TX_FE_1_0X37_ZCODE_PDW,ANA_11_XACSR_COL_DQ32_TX_FE_1_0X5_ZCODE_PDW,ANA_11_XACSR_COL_DQ33_TX_FE_1_0XF_ZCODE_PDW,ANA_11_XACSR_COL_DQ34_TX_FE_1_0X19_ZCODE_PDW,ANA_11_XACSR_COL_DQ35_TX_FE_1_0X23_ZCODE_PDW,ANA_11_XACSR_COL_DQ36_TX_FE_1_0X2D_ZCODE_PDW,ANA_11_XACSR_COL_DQ37_TX_FE_1_0X37_ZCODE_PDW,ANA_11_XACSR_COL_DQ38_TX_FE_1_0X41_ZCODE_PDW,ANA_10_XACSR_COL_DQ39_TX_FE_1_0X25_ZCODE_PDW,ANA_10_XACSR_COL_DQ40_TX_FE_1_0X2F_ZCODE_PDW,ANA_10_XACSR_COL_DQ41_TX_FE_1_0X39_ZCODE_PDW,ANA_9_XACSR_COL_DQ42_TX_FE_1_0X5_ZCODE_PDW,ANA_9_XACSR_COL_DQ43_TX_FE_1_0XF_ZCODE_PDW,ANA_9_XACSR_COL_DQ44_TX_FE_1_0X19_ZCODE_PDW,ANA_9_XACSR_COL_DQ45_TX_FE_1_0X23_ZCODE_PDW,ANA_9_XACSR_COL_DQ46_TX_FE_1_0X2D_ZCODE_PDW,ANA_9_XACSR_COL_DQ47_TX_FE_1_0X37_ZCODE_PDW,ANA_14_XACSR_COL_DQ48_TX_FE_1_0X5_ZCODE_PDW,ANA_14_XACSR_COL_DQ49_TX_FE_1_0XF_ZCODE_PDW,ANA_14_XACSR_COL_DQ50_TX_FE_1_0X19_ZCODE_PDW,ANA_14_XACSR_COL_DQ51_TX_FE_1_0X23_ZCODE_PDW,ANA_14_XACSR_COL_DQ52_TX_FE_1_0X2D_ZCODE_PDW,ANA_14_XACSR_COL_DQ53_TX_FE_1_0X37_ZCODE_PDW,ANA_14_XACSR_COL_DQ54_TX_FE_1_0X41_ZCODE_PDW,ANA_13_XACSR_COL_DQ55_TX_FE_1_0X25_ZCODE_PDW,ANA_13_XACSR_COL_DQ56_TX_FE_1_0X2F_ZCODE_PDW,ANA_13_XACSR_COL_DQ57_TX_FE_1_0X39_ZCODE_PDW,ANA_12_XACSR_COL_DQ58_TX_FE_1_0X5_ZCODE_PDW,ANA_12_XACSR_COL_DQ59_TX_FE_1_0XF_ZCODE_PDW,ANA_12_XACSR_COL_DQ60_TX_FE_1_0X19_ZCODE_PDW,ANA_12_XACSR_COL_DQ61_TX_FE_1_0X23_ZCODE_PDW,ANA_12_XACSR_COL_DQ62_TX_FE_1_0X2D_ZCODE_PDW,ANA_12_XACSR_COL_DQ63_TX_FE_1_0X37_ZCODE_PDW};

static const uint32_t M_ANA_ZCODE_PDR_DQ[64] = 
    {ANA_5_XACSR_COL_DQ0_TX_FE_2_0X6_ZCODE_PDR,ANA_5_XACSR_COL_DQ1_TX_FE_2_0X10_ZCODE_PDR,ANA_5_XACSR_COL_DQ2_TX_FE_2_0X1A_ZCODE_PDR,ANA_5_XACSR_COL_DQ3_TX_FE_2_0X24_ZCODE_PDR,ANA_5_XACSR_COL_DQ4_TX_FE_2_0X2E_ZCODE_PDR,ANA_5_XACSR_COL_DQ5_TX_FE_2_0X38_ZCODE_PDR,ANA_5_XACSR_COL_DQ6_TX_FE_2_0X42_ZCODE_PDR,ANA_4_XACSR_COL_DQ7_TX_FE_2_0X26_ZCODE_PDR,ANA_4_XACSR_COL_DQ8_TX_FE_2_0X30_ZCODE_PDR,ANA_4_XACSR_COL_DQ9_TX_FE_2_0X3A_ZCODE_PDR,ANA_3_XACSR_COL_DQ10_TX_FE_2_0X6_ZCODE_PDR,ANA_3_XACSR_COL_DQ11_TX_FE_2_0X10_ZCODE_PDR,ANA_3_XACSR_COL_DQ12_TX_FE_2_0X1A_ZCODE_PDR,ANA_3_XACSR_COL_DQ13_TX_FE_2_0X24_ZCODE_PDR,ANA_3_XACSR_COL_DQ14_TX_FE_2_0X2E_ZCODE_PDR,ANA_3_XACSR_COL_DQ15_TX_FE_2_0X38_ZCODE_PDR,ANA_8_XACSR_COL_DQ16_TX_FE_2_0X6_ZCODE_PDR,ANA_8_XACSR_COL_DQ17_TX_FE_2_0X10_ZCODE_PDR,ANA_8_XACSR_COL_DQ18_TX_FE_2_0X1A_ZCODE_PDR,ANA_8_XACSR_COL_DQ19_TX_FE_2_0X24_ZCODE_PDR,ANA_8_XACSR_COL_DQ20_TX_FE_2_0X2E_ZCODE_PDR,ANA_8_XACSR_COL_DQ21_TX_FE_2_0X38_ZCODE_PDR,ANA_8_XACSR_COL_DQ22_TX_FE_2_0X42_ZCODE_PDR,ANA_7_XACSR_COL_DQ23_TX_FE_2_0X26_ZCODE_PDR,ANA_7_XACSR_COL_DQ24_TX_FE_2_0X30_ZCODE_PDR,ANA_7_XACSR_COL_DQ25_TX_FE_2_0X3A_ZCODE_PDR,ANA_6_XACSR_COL_DQ26_TX_FE_2_0X6_ZCODE_PDR,ANA_6_XACSR_COL_DQ27_TX_FE_2_0X10_ZCODE_PDR,ANA_6_XACSR_COL_DQ28_TX_FE_2_0X1A_ZCODE_PDR,ANA_6_XACSR_COL_DQ29_TX_FE_2_0X24_ZCODE_PDR,ANA_6_XACSR_COL_DQ30_TX_FE_2_0X2E_ZCODE_PDR,ANA_6_XACSR_COL_DQ31_TX_FE_2_0X38_ZCODE_PDR,ANA_11_XACSR_COL_DQ32_TX_FE_2_0X6_ZCODE_PDR,ANA_11_XACSR_COL_DQ33_TX_FE_2_0X10_ZCODE_PDR,ANA_11_XACSR_COL_DQ34_TX_FE_2_0X1A_ZCODE_PDR,ANA_11_XACSR_COL_DQ35_TX_FE_2_0X24_ZCODE_PDR,ANA_11_XACSR_COL_DQ36_TX_FE_2_0X2E_ZCODE_PDR,ANA_11_XACSR_COL_DQ37_TX_FE_2_0X38_ZCODE_PDR,ANA_11_XACSR_COL_DQ38_TX_FE_2_0X42_ZCODE_PDR,ANA_10_XACSR_COL_DQ39_TX_FE_2_0X26_ZCODE_PDR,ANA_10_XACSR_COL_DQ40_TX_FE_2_0X30_ZCODE_PDR,ANA_10_XACSR_COL_DQ41_TX_FE_2_0X3A_ZCODE_PDR,ANA_9_XACSR_COL_DQ42_TX_FE_2_0X6_ZCODE_PDR,ANA_9_XACSR_COL_DQ43_TX_FE_2_0X10_ZCODE_PDR,ANA_9_XACSR_COL_DQ44_TX_FE_2_0X1A_ZCODE_PDR,ANA_9_XACSR_COL_DQ45_TX_FE_2_0X24_ZCODE_PDR,ANA_9_XACSR_COL_DQ46_TX_FE_2_0X2E_ZCODE_PDR,ANA_9_XACSR_COL_DQ47_TX_FE_2_0X38_ZCODE_PDR,ANA_14_XACSR_COL_DQ48_TX_FE_2_0X6_ZCODE_PDR,ANA_14_XACSR_COL_DQ49_TX_FE_2_0X10_ZCODE_PDR,ANA_14_XACSR_COL_DQ50_TX_FE_2_0X1A_ZCODE_PDR,ANA_14_XACSR_COL_DQ51_TX_FE_2_0X24_ZCODE_PDR,ANA_14_XACSR_COL_DQ52_TX_FE_2_0X2E_ZCODE_PDR,ANA_14_XACSR_COL_DQ53_TX_FE_2_0X38_ZCODE_PDR,ANA_14_XACSR_COL_DQ54_TX_FE_2_0X42_ZCODE_PDR,ANA_13_XACSR_COL_DQ55_TX_FE_2_0X26_ZCODE_PDR,ANA_13_XACSR_COL_DQ56_TX_FE_2_0X30_ZCODE_PDR,ANA_13_XACSR_COL_DQ57_TX_FE_2_0X3A_ZCODE_PDR,ANA_12_XACSR_COL_DQ58_TX_FE_2_0X6_ZCODE_PDR,ANA_12_XACSR_COL_DQ59_TX_FE_2_0X10_ZCODE_PDR,ANA_12_XACSR_COL_DQ60_TX_FE_2_0X1A_ZCODE_PDR,ANA_12_XACSR_COL_DQ61_TX_FE_2_0X24_ZCODE_PDR,ANA_12_XACSR_COL_DQ62_TX_FE_2_0X2E_ZCODE_PDR,ANA_12_XACSR_COL_DQ63_TX_FE_2_0X38_ZCODE_PDR};

static const uint32_t M_ANA_ZCODE_PUW_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_0_0X40_ZCODE_PUW,ANA_6_XACSR_COL_DMI1_TX_FE_0_0X40_ZCODE_PUW,ANA_9_XACSR_COL_DMI2_TX_FE_0_0X40_ZCODE_PUW,ANA_12_XACSR_COL_DMI3_TX_FE_0_0X40_ZCODE_PUW};

static const uint32_t M_ANA_ZCODE_X_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_0_0X40_ZCODE_X,ANA_6_XACSR_COL_DMI1_TX_FE_0_0X40_ZCODE_X,ANA_9_XACSR_COL_DMI2_TX_FE_0_0X40_ZCODE_X,ANA_12_XACSR_COL_DMI3_TX_FE_0_0X40_ZCODE_X};

static const uint32_t M_ANA_SEL_PUNB_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_0_0X40_SEL_PUNB,ANA_6_XACSR_COL_DMI1_TX_FE_0_0X40_SEL_PUNB,ANA_9_XACSR_COL_DMI2_TX_FE_0_0X40_SEL_PUNB,ANA_12_XACSR_COL_DMI3_TX_FE_0_0X40_SEL_PUNB};

static const uint32_t M_ANA_HIZ_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_0_0X40_HIZ,ANA_6_XACSR_COL_DMI1_TX_FE_0_0X40_HIZ,ANA_9_XACSR_COL_DMI2_TX_FE_0_0X40_HIZ,ANA_12_XACSR_COL_DMI3_TX_FE_0_0X40_HIZ};

static const uint32_t M_ANA_RX_LPBK_SEL_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_0_0X40_RX_LPBK_SEL,ANA_6_XACSR_COL_DMI1_TX_FE_0_0X40_RX_LPBK_SEL,ANA_9_XACSR_COL_DMI2_TX_FE_0_0X40_RX_LPBK_SEL,ANA_12_XACSR_COL_DMI3_TX_FE_0_0X40_RX_LPBK_SEL};

static const uint32_t M_ANA_ZCODE_PI_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_1_0X41_ZCODE_PI,ANA_6_XACSR_COL_DMI1_TX_FE_1_0X41_ZCODE_PI,ANA_9_XACSR_COL_DMI2_TX_FE_1_0X41_ZCODE_PI,ANA_12_XACSR_COL_DMI3_TX_FE_1_0X41_ZCODE_PI};

static const uint32_t M_ANA_ZCODE_PDW_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_1_0X41_ZCODE_PDW,ANA_6_XACSR_COL_DMI1_TX_FE_1_0X41_ZCODE_PDW,ANA_9_XACSR_COL_DMI2_TX_FE_1_0X41_ZCODE_PDW,ANA_12_XACSR_COL_DMI3_TX_FE_1_0X41_ZCODE_PDW};

static const uint32_t M_ANA_ZCODE_PDR_DMI[4] = 
    {ANA_3_XACSR_COL_DMI0_TX_FE_2_0X42_ZCODE_PDR,ANA_6_XACSR_COL_DMI1_TX_FE_2_0X42_ZCODE_PDR,ANA_9_XACSR_COL_DMI2_TX_FE_2_0X42_ZCODE_PDR,ANA_12_XACSR_COL_DMI3_TX_FE_2_0X42_ZCODE_PDR};

static const uint32_t M_ANA_TXSDL_CTRL_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP0,ANA_4_XACSR_COL_DQS0_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP0,ANA_7_XACSR_COL_DQS1_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP0,ANA_10_XACSR_COL_DQS2_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP0,ANA_13_XACSR_COL_DQS3_TXSDL_0_0X2_RX_TXSDL_CTRL_FSP1}};

static const uint32_t M_ANA_TXSDL_BANK_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP0,ANA_4_XACSR_COL_DQS0_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP0,ANA_7_XACSR_COL_DQS1_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP0,ANA_10_XACSR_COL_DQS2_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP0,ANA_13_XACSR_COL_DQS3_TXSDL_0_0X2_RX_TXSDL_BANK_EN_FSP1}};

static const uint32_t M_ANA_TXSDL_CAP_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXSDL_0_0X2_RX_TXSDL_CAP_EN_FSP0,ANA_4_XACSR_COL_DQS0_TXSDL_1_0X3_RX_TXSDL_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXSDL_0_0X2_RX_TXSDL_CAP_EN_FSP0,ANA_7_XACSR_COL_DQS1_TXSDL_1_0X3_RX_TXSDL_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXSDL_0_0X2_RX_TXSDL_CAP_EN_FSP0,ANA_10_XACSR_COL_DQS2_TXSDL_1_0X3_RX_TXSDL_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXSDL_0_0X2_RX_TXSDL_CAP_EN_FSP0,ANA_13_XACSR_COL_DQS3_TXSDL_1_0X3_RX_TXSDL_CAP_EN_FSP1}};

static const uint32_t M_ANA_RX_TXPBD_CTRL_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP0,ANA_4_XACSR_COL_DQS0_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP0,ANA_7_XACSR_COL_DQS1_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP0,ANA_10_XACSR_COL_DQS2_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP0,ANA_13_XACSR_COL_DQS3_TXPBD_0_0X4_RX_TXPBD_CTRL_FSP1}};

static const uint32_t M_ANA_RX_TXPBD_BANK_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQS0_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQS1_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQS2_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQS3_TXPBD_0_0X4_RX_TXPBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_RX_TXPBD_CAP_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQS0_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQS1_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQS2_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQS3_TXPBD_0_0X4_RX_TXPBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DUTYB_P_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_DQS0_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_DQS1_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_DQS2_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_DQS3_TXPBD_1_0X5_RX_TXPBD_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_DUTY_N_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_DQS0_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_DQS1_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_DQS1_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_DQS2_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_DQS2_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_DQS3_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_DQS3_TXPBD_1_0X5_RX_TXPBD_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_TX_T_TX_PBD_CTRL_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQS0_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQS1_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQS2_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQS3_T_PBD_0_0XE_TX_T_TX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_TX_T_TX_PBD_BANK_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQS0_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQS1_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQS2_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQS3_T_PBD_0_0XE_TX_T_TX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_TX_T_TX_PBD_CAP_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQS0_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQS1_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQS2_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQS3_T_PBD_0_0XE_TX_T_TX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DUTYB_P_DQST[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_DQS0_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_DQS1_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_DQS2_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_DQS3_T_PBD_1_0XF_TX_T_TX_PBD_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_DUTY_N_DQST[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_DQS0_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_DQS1_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_DQS2_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_DQS3_T_PBD_1_0XF_TX_T_TX_PBD_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_TX_C_TX_PBD_CTRL_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP0,ANA_4_XACSR_COL_DQS0_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP0,ANA_7_XACSR_COL_DQS1_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP0,ANA_10_XACSR_COL_DQS2_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP0,ANA_13_XACSR_COL_DQS3_C_PBD_0_0X14_TX_C_TX_PBD_CTRL_FSP1}};

static const uint32_t M_ANA_TX_C_TX_PBD_BANK_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP0,ANA_4_XACSR_COL_DQS0_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP0,ANA_7_XACSR_COL_DQS1_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP0,ANA_10_XACSR_COL_DQS2_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP0,ANA_13_XACSR_COL_DQS3_C_PBD_0_0X14_TX_C_TX_PBD_BANK_EN_FSP1}};

static const uint32_t M_ANA_TX_C_TX_PBD_CAP_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP0,ANA_4_XACSR_COL_DQS0_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP0,ANA_7_XACSR_COL_DQS1_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP0,ANA_10_XACSR_COL_DQS2_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP0,ANA_13_XACSR_COL_DQS3_C_PBD_0_0X14_TX_C_TX_PBD_CAP_EN_FSP1}};

static const uint32_t M_ANA_DUTYB_P_DQSC[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_DQS0_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_DQS1_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_DQS2_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_DQS3_C_PBD_1_0X15_TX_C_TX_PBD_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_DUTY_N_DQSC[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_DQS0_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_DQS1_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_DQS2_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_DQS3_C_PBD_1_0X15_TX_C_TX_PBD_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_PBD_DQ_CTRL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP0,ANA_4_XACSR_COL_MDL0_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP0,ANA_7_XACSR_COL_MDL1_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP0,ANA_10_XACSR_COL_MDL2_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP0,ANA_13_XACSR_COL_MDL3_DQ_PBD_0_0X18_PBD_DQ_CTRL_FSP1}};

static const uint32_t M_ANA_PBD_DQ_BANK_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQ_PBD_0_0X18_PBD_DQ_BANK_EN_FSP1}};

static const uint32_t M_ANA_PBD_DQ_CAP_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQ_PBD_0_0X18_PBD_DQ_CAP_EN_FSP1}};

static const uint32_t M_ANA_PBD_DQ_DUTYB_CTRLP[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_MDL0_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_MDL1_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_MDL2_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_MDL3_DQ_PBD_1_0X19_PBD_DQ_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_PBD_DQ_DUTY_CTRLN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_MDL0_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_MDL1_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_MDL2_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_MDL3_DQ_PBD_1_0X19_PBD_DQ_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_PBD_DQS_CTRL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP0,ANA_4_XACSR_COL_MDL0_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP0,ANA_7_XACSR_COL_MDL1_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP0,ANA_10_XACSR_COL_MDL2_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP0,ANA_13_XACSR_COL_MDL3_DQS_PBD_0_0X1A_PBD_DQS_CTRL_FSP1}};

static const uint32_t M_ANA_PBD_DQS_BANK_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQS_PBD_0_0X1A_PBD_DQS_BANK_EN_FSP1}};

static const uint32_t M_ANA_PBD_DQS_CAP_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQS_PBD_0_0X1A_PBD_DQS_CAP_EN_FSP1}};

static const uint32_t M_ANA_PBD_DQS_DUTYB_CTRLP[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP0,ANA_4_XACSR_COL_MDL0_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP0,ANA_7_XACSR_COL_MDL1_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP0,ANA_10_XACSR_COL_MDL2_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP0,ANA_13_XACSR_COL_MDL3_DQS_PBD_1_0X1B_PBD_DQS_DUTYB_CTRLP_FSP1}};

static const uint32_t M_ANA_PBD_DQS_DUTY_CTRLN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP0,ANA_4_XACSR_COL_MDL0_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP0,ANA_7_XACSR_COL_MDL1_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP0,ANA_10_XACSR_COL_MDL2_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP0,ANA_13_XACSR_COL_MDL3_DQS_PBD_1_0X1B_PBD_DQS_DUTY_CTRLN_FSP1}};

static const uint32_t M_ANA_SDL_DQ_CTRL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP0,ANA_4_XACSR_COL_MDL0_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP0,ANA_7_XACSR_COL_MDL1_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP0,ANA_10_XACSR_COL_MDL2_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP0,ANA_13_XACSR_COL_MDL3_DQ_SDL_0_0X1C_SDL_DQ_CTRL_FSP1}};

static const uint32_t M_ANA_SDL_DQ_BANK_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQ_SDL_0_0X1C_SDL_DQ_BANK_EN_FSP1}};

static const uint32_t M_ANA_SDL_DQ_CAP_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_SDL_0_0X1C_SDL_DQ_CAP_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQ_SDL_1_0X1D_SDL_DQ_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_SDL_0_0X1C_SDL_DQ_CAP_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQ_SDL_1_0X1D_SDL_DQ_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_SDL_0_0X1C_SDL_DQ_CAP_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQ_SDL_1_0X1D_SDL_DQ_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_SDL_0_0X1C_SDL_DQ_CAP_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQ_SDL_1_0X1D_SDL_DQ_CAP_EN_FSP1}};

static const uint32_t M_ANA_SDL_DQS_CTRL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP0,ANA_4_XACSR_COL_MDL0_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP0,ANA_7_XACSR_COL_MDL1_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP0,ANA_10_XACSR_COL_MDL2_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP0,ANA_13_XACSR_COL_MDL3_DQS_SDL_0_0X1E_SDL_DQS_CTRL_FSP1}};

static const uint32_t M_ANA_SDL_DQS_BANK_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQS_SDL_0_0X1E_SDL_DQS_BANK_EN_FSP1}};

static const uint32_t M_ANA_SDL_DQS_CAP_EN[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_SDL_0_0X1E_SDL_DQS_CAP_EN_FSP0,ANA_4_XACSR_COL_MDL0_DQS_SDL_1_0X1F_SDL_DQS_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_SDL_0_0X1E_SDL_DQS_CAP_EN_FSP0,ANA_7_XACSR_COL_MDL1_DQS_SDL_1_0X1F_SDL_DQS_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_SDL_0_0X1E_SDL_DQS_CAP_EN_FSP0,ANA_10_XACSR_COL_MDL2_DQS_SDL_1_0X1F_SDL_DQS_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_SDL_0_0X1E_SDL_DQS_CAP_EN_FSP0,ANA_13_XACSR_COL_MDL3_DQS_SDL_1_0X1F_SDL_DQS_CAP_EN_FSP1}};

static const uint32_t M_ANA_RXSDL_CTRL_R_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP0,ANA_4_XACSR_COL_DQS0_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP0,ANA_7_XACSR_COL_DQS1_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP0,ANA_10_XACSR_COL_DQS2_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP0,ANA_13_XACSR_COL_DQS3_RXSDL_0_0X6_RX_RXSDL_CTRL_R_FSP1}};

static const uint32_t M_ANA_RXSDL_CTRL_F_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP0,ANA_4_XACSR_COL_DQS0_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP0,ANA_7_XACSR_COL_DQS1_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP0,ANA_10_XACSR_COL_DQS2_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP0,ANA_13_XACSR_COL_DQS3_RXSDL_0_0X6_RX_RXSDL_CTRL_F_FSP1}};

static const uint32_t M_ANA_RXSDL_BANK_EN_R_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP0,ANA_4_XACSR_COL_DQS0_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP0,ANA_7_XACSR_COL_DQS1_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP0,ANA_10_XACSR_COL_DQS2_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP0,ANA_13_XACSR_COL_DQS3_RXSDL_0_0X6_RX_RXSDL_BANK_EN_R_FSP1}};

static const uint32_t M_ANA_RXSDL_BANK_EN_F_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP0,ANA_4_XACSR_COL_DQS0_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP0,ANA_7_XACSR_COL_DQS1_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP0,ANA_10_XACSR_COL_DQS2_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP0,ANA_13_XACSR_COL_DQS3_RXSDL_1_0X7_RX_RXSDL_BANK_EN_F_FSP1}};

static const uint32_t M_ANA_RXSDL_CAP_EN_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP0,ANA_4_XACSR_COL_DQS0_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP0,ANA_7_XACSR_COL_DQS1_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP0,ANA_10_XACSR_COL_DQS2_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP0,ANA_13_XACSR_COL_DQS3_RXSDL_1_0X7_RX_RXSDL_CAP_EN_FSP1}};

static const uint32_t M_ANA_RX_RXPBD_CTRL_R_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP0,ANA_4_XACSR_COL_DQS0_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP0,ANA_7_XACSR_COL_DQS1_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP0,ANA_10_XACSR_COL_DQS2_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP0,ANA_13_XACSR_COL_DQS3_RXPBD_0_0X8_RX_RXPBD_CTRL_R_FSP1}};

static const uint32_t M_ANA_RX_RXPBD_CTRL_F_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP0,ANA_4_XACSR_COL_DQS0_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP0,ANA_7_XACSR_COL_DQS1_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP0,ANA_10_XACSR_COL_DQS2_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP0,ANA_13_XACSR_COL_DQS3_RXPBD_0_0X8_RX_RXPBD_CTRL_F_FSP1}};

static const uint32_t M_ANA_RX_RXPBD_BANK_EN_R_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP0,ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP0,ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP0,ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP0,ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_BANK_EN_R_FSP1}};

static const uint32_t M_ANA_RX_RXPBD_BANK_EN_F_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP0,ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP0,ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP0,ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP0,ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_BANK_EN_F_FSP1}};

static const uint32_t M_ANA_RX_RXPBD_CAP_EN_R_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP0,ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP0,ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP0,ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP0,ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_CAP_EN_R_FSP1}};

static const uint32_t M_ANA_RX_RXPBD_CAP_EN_F_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP0,ANA_4_XACSR_COL_DQS0_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP1},
    {ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP0,ANA_7_XACSR_COL_DQS1_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP1},
    {ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP0,ANA_10_XACSR_COL_DQS2_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP1},
    {ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP0,ANA_13_XACSR_COL_DQS3_RXPBD_1_0X9_RX_RXPBD_CAP_EN_F_FSP1}};

static const uint32_t M_ANA_CROSS_SEL_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_XOVER_0_0X1_RX_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQS0_XOVER_0_0X1_RX_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQS1_XOVER_0_0X1_RX_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQS1_XOVER_0_0X1_RX_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQS2_XOVER_0_0X1_RX_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQS2_XOVER_0_0X1_RX_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQS3_XOVER_0_0X1_RX_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQS3_XOVER_0_0X1_RX_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_FINE_CROSS_SEL_DQS[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQS0_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQS1_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQS1_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQS2_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQS2_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQS3_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQS3_XOVER_0_0X1_RX_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_CROSS_RESETN_DQS[4] = 
    {ANA_4_XACSR_COL_DQS0_XOVER_0_0X1_RX_CROSS_RESETN,ANA_7_XACSR_COL_DQS1_XOVER_0_0X1_RX_CROSS_RESETN,ANA_10_XACSR_COL_DQS2_XOVER_0_0X1_RX_CROSS_RESETN,ANA_13_XACSR_COL_DQS3_XOVER_0_0X1_RX_CROSS_RESETN};

static const uint32_t M_ANA_CROSS_SEL_DQST[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQS0_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQS1_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQS2_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQS3_T_XOVER_0_0XD_TX_T_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_FINE_CROSS_SEL_DQST[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQS0_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQS1_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQS1_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQS2_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQS2_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQS3_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQS3_T_XOVER_0_0XD_TX_T_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_CROSS_RESETN_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_XOVER_0_0XD_TX_T_CROSS_RESETN,ANA_7_XACSR_COL_DQS1_T_XOVER_0_0XD_TX_T_CROSS_RESETN,ANA_10_XACSR_COL_DQS2_T_XOVER_0_0XD_TX_T_CROSS_RESETN,ANA_13_XACSR_COL_DQS3_T_XOVER_0_0XD_TX_T_CROSS_RESETN};

static const uint32_t M_ANA_CROSS_SEL_DQSC[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQS0_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQS1_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQS2_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQS3_C_XOVER_0_0X13_TX_C_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_FINE_CROSS_SEL_DQSC[4][2] = 
    {{ANA_4_XACSR_COL_DQS0_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_DQS0_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_DQS1_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_DQS1_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_DQS2_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_DQS2_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_DQS3_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_DQS3_C_XOVER_0_0X13_TX_C_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_CROSS_RESETN_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_XOVER_0_0X13_TX_C_CROSS_RESETN,ANA_7_XACSR_COL_DQS1_C_XOVER_0_0X13_TX_C_CROSS_RESETN,ANA_10_XACSR_COL_DQS2_C_XOVER_0_0X13_TX_C_CROSS_RESETN,ANA_13_XACSR_COL_DQS3_C_XOVER_0_0X13_TX_C_CROSS_RESETN};

static const uint32_t M_ANA_DQ_CROSS_SEL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP0,ANA_4_XACSR_COL_MDL0_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP0,ANA_7_XACSR_COL_MDL1_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP0,ANA_10_XACSR_COL_MDL2_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP0,ANA_13_XACSR_COL_MDL3_DQ_XOVER_0_0X16_DQ_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_DQ_FINE_CROSS_SEL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_MDL0_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_MDL1_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_MDL2_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_MDL3_DQ_XOVER_0_0X16_DQ_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_DQ_RESETN[4] = 
    {ANA_4_XACSR_COL_MDL0_DQ_XOVER_0_0X16_DQ_RESETN,ANA_7_XACSR_COL_MDL1_DQ_XOVER_0_0X16_DQ_RESETN,ANA_10_XACSR_COL_MDL2_DQ_XOVER_0_0X16_DQ_RESETN,ANA_13_XACSR_COL_MDL3_DQ_XOVER_0_0X16_DQ_RESETN};

static const uint32_t M_ANA_DQS_CROSS_SEL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP0,ANA_4_XACSR_COL_MDL0_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP0,ANA_7_XACSR_COL_MDL1_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP0,ANA_10_XACSR_COL_MDL2_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP0,ANA_13_XACSR_COL_MDL3_DQS_XOVER_0_0X17_DQS_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_DQS_FINE_CROSS_SEL[4][2] = 
    {{ANA_4_XACSR_COL_MDL0_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP0,ANA_4_XACSR_COL_MDL0_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP1},
    {ANA_7_XACSR_COL_MDL1_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP0,ANA_7_XACSR_COL_MDL1_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP1},
    {ANA_10_XACSR_COL_MDL2_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP0,ANA_10_XACSR_COL_MDL2_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP1},
    {ANA_13_XACSR_COL_MDL3_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP0,ANA_13_XACSR_COL_MDL3_DQS_XOVER_0_0X17_DQS_FINE_CROSS_SEL_FSP1}};

static const uint32_t M_ANA_DQS_RESETN[4] = 
    {ANA_4_XACSR_COL_MDL0_DQS_XOVER_0_0X17_DQS_RESETN,ANA_7_XACSR_COL_MDL1_DQS_XOVER_0_0X17_DQS_RESETN,ANA_10_XACSR_COL_MDL2_DQS_XOVER_0_0X17_DQS_RESETN,ANA_13_XACSR_COL_MDL3_DQS_XOVER_0_0X17_DQS_RESETN};

static const uint32_t M_ANA_LPBK_SEL_DQS[4] = 
    {ANA_4_XACSR_COL_DQS0_DQS0_FE_0_0X0_RX_LPBK_SEL,ANA_7_XACSR_COL_DQS1_DQS1_FE_0_0X0_RX_LPBK_SEL,ANA_10_XACSR_COL_DQS2_DQS2_FE_0_0X0_RX_LPBK_SEL,ANA_13_XACSR_COL_DQS3_DQS3_FE_0_0X0_RX_LPBK_SEL};

static const uint32_t M_ANA_DQS_RD_EN_SEL[4] = 
    {ANA_4_XACSR_COL_DQS0_DQS0_FE_0_0X0_RX_DQS_RD_EN_SEL,ANA_7_XACSR_COL_DQS1_DQS1_FE_0_0X0_RX_DQS_RD_EN_SEL,ANA_10_XACSR_COL_DQS2_DQS2_FE_0_0X0_RX_DQS_RD_EN_SEL,ANA_13_XACSR_COL_DQS3_DQS3_FE_0_0X0_RX_DQS_RD_EN_SEL};

static const uint32_t M_ANA_DQS_RESET[4] = 
    {ANA_4_XACSR_COL_DQS0_DQS0_FE_0_0X0_RX_DQS_RESET,ANA_7_XACSR_COL_DQS1_DQS1_FE_0_0X0_RX_DQS_RESET,ANA_10_XACSR_COL_DQS2_DQS2_FE_0_0X0_RX_DQS_RESET,ANA_13_XACSR_COL_DQS3_DQS3_FE_0_0X0_RX_DQS_RESET};

static const uint32_t M_ANA_INV_SEL_DQS[4] = 
    {ANA_4_XACSR_COL_DQS0_DQS0_FE_0_0X0_RX_INV_SEL,ANA_7_XACSR_COL_DQS1_DQS1_FE_0_0X0_RX_INV_SEL,ANA_10_XACSR_COL_DQS2_DQS2_FE_0_0X0_RX_INV_SEL,ANA_13_XACSR_COL_DQS3_DQS3_FE_0_0X0_RX_INV_SEL};

static const uint32_t M_ANA_EDGE_RESETB_DQS[4] = 
    {ANA_4_XACSR_COL_DQS0_DQS0_FE_0_0X0_RX_EDGE_RESETB,ANA_7_XACSR_COL_DQS1_DQS1_FE_0_0X0_RX_EDGE_RESETB,ANA_10_XACSR_COL_DQS2_DQS2_FE_0_0X0_RX_EDGE_RESETB,ANA_13_XACSR_COL_DQS3_DQS3_FE_0_0X0_RX_EDGE_RESETB};

static const uint32_t M_ANA_ZCODE_PUW_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_0_0XA_TX_T_ZCODE_PUW,ANA_7_XACSR_COL_DQS1_T_TX_FE_0_0XA_TX_T_ZCODE_PUW,ANA_10_XACSR_COL_DQS2_T_TX_FE_0_0XA_TX_T_ZCODE_PUW,ANA_13_XACSR_COL_DQS3_T_TX_FE_0_0XA_TX_T_ZCODE_PUW};

static const uint32_t M_ANA_ZCODE_X_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_0_0XA_TX_T_ZCODE_X,ANA_7_XACSR_COL_DQS1_T_TX_FE_0_0XA_TX_T_ZCODE_X,ANA_10_XACSR_COL_DQS2_T_TX_FE_0_0XA_TX_T_ZCODE_X,ANA_13_XACSR_COL_DQS3_T_TX_FE_0_0XA_TX_T_ZCODE_X};

static const uint32_t M_ANA_SEL_PUNB_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_0_0XA_TX_T_SEL_PUNB,ANA_7_XACSR_COL_DQS1_T_TX_FE_0_0XA_TX_T_SEL_PUNB,ANA_10_XACSR_COL_DQS2_T_TX_FE_0_0XA_TX_T_SEL_PUNB,ANA_13_XACSR_COL_DQS3_T_TX_FE_0_0XA_TX_T_SEL_PUNB};

static const uint32_t M_ANA_HIZ_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_0_0XA_TX_T_HIZ,ANA_7_XACSR_COL_DQS1_T_TX_FE_0_0XA_TX_T_HIZ,ANA_10_XACSR_COL_DQS2_T_TX_FE_0_0XA_TX_T_HIZ,ANA_13_XACSR_COL_DQS3_T_TX_FE_0_0XA_TX_T_HIZ};

static const uint32_t M_ANA_ZCODE_PI_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_1_0XB_TX_T_ZCODE_PI,ANA_7_XACSR_COL_DQS1_T_TX_FE_1_0XB_TX_T_ZCODE_PI,ANA_10_XACSR_COL_DQS2_T_TX_FE_1_0XB_TX_T_ZCODE_PI,ANA_13_XACSR_COL_DQS3_T_TX_FE_1_0XB_TX_T_ZCODE_PI};

static const uint32_t M_ANA_ZCODE_PDW_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_1_0XB_TX_T_ZCODE_PDW,ANA_7_XACSR_COL_DQS1_T_TX_FE_1_0XB_TX_T_ZCODE_PDW,ANA_10_XACSR_COL_DQS2_T_TX_FE_1_0XB_TX_T_ZCODE_PDW,ANA_13_XACSR_COL_DQS3_T_TX_FE_1_0XB_TX_T_ZCODE_PDW};

static const uint32_t M_ANA_ZCODE_PDR_DQST[4] = 
    {ANA_4_XACSR_COL_DQS0_T_TX_FE_2_0XC_TX_T_ZCODE_PDR,ANA_7_XACSR_COL_DQS1_T_TX_FE_2_0XC_TX_T_ZCODE_PDR,ANA_10_XACSR_COL_DQS2_T_TX_FE_2_0XC_TX_T_ZCODE_PDR,ANA_13_XACSR_COL_DQS3_T_TX_FE_2_0XC_TX_T_ZCODE_PDR};

static const uint32_t M_ANA_ZCODE_PUW_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_0_0X10_TX_C_ZCODE_PUW,ANA_7_XACSR_COL_DQS1_C_TX_FE_0_0X10_TX_C_ZCODE_PUW,ANA_10_XACSR_COL_DQS2_C_TX_FE_0_0X10_TX_C_ZCODE_PUW,ANA_13_XACSR_COL_DQS3_C_TX_FE_0_0X10_TX_C_ZCODE_PUW};

static const uint32_t M_ANA_ZCODE_X_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_0_0X10_TX_C_ZCODE_X,ANA_7_XACSR_COL_DQS1_C_TX_FE_0_0X10_TX_C_ZCODE_X,ANA_10_XACSR_COL_DQS2_C_TX_FE_0_0X10_TX_C_ZCODE_X,ANA_13_XACSR_COL_DQS3_C_TX_FE_0_0X10_TX_C_ZCODE_X};

static const uint32_t M_ANA_SEL_PUNB_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_0_0X10_TX_C_SEL_PUNB,ANA_7_XACSR_COL_DQS1_C_TX_FE_0_0X10_TX_C_SEL_PUNB,ANA_10_XACSR_COL_DQS2_C_TX_FE_0_0X10_TX_C_SEL_PUNB,ANA_13_XACSR_COL_DQS3_C_TX_FE_0_0X10_TX_C_SEL_PUNB};

static const uint32_t M_ANA_HIZ_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_0_0X10_TX_C_HIZ,ANA_7_XACSR_COL_DQS1_C_TX_FE_0_0X10_TX_C_HIZ,ANA_10_XACSR_COL_DQS2_C_TX_FE_0_0X10_TX_C_HIZ,ANA_13_XACSR_COL_DQS3_C_TX_FE_0_0X10_TX_C_HIZ};

static const uint32_t M_ANA_ZCODE_PI_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_1_0X11_TX_C_ZCODE_PI,ANA_7_XACSR_COL_DQS1_C_TX_FE_1_0X11_TX_C_ZCODE_PI,ANA_10_XACSR_COL_DQS2_C_TX_FE_1_0X11_TX_C_ZCODE_PI,ANA_13_XACSR_COL_DQS3_C_TX_FE_1_0X11_TX_C_ZCODE_PI};

static const uint32_t M_ANA_ZCODE_PDW_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_1_0X11_TX_C_ZCODE_PDW,ANA_7_XACSR_COL_DQS1_C_TX_FE_1_0X11_TX_C_ZCODE_PDW,ANA_10_XACSR_COL_DQS2_C_TX_FE_1_0X11_TX_C_ZCODE_PDW,ANA_13_XACSR_COL_DQS3_C_TX_FE_1_0X11_TX_C_ZCODE_PDW};

static const uint32_t M_ANA_ZCODE_PDR_DQSC[4] = 
    {ANA_4_XACSR_COL_DQS0_C_TX_FE_2_0X12_TX_C_ZCODE_PDR,ANA_7_XACSR_COL_DQS1_C_TX_FE_2_0X12_TX_C_ZCODE_PDR,ANA_10_XACSR_COL_DQS2_C_TX_FE_2_0X12_TX_C_ZCODE_PDR,ANA_13_XACSR_COL_DQS3_C_TX_FE_2_0X12_TX_C_ZCODE_PDR};

static const uint32_t M_ANA_PLL_FB_DIV_HCOUNT[2] = 
    {ANA_PLL_FB_DIV_0_FB_DIV_HCOUNT_FSP0,ANA_PLL_FB_DIV_0_FB_DIV_HCOUNT_FSP1};

static const uint32_t M_ANA_PLL_FB_DIV_LCOUNT[2] = 
    {ANA_PLL_FB_DIV_1_FB_DIV_LCOUNT_FSP0,ANA_PLL_FB_DIV_1_FB_DIV_LCOUNT_FSP1};

static const uint32_t M_ANA_PLL_OUT_DIV_HCOUNT[2] = 
    {ANA_PLL_OUT_DIV_0_OUT_DIV_HCOUNT_FSP0,ANA_PLL_OUT_DIV_0_OUT_DIV_HCOUNT_FSP1};

static const uint32_t M_ANA_PLL_OUT_DIV_MODE[2] = 
    {ANA_PLL_OUT_DIV_0_OUT_DIV_MODE_FSP0,ANA_PLL_OUT_DIV_1_OUT_DIV_MODE_FSP1};

static const uint32_t M_ANA_PLL_SEL_REFCLK_OUTPUT = ANA_PLL_OUT_DIV_0_SEL_REFCLK_OUTPUT;

static const uint32_t M_ANA_PLL_OUT_DIV_LCOUNT[2] = 
    {ANA_PLL_OUT_DIV_1_OUT_DIV_LCOUNT_FSP0,ANA_PLL_OUT_DIV_1_OUT_DIV_LCOUNT_FSP1};

static const uint32_t M_ANA_PLL_DAC_FILTER_BY_PASS = ANA_PLL_CTRL_DEBUG_0_DAC_FILTER_BY_PASS;

static const uint32_t M_ANA_PLL_PLL_EN = ANA_PLL_CTRL_DEBUG_0_PLL_EN;

static const uint32_t M_ANA_PLL_UP_DN_SWP = ANA_PLL_CTRL_DEBUG_0_UP_DN_SWP;

static const uint32_t M_ANA_PLL_DIV_RST_N = ANA_PLL_CTRL_DEBUG_0_DIV_RST_N;

static const uint32_t M_ANA_PLL_CP_BIAS_RES_CTRL[2] = 
    {ANA_PLL_CP_CTRL_0_CP_BIAS_RES_CTRL_FSP0,ANA_PLL_CP_CTRL_0_CP_BIAS_RES_CTRL_FSP1};

static const uint32_t M_ANA_PLL_CP_CMP_RES_CTRL[2] = 
    {ANA_PLL_CP_CTRL_0_CP_CMP_RES_CTRL_FSP0,ANA_PLL_CP_CTRL_0_CP_CMP_RES_CTRL_FSP1};

static const uint32_t M_ANA_PLL_MUX_VREF_SEL = ANA_PLL_MUX_VREF_SEL_0_MUX_VREF_SEL;

static const uint32_t M_ANA_PLL_VREF_DAC_IN_HI = ANA_PLL_VREF_DAC_IN_HI_0_VREF_DAC_IN_HI;

static const uint32_t M_ANA_PLL_VREF_DAC_IN_LO = ANA_PLL_VREF_DAC_IN_LO_0_VREF_DAC_IN_LO;

