
*** Running vivado
    with args -log equalizer_equalizer_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source equalizer_equalizer_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source equalizer_equalizer_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.cache/ip 
Command: synth_design -top equalizer_equalizer_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6156
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'equalizer_equalizer_0_1' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_1/synth/equalizer_equalizer_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'equalizer' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer.v:10]
INFO: [Synth 8-6157] synthesizing module 'equalizer_equalizer_Pipeline_VITIS_LOOP_56_2' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_equalizer_Pipeline_VITIS_LOOP_56_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'equalizer_flow_control_loop_pipe_sequential_init' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_flow_control_loop_pipe_sequential_init' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_equalizer_Pipeline_VITIS_LOOP_56_2' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_equalizer_Pipeline_VITIS_LOOP_56_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'equalizer_control_s_axi' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_control_s_axi.v:165]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_control_s_axi' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_store' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_srl' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_srl' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized0' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_mem' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_mem' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized0' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized1' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_srl__parameterized0' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_srl__parameterized0' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized1' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized2' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_srl__parameterized1' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_srl__parameterized1' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized2' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_store' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_load' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized3' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_mem__parameterized0' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_mem__parameterized0' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized3' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_load' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_write' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_reg_slice' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_reg_slice' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized4' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_srl__parameterized2' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_srl__parameterized2' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized4' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_throttle' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_reg_slice__parameterized0' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized5' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_srl__parameterized3' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_srl__parameterized3' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized5' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized6' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_srl__parameterized4' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_srl__parameterized4' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_fifo__parameterized6' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_throttle' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_reg_slice__parameterized1' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_write' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_read' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'equalizer_gmem_m_axi_reg_slice__parameterized2' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi_read' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_gmem_m_axi' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'equalizer_mul_32s_32s_32_1_1' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_mul_32s_32s_32_1_1' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'equalizer_regslice_both' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_regslice_both' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'equalizer_regslice_both__parameterized0' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_regslice_both__parameterized0' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'equalizer_regslice_both__parameterized1' [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_regslice_both__parameterized1' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'equalizer' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ipshared/c87f/hdl/verilog/equalizer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'equalizer_equalizer_0_1' (0#1) [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_1/synth/equalizer_equalizer_0_1.v:53]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module equalizer_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module equalizer_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TKEEP[3] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TKEEP[2] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TKEEP[1] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TKEEP[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TSTRB[3] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TSTRB[2] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TSTRB[1] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TSTRB[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TUSER[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TID[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r_TDEST[0] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1685.809 ; gain = 75.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.809 ; gain = 75.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.809 ; gain = 75.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1685.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_1/constraints/equalizer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_1/constraints/equalizer_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.runs/equalizer_equalizer_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.runs/equalizer_equalizer_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1771.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1772.953 ; gain = 1.094
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1772.953 ; gain = 162.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1772.953 ; gain = 162.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.runs/equalizer_equalizer_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1772.953 ; gain = 162.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'equalizer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'equalizer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'equalizer_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'equalizer_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'equalizer_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'equalizer_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'equalizer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'equalizer_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'equalizer_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'equalizer_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'equalizer_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'equalizer_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1772.953 ; gain = 162.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 9     
	   5 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               96 Bit    Registers := 6     
	               85 Bit    Registers := 1     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 11    
	               63 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 98    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 146   
+---Multipliers : 
	              32x32  Multipliers := 33    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	  86 Input   85 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 2     
	   3 Input   44 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 9     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 76    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 121   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_1_1_U14/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: Generating DSP mul_ln82_reg_1149_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln82_reg_1149_reg is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U14/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: register mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_32s_32s_32_1_1_U14/dout.
DSP Report: Generating DSP mul_ln82_reg_1149_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln82_reg_1149_reg is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: register mul_ln82_reg_1149_reg is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: operator mul_32s_32s_32_1_1_U14/dout is absorbed into DSP mul_ln82_reg_1149_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_30_load_reg_1393_reg is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: register signal_shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: register mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_30_load_reg_1393_reg is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: register signal_shift_reg_31_reg is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: register mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: register mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: register mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: operator mul_32s_32s_32_1_1_U46/dout is absorbed into DSP mul_32s_32s_32_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U44/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_29_reg is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: register signal_shift_reg_29_load_reg_1382_reg is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: register mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: Generating DSP mul_ln79_1_reg_1399_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_29_reg is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: register signal_shift_reg_29_load_reg_1382_reg is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: register mul_ln79_1_reg_1399_reg is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U44/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: register mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: register mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_32s_32s_32_1_1_U44/dout.
DSP Report: Generating DSP mul_ln79_1_reg_1399_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_1_reg_1399_reg is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: register mul_ln79_1_reg_1399_reg is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: register mul_ln79_1_reg_1399_reg is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: operator mul_32s_32s_32_1_1_U44/dout is absorbed into DSP mul_ln79_1_reg_1399_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U45/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: register signal_shift_reg_30_load_reg_1393_reg is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: register mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U45/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_30_reg is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: register signal_shift_reg_30_load_reg_1393_reg is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U45/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: register mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: register mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U45/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: register mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: operator mul_32s_32s_32_1_1_U45/dout is absorbed into DSP mul_32s_32s_32_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U43/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: register signal_shift_reg_27_load_reg_1371_reg is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: register mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U43/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_27_reg is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: register signal_shift_reg_27_load_reg_1371_reg is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U43/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: register mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: register mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U43/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: register mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: operator mul_32s_32s_32_1_1_U43/dout is absorbed into DSP mul_32s_32s_32_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U42/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_27_load_reg_1371_reg is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: register signal_shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: register mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U42/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_27_load_reg_1371_reg is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: register signal_shift_reg_28_reg is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U42/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: register mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: register mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U42/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: register mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: operator mul_32s_32s_32_1_1_U42/dout is absorbed into DSP mul_32s_32s_32_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U40/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_25_reg is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: register signal_shift_reg_25_load_reg_1344_reg is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: register mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: Generating DSP mul_ln79_5_reg_1361_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_25_reg is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: register signal_shift_reg_25_load_reg_1344_reg is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: register mul_ln79_5_reg_1361_reg is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U40/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: register mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: register mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_32s_32s_32_1_1_U40/dout.
DSP Report: Generating DSP mul_ln79_5_reg_1361_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_5_reg_1361_reg is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: register mul_ln79_5_reg_1361_reg is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: register mul_ln79_5_reg_1361_reg is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: operator mul_32s_32s_32_1_1_U40/dout is absorbed into DSP mul_ln79_5_reg_1361_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U41/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: register signal_shift_reg_26_load_reg_1355_reg is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: register mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U41/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_26_reg is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: register signal_shift_reg_26_load_reg_1355_reg is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U41/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: register mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: register mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U41/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: register mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: operator mul_32s_32s_32_1_1_U41/dout is absorbed into DSP mul_32s_32s_32_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U38/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_23_reg is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: register signal_shift_reg_23_load_reg_1328_reg is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: register mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: Generating DSP mul_ln79_7_reg_1339_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_23_reg is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: register signal_shift_reg_23_load_reg_1328_reg is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: register mul_ln79_7_reg_1339_reg is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U38/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: register mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: register mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: Generating DSP mul_ln79_7_reg_1339_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_7_reg_1339_reg is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: register mul_ln79_7_reg_1339_reg is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: register mul_ln79_7_reg_1339_reg is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_ln79_7_reg_1339_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U39/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_23_load_reg_1328_reg is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: register signal_shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: register mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U39/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_23_load_reg_1328_reg is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: register signal_shift_reg_24_reg is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U39/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: register mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: register mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U39/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: register mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: operator mul_32s_32s_32_1_1_U39/dout is absorbed into DSP mul_32s_32s_32_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_21_reg is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: register signal_shift_reg_21_load_reg_1306_reg is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul_ln79_9_reg_1323_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_21_reg is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: register signal_shift_reg_21_load_reg_1306_reg is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: register mul_ln79_9_reg_1323_reg is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul_ln79_9_reg_1323_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_9_reg_1323_reg is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: register mul_ln79_9_reg_1323_reg is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: register mul_ln79_9_reg_1323_reg is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_ln79_9_reg_1323_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: register signal_shift_reg_22_load_reg_1317_reg is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_22_reg is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: register signal_shift_reg_22_load_reg_1317_reg is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: register signal_shift_reg_19_load_reg_1295_reg is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_19_reg is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: register signal_shift_reg_19_load_reg_1295_reg is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_19_load_reg_1295_reg is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: register signal_shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_19_load_reg_1295_reg is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: register signal_shift_reg_20_reg is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U32/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_17_reg is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: register signal_shift_reg_17_load_reg_1268_reg is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: register mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: Generating DSP mul_ln79_13_reg_1285_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_17_reg is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: register signal_shift_reg_17_load_reg_1268_reg is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: register mul_ln79_13_reg_1285_reg is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U32/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: register mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: register mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: Generating DSP mul_ln79_13_reg_1285_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_13_reg_1285_reg is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: register mul_ln79_13_reg_1285_reg is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: register mul_ln79_13_reg_1285_reg is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_ln79_13_reg_1285_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: register signal_shift_reg_18_load_reg_1279_reg is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_18_reg is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: register signal_shift_reg_18_load_reg_1279_reg is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: register signal_shift_reg_15_load_reg_1257_reg is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_15_reg is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: register signal_shift_reg_15_load_reg_1257_reg is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U30/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_15_load_reg_1257_reg is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: register signal_shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: register mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U30/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_15_load_reg_1257_reg is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: register signal_shift_reg_16_reg is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U30/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: register mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: register mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U30/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: register mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: operator mul_32s_32s_32_1_1_U30/dout is absorbed into DSP mul_32s_32s_32_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U28/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_13_reg is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: register signal_shift_reg_13_load_reg_1235_reg is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: register mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: Generating DSP mul_ln79_17_reg_1252_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_13_reg is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: register signal_shift_reg_13_load_reg_1235_reg is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: register mul_ln79_17_reg_1252_reg is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U28/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: register mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: register mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_32s_32s_32_1_1_U28/dout.
DSP Report: Generating DSP mul_ln79_17_reg_1252_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_17_reg_1252_reg is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: register mul_ln79_17_reg_1252_reg is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: register mul_ln79_17_reg_1252_reg is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: operator mul_32s_32s_32_1_1_U28/dout is absorbed into DSP mul_ln79_17_reg_1252_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: register signal_shift_reg_14_load_reg_1246_reg is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: register mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_14_reg is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: register signal_shift_reg_14_load_reg_1246_reg is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: register mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: register mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: register mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: register signal_shift_reg_11_load_reg_1224_reg is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: register mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_11_reg is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: register signal_shift_reg_11_load_reg_1224_reg is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: register mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: register mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: register mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U26/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_11_load_reg_1224_reg is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: register signal_shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: register mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U26/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_11_load_reg_1224_reg is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: register signal_shift_reg_12_reg is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U26/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: register mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: register mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U26/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: register mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: register signal_shift_reg_9_load_reg_1208_reg is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: register mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_9_reg is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: register signal_shift_reg_9_load_reg_1208_reg is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: register mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: register mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: register mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U24/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_9_load_reg_1208_reg is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: register signal_shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: register mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U24/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_9_load_reg_1208_reg is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: register signal_shift_reg_10_reg is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U24/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: register mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: register mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U24/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: register mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U22/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_7_reg is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: register signal_shift_reg_7_load_reg_1186_reg is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: register mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: Generating DSP mul_ln79_23_reg_1203_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_7_reg is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: register signal_shift_reg_7_load_reg_1186_reg is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: register mul_ln79_23_reg_1203_reg is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U22/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: register mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: register mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: Generating DSP mul_ln79_23_reg_1203_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_23_reg_1203_reg is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: register mul_ln79_23_reg_1203_reg is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: register mul_ln79_23_reg_1203_reg is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln79_23_reg_1203_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U23/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: register signal_shift_reg_8_load_reg_1197_reg is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: register mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U23/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_8_reg is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: register signal_shift_reg_8_load_reg_1197_reg is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U23/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: register mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: register mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U23/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: register mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U21/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_4_load_reg_1170_reg is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: register signal_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: register mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U21/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_4_load_reg_1170_reg is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: register signal_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U21/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: register mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: register mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U21/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: register mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: operator mul_32s_32s_32_1_1_U21/dout is absorbed into DSP mul_32s_32s_32_1_1_U21/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U20/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: register signal_shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: register mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U20/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_5_reg is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: register signal_shift_reg_6_reg is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U20/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: register mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: register mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U20/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: register mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: operator mul_32s_32s_32_1_1_U20/dout is absorbed into DSP mul_32s_32s_32_1_1_U20/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U18/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_3_reg is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: register signal_shift_reg_3_load_reg_1159_reg is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: register mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: Generating DSP mul_ln79_27_reg_1176_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_3_reg is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: register signal_shift_reg_3_load_reg_1159_reg is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: register mul_ln79_27_reg_1176_reg is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U18/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: register mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: register mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_32s_32s_32_1_1_U18/dout.
DSP Report: Generating DSP mul_ln79_27_reg_1176_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_ln79_27_reg_1176_reg is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: register mul_ln79_27_reg_1176_reg is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: register mul_ln79_27_reg_1176_reg is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: operator mul_32s_32s_32_1_1_U18/dout is absorbed into DSP mul_ln79_27_reg_1176_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U19/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: register signal_shift_reg_4_load_reg_1170_reg is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: register mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U19/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_4_reg is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: register signal_shift_reg_4_load_reg_1170_reg is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U19/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: register mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: register mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U19/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: register mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: operator mul_32s_32s_32_1_1_U19/dout is absorbed into DSP mul_32s_32s_32_1_1_U19/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U17/dout, operation Mode is: A2*B2.
DSP Report: register signal_shift_reg_0_reg is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: register mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U17/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register signal_shift_reg_0_reg is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U17/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: register mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: register mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U17/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: register mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: operator mul_32s_32s_32_1_1_U17/dout is absorbed into DSP mul_32s_32s_32_1_1_U17/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U15/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: register signal_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: register mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U15/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: register signal_shift_reg_2_reg is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U15/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: register mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: register mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U15/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: register mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: operator mul_32s_32s_32_1_1_U15/dout is absorbed into DSP mul_32s_32s_32_1_1_U15/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U16/dout, operation Mode is: A2*B''.
DSP Report: register signal_shift_reg_0_reg is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: register signal_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: register mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U16/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register signal_shift_reg_0_reg is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: register signal_shift_reg_1_reg is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U16/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: register mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: register mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U16/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: register mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
DSP Report: operator mul_32s_32s_32_1_1_U16/dout is absorbed into DSP mul_32s_32s_32_1_1_U16/dout.
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module equalizer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module equalizer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module equalizer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module equalizer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[47]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[46]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[45]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[44]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[43]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[42]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[41]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[40]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[39]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[38]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[37]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[36]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[35]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[34]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[33]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[32]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[31]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[30]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[29]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[28]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[27]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[26]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[25]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[24]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[23]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[22]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[21]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[20]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[19]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[18]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[17]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[16]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[15]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[47]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[46]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[45]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[44]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[43]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[42]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[41]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[40]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[39]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[38]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[37]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[36]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[35]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[34]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[33]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[32]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[31]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[30]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[29]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[28]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[27]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[26]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[25]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[24]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[23]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[22]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[21]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[20]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[19]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[18]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln82_reg_1149_reg[17]__0) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[47]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[46]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[45]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[44]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[43]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[42]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[41]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[40]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[39]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[38]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[37]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[36]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[35]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[34]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[33]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[32]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[31]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[30]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[29]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[28]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[27]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[26]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[25]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[24]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[23]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[22]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[21]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[20]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[19]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[18]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[17]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[16]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[15]) is unused and will be removed from module equalizer.
WARNING: [Synth 8-3332] Sequential element (mul_ln79_1_reg_1399_reg[47]__0) is unused and will be removed from module equalizer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1772.953 ; gain = 162.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|equalizer   | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A2*B''           | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B2           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1772.953 ; gain = 162.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1802.965 ; gain = 192.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1848.906 ; gain = 238.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|equalizer   | grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/icmp_ln57_reg_284_pp0_iter6_reg_reg[0]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|equalizer   | grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|equalizer   | grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/ap_loop_exit_ready_pp0_iter7_reg_reg      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|equalizer   | ap_CS_fsm_reg[84]                                                                       | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|equalizer   | ap_CS_fsm_reg[7]                                                                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|equalizer   | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|equalizer   | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | (A'*B'')'          | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|equalizer   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|equalizer   | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   453|
|2     |DSP48E1  |    99|
|8     |LUT1     |    28|
|9     |LUT2     |  1024|
|10    |LUT3     |   899|
|11    |LUT4     |   746|
|12    |LUT5     |   262|
|13    |LUT6     |   263|
|14    |RAMB18E1 |     2|
|16    |SRL16E   |   241|
|17    |SRLC32E  |     2|
|18    |FDRE     |  4877|
|19    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1863.512 ; gain = 253.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 650 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1863.512 ; gain = 165.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1863.512 ; gain = 253.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1875.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 554 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1879.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28e77132
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 1879.242 ; gain = 268.781
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.runs/equalizer_equalizer_0_1_synth_1/equalizer_equalizer_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP equalizer_equalizer_0_1, cache-ID = 83b841fb0bba8731
INFO: [Coretcl 2-1174] Renamed 84 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.runs/equalizer_equalizer_0_1_synth_1/equalizer_equalizer_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file equalizer_equalizer_0_1_utilization_synth.rpt -pb equalizer_equalizer_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 19:54:18 2024...
