#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 955;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_QCH, QCH_CON_APBIF_RTC_QCH_ENABLE, QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_TOP_RTC_QCH, QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DTZPC_APM_QCH, QCH_CON_DTZPC_APM_QCH_ENABLE, QCH_CON_DTZPC_APM_QCH_CLOCK_REQ, QCH_CON_DTZPC_APM_QCH_EXPIRE_VAL, QCH_CON_DTZPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_GREBE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_DBG, QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_APM_CP_QCH_P, QCH_CON_I3C_APM_CP_QCH_P_ENABLE, QCH_CON_I3C_APM_CP_QCH_P_CLOCK_REQ, QCH_CON_I3C_APM_CP_QCH_P_EXPIRE_VAL, QCH_CON_I3C_APM_CP_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_APM_CP_QCH_S, DMYQCH_CON_I3C_APM_CP_QCH_S_ENABLE, DMYQCH_CON_I3C_APM_CP_QCH_S_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C_APM_CP_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_APM_PMIC_QCH_P, QCH_CON_I3C_APM_PMIC_QCH_P_ENABLE, QCH_CON_I3C_APM_PMIC_QCH_P_CLOCK_REQ, QCH_CON_I3C_APM_PMIC_QCH_P_EXPIRE_VAL, QCH_CON_I3C_APM_PMIC_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_APM_PMIC_QCH_S, DMYQCH_CON_I3C_APM_PMIC_QCH_S_ENABLE, DMYQCH_CON_I3C_APM_PMIC_QCH_S_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C_APM_PMIC_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_EXPIRE_VAL, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_C_VTS_QCH, QCH_CON_LHM_AXI_C_VTS_QCH_ENABLE, QCH_CON_LHM_AXI_C_VTS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_C_VTS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_APM_QCH, QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_C_CMGP_QCH, QCH_CON_LHS_AXI_C_CMGP_QCH_ENABLE, QCH_CON_LHS_AXI_C_CMGP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_C_CMGP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_APM_QCH, QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_DBGCORE_QCH, QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_SCAN2DRAM_QCH, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_LP_VTS_QCH, QCH_CON_LHS_AXI_LP_VTS_QCH_ENABLE, QCH_CON_LHS_AXI_LP_VTS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_LP_VTS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_VTS_QCH, QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PEM_QCH, QCH_CON_PEM_QCH_ENABLE, QCH_CON_PEM_QCH_CLOCK_REQ, QCH_CON_PEM_QCH_EXPIRE_VAL, QCH_CON_PEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_BUS_QCH_GREBE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_APM_QCH, QCH_CON_SPEEDY_APM_QCH_ENABLE, QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_SUB_APM_QCH, QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE, QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_GREBE, QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_DBG, QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_APM_QCH, QCH_CON_VGEN_LITE_APM_QCH_ENABLE, QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_EXPIRE_VAL, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_ACLK, QCH_CON_ABOX_QCH_ACLK_ENABLE, QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL, QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK_DSIF, QCH_CON_ABOX_QCH_BCLK_DSIF_ENABLE, QCH_CON_ABOX_QCH_BCLK_DSIF_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK_DSIF_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK_DSIF_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK0, QCH_CON_ABOX_QCH_BCLK0_ENABLE, QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK1, QCH_CON_ABOX_QCH_BCLK1_ENABLE, QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK2, QCH_CON_ABOX_QCH_BCLK2_ENABLE, QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK3, QCH_CON_ABOX_QCH_BCLK3_ENABLE, QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CPU, DMYQCH_CON_ABOX_QCH_CPU_ENABLE, DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK4, QCH_CON_ABOX_QCH_BCLK4_ENABLE, QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CNT, QCH_CON_ABOX_QCH_CNT_ENABLE, QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL, QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK5, QCH_CON_ABOX_QCH_BCLK5_ENABLE, QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CCLK_ASB, QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE, QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ, QCH_CON_ABOX_QCH_CCLK_ASB_EXPIRE_VAL, QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_SCLK, QCH_CON_ABOX_QCH_SCLK_ENABLE, QCH_CON_ABOX_QCH_SCLK_CLOCK_REQ, QCH_CON_ABOX_QCH_SCLK_EXPIRE_VAL, QCH_CON_ABOX_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK6, QCH_CON_ABOX_QCH_BCLK6_ENABLE, QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_CMU_AUD_QCH, QCH_CON_AUD_CMU_AUD_QCH_ENABLE, QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL, QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AUD_QCH, QCH_CON_D_TZPC_AUD_QCH_ENABLE, QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_AUD_QCH, QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE, QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_AUD_QCH, QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE, QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD0_QCH, QCH_CON_MAILBOX_AUD0_QCH_ENABLE, QCH_CON_MAILBOX_AUD0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD0_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD1_QCH, QCH_CON_MAILBOX_AUD1_QCH_ENABLE, QCH_CON_MAILBOX_AUD1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AUD_QCH, QCH_CON_PPMU_AUD_QCH_ENABLE, QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL, QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SMMU_AUD_QCH_S1, QCH_CON_SMMU_AUD_QCH_S1_ENABLE, QCH_CON_SMMU_AUD_QCH_S1_CLOCK_REQ, QCH_CON_SMMU_AUD_QCH_S1_EXPIRE_VAL, QCH_CON_SMMU_AUD_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SMMU_AUD_QCH_S2, QCH_CON_SMMU_AUD_QCH_S2_ENABLE, QCH_CON_SMMU_AUD_QCH_S2_CLOCK_REQ, QCH_CON_SMMU_AUD_QCH_S2_EXPIRE_VAL, QCH_CON_SMMU_AUD_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AUD_QCH, QCH_CON_SYSREG_AUD_QCH_ENABLE, QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL, QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_AUD_QCH, QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD_QCH, QCH_CON_WDT_AUD_QCH_ENABLE, QCH_CON_WDT_AUD_QCH_CLOCK_REQ, QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUS0_CMU_BUS0_QCH, QCH_CON_BUS0_CMU_BUS0_QCH_ENABLE, QCH_CON_BUS0_CMU_BUS0_QCH_CLOCK_REQ, QCH_CON_BUS0_CMU_BUS0_QCH_EXPIRE_VAL, QCH_CON_BUS0_CMU_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_CMUTOPC_QCH, QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE, QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ, QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL, QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CACHEAID_BUS0_QCH, QCH_CON_CACHEAID_BUS0_QCH_ENABLE, QCH_CON_CACHEAID_BUS0_QCH_CLOCK_REQ, QCH_CON_CACHEAID_BUS0_QCH_EXPIRE_VAL, QCH_CON_CACHEAID_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUS0_CMUREF_QCH, DMYQCH_CON_CMU_BUS0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUS0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUS0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUS0_QCH, QCH_CON_D_TZPC_BUS0_QCH_ENABLE, QCH_CON_D_TZPC_BUS0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUS0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_HSI1_QCH, QCH_CON_LHM_ACEL_D_HSI1_QCH_ENABLE, QCH_CON_LHM_ACEL_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_CSIS_QCH, QCH_CON_LHM_AXI_D0_CSIS_QCH_ENABLE, QCH_CON_LHM_AXI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_MCSC_QCH, QCH_CON_LHM_AXI_D0_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_TNR_QCH, QCH_CON_LHM_AXI_D0_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_CSIS_QCH, QCH_CON_LHM_AXI_D1_CSIS_QCH_ENABLE, QCH_CON_LHM_AXI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_MCSC_QCH, QCH_CON_LHM_AXI_D1_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_TNR_QCH, QCH_CON_LHM_AXI_D1_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_AUD_QCH, QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE, QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNS_QCH, QCH_CON_LHM_AXI_D_DNS_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_IPP_QCH, QCH_CON_LHM_AXI_D_IPP_QCH_ENABLE, QCH_CON_LHM_AXI_D_IPP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_IPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_SSP_QCH, QCH_CON_LHM_AXI_D_SSP_QCH_ENABLE, QCH_CON_LHM_AXI_D_SSP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_SSP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_VRA_QCH, QCH_CON_LHM_AXI_D_VRA_QCH_ENABLE, QCH_CON_LHM_AXI_D_VRA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_VRA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_AUD_QCH, QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE, QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CSIS_QCH, QCH_CON_LHS_AXI_P_CSIS_QCH_ENABLE, QCH_CON_LHS_AXI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI1_QCH, QCH_CON_LHS_AXI_P_HSI1_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_IPP_QCH, QCH_CON_LHS_AXI_P_IPP_QCH_ENABLE, QCH_CON_LHS_AXI_P_IPP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_IPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_ITP_QCH, QCH_CON_LHS_AXI_P_ITP_QCH_ENABLE, QCH_CON_LHS_AXI_P_ITP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_ITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MCSC_QCH, QCH_CON_LHS_AXI_P_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF0_QCH, QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF1_QCH, QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF2_QCH, QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF3_QCH, QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIC1_QCH, QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIS_QCH, QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_SSP_QCH, QCH_CON_LHS_AXI_P_SSP_QCH_ENABLE, QCH_CON_LHS_AXI_P_SSP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_SSP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_TNR_QCH, QCH_CON_LHS_AXI_P_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_P_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_VRA_QCH, QCH_CON_LHS_AXI_P_VRA_QCH_ENABLE, QCH_CON_LHS_AXI_P_VRA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_VRA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUS0_QCH, QCH_CON_SYSREG_BUS0_QCH_ENABLE, QCH_CON_SYSREG_BUS0_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUS0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D0_BUS0_QCH, QCH_CON_TREX_D0_BUS0_QCH_ENABLE, QCH_CON_TREX_D0_BUS0_QCH_CLOCK_REQ, QCH_CON_TREX_D0_BUS0_QCH_EXPIRE_VAL, QCH_CON_TREX_D0_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D1_BUS0_QCH, QCH_CON_TREX_D1_BUS0_QCH_ENABLE, QCH_CON_TREX_D1_BUS0_QCH_CLOCK_REQ, QCH_CON_TREX_D1_BUS0_QCH_EXPIRE_VAL, QCH_CON_TREX_D1_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_BUS0_QCH, QCH_CON_TREX_P_BUS0_QCH_ENABLE, QCH_CON_TREX_P_BUS0_QCH_CLOCK_REQ, QCH_CON_TREX_P_BUS0_QCH_EXPIRE_VAL, QCH_CON_TREX_P_BUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_AHB_SSS_QCH, QCH_CON_ADM_AHB_SSS_QCH_ENABLE, QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_SSS_QCH, QCH_CON_BAAW_D_SSS_QCH_ENABLE, QCH_CON_BAAW_D_SSS_QCH_CLOCK_REQ, QCH_CON_BAAW_D_SSS_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_DNC_QCH, QCH_CON_BAAW_P_DNC_QCH_ENABLE, QCH_CON_BAAW_P_DNC_QCH_CLOCK_REQ, QCH_CON_BAAW_P_DNC_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_VTS_QCH, QCH_CON_BAAW_P_VTS_QCH_ENABLE, QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUS1_CMU_BUS1_QCH, QCH_CON_BUS1_CMU_BUS1_QCH_ENABLE, QCH_CON_BUS1_CMU_BUS1_QCH_CLOCK_REQ, QCH_CON_BUS1_CMU_BUS1_QCH_EXPIRE_VAL, QCH_CON_BUS1_CMU_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CACHEAID_BUS1_QCH, QCH_CON_CACHEAID_BUS1_QCH_ENABLE, QCH_CON_CACHEAID_BUS1_QCH_CLOCK_REQ, QCH_CON_CACHEAID_BUS1_QCH_EXPIRE_VAL, QCH_CON_CACHEAID_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUS1_CMUREF_QCH, DMYQCH_CON_CMU_BUS1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUS1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUS1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DIT_QCH, QCH_CON_DIT_QCH_ENABLE, QCH_CON_DIT_QCH_CLOCK_REQ, QCH_CON_DIT_QCH_EXPIRE_VAL, QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUS1_QCH, QCH_CON_D_TZPC_BUS1_QCH_ENABLE, QCH_CON_D_TZPC_BUS1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUS1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D0_DNC_QCH, QCH_CON_LHM_ACEL_D0_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D0_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D0_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D0_G2D_QCH, QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D1_DNC_QCH, QCH_CON_LHM_ACEL_D1_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D1_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D1_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D1_G2D_QCH, QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D2_DNC_QCH, QCH_CON_LHM_ACEL_D2_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D2_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D2_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D2_G2D_QCH, QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D3_DNC_QCH, QCH_CON_LHM_ACEL_D3_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D3_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D3_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D4_DNC_QCH, QCH_CON_LHM_ACEL_D4_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D4_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D4_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_HSI0_QCH, QCH_CON_LHM_ACEL_D_HSI0_QCH_ENABLE, QCH_CON_LHM_ACEL_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_HSI2_QCH, QCH_CON_LHM_ACEL_D_HSI2_QCH_ENABLE, QCH_CON_LHM_ACEL_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_DPU_QCH, QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_MFC0_QCH, QCH_CON_LHM_AXI_D0_MFC0_QCH_ENABLE, QCH_CON_LHM_AXI_D0_MFC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_MFC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_DPU_QCH, QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_MFC0_QCH, QCH_CON_LHM_AXI_D1_MFC0_QCH_ENABLE, QCH_CON_LHM_AXI_D1_MFC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_MFC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_DPU_QCH, QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_APM_QCH, QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_SSS_QCH, QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE, QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_VTS_QCH, QCH_CON_LHM_AXI_D_VTS_QCH_ENABLE, QCH_CON_LHM_AXI_D_VTS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_VTS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_SSS_QCH, QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE, QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_D0BUS1_P0CORE_QCH, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_ENABLE, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DNC_QCH, QCH_CON_LHS_AXI_P_DNC_QCH_ENABLE, QCH_CON_LHS_AXI_P_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPU_QCH, QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G2D_QCH, QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI0_QCH, QCH_CON_LHS_AXI_P_HSI0_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI2_QCH, QCH_CON_LHS_AXI_P_HSI2_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MFC0_QCH, QCH_CON_LHS_AXI_P_MFC0_QCH_ENABLE, QCH_CON_LHS_AXI_P_MFC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MFC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU00_QCH, QCH_CON_LHS_AXI_P_NPU00_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU00_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU00_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU01_QCH, QCH_CON_LHS_AXI_P_NPU01_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU01_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU01_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU10_QCH, QCH_CON_LHS_AXI_P_NPU10_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU10_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU10_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU10_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU11_QCH, QCH_CON_LHS_AXI_P_NPU11_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU11_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU11_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU11_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIC0_QCH, QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_VTS_QCH, QCH_CON_LHS_AXI_P_VTS_QCH_ENABLE, QCH_CON_LHS_AXI_P_VTS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_VTS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_QCH, QCH_CON_PDMA_QCH_ENABLE, QCH_CON_PDMA_QCH_CLOCK_REQ, QCH_CON_PDMA_QCH_EXPIRE_VAL, QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA_QCH, QCH_CON_QE_PDMA_QCH_ENABLE, QCH_CON_QE_PDMA_QCH_CLOCK_REQ, QCH_CON_QE_PDMA_QCH_EXPIRE_VAL, QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RTIC_QCH, QCH_CON_QE_RTIC_QCH_ENABLE, QCH_CON_QE_RTIC_QCH_CLOCK_REQ, QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA_QCH, QCH_CON_QE_SPDMA_QCH_ENABLE, QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SSS_QCH, QCH_CON_QE_SSS_QCH_ENABLE, QCH_CON_QE_SSS_QCH_CLOCK_REQ, QCH_CON_QE_SSS_QCH_EXPIRE_VAL, QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_EXPIRE_VAL, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SBIC_QCH, QCH_CON_SBIC_QCH_ENABLE, QCH_CON_SBIC_QCH_CLOCK_REQ, QCH_CON_SBIC_QCH_EXPIRE_VAL, QCH_CON_SBIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA_QCH, QCH_CON_SPDMA_QCH_ENABLE, QCH_CON_SPDMA_QCH_CLOCK_REQ, QCH_CON_SPDMA_QCH_EXPIRE_VAL, QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_QCH, QCH_CON_SSS_QCH_ENABLE, QCH_CON_SSS_QCH_CLOCK_REQ, QCH_CON_SSS_QCH_EXPIRE_VAL, QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_ACVPS_QCH, QCH_CON_SYSMMU_S2_ACVPS_QCH_ENABLE, QCH_CON_SYSMMU_S2_ACVPS_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S2_ACVPS_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_S2_ACVPS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_DIT_QCH, QCH_CON_SYSMMU_S2_DIT_QCH_ENABLE, QCH_CON_SYSMMU_S2_DIT_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S2_DIT_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_S2_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_SBIC_QCH, QCH_CON_SYSMMU_S2_SBIC_QCH_ENABLE, QCH_CON_SYSMMU_S2_SBIC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S2_SBIC_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_S2_SBIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_SECU_QCH, QCH_CON_SYSMMU_S2_SECU_QCH_ENABLE, QCH_CON_SYSMMU_S2_SECU_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S2_SECU_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_S2_SECU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUS1_QCH, QCH_CON_SYSREG_BUS1_QCH_ENABLE, QCH_CON_SYSREG_BUS1_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUS1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D0_BUS1_QCH, QCH_CON_TREX_D0_BUS1_QCH_ENABLE, QCH_CON_TREX_D0_BUS1_QCH_CLOCK_REQ, QCH_CON_TREX_D0_BUS1_QCH_EXPIRE_VAL, QCH_CON_TREX_D0_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D1_BUS1_QCH, QCH_CON_TREX_D1_BUS1_QCH_ENABLE, QCH_CON_TREX_D1_BUS1_QCH_CLOCK_REQ, QCH_CON_TREX_D1_BUS1_QCH_EXPIRE_VAL, QCH_CON_TREX_D1_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_BUS1_QCH, QCH_CON_TREX_P_BUS1_QCH_ENABLE, QCH_CON_TREX_P_BUS1_QCH_CLOCK_REQ, QCH_CON_TREX_P_BUS1_QCH_EXPIRE_VAL, QCH_CON_TREX_P_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_RB_BUS1_QCH, QCH_CON_TREX_RB_BUS1_QCH_ENABLE, QCH_CON_TREX_RB_BUS1_QCH_CLOCK_REQ, QCH_CON_TREX_RB_BUS1_QCH_EXPIRE_VAL, QCH_CON_TREX_RB_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_BUS1_QCH, QCH_CON_VGEN_LITE_BUS1_QCH_ENABLE, QCH_CON_VGEN_LITE_BUS1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_BUS1_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PDMA_QCH, QCH_CON_VGEN_PDMA_QCH_ENABLE, QCH_CON_VGEN_PDMA_QCH_CLOCK_REQ, QCH_CON_VGEN_PDMA_QCH_EXPIRE_VAL, QCH_CON_VGEN_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_S0, QCH_CON_ADC_CMGP_QCH_S0_ENABLE, QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_S1, QCH_CON_ADC_CMGP_QCH_S1_ENABLE, QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_OSC, DMYQCH_CON_ADC_CMGP_QCH_OSC_ENABLE, DMYQCH_CON_ADC_CMGP_QCH_OSC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADC_CMGP_QCH_OSC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMGP_CMU_CMGP_QCH, QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DBGCORE_UART_CMGP_QCH, QCH_CON_DBGCORE_UART_CMGP_QCH_ENABLE, QCH_CON_DBGCORE_UART_CMGP_QCH_CLOCK_REQ, QCH_CON_DBGCORE_UART_CMGP_QCH_EXPIRE_VAL, QCH_CON_DBGCORE_UART_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CMGP_QCH, QCH_CON_D_TZPC_CMGP_QCH_ENABLE, QCH_CON_D_TZPC_CMGP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CMGP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_CMGP_QCH, QCH_CON_GPIO_CMGP_QCH_ENABLE, QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ, QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL, QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP0_QCH, QCH_CON_I2C_CMGP0_QCH_ENABLE, QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP1_QCH, QCH_CON_I2C_CMGP1_QCH_ENABLE, QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP2_QCH, QCH_CON_I2C_CMGP2_QCH_ENABLE, QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP3_QCH, QCH_CON_I2C_CMGP3_QCH_ENABLE, QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_C_CMGP_QCH, QCH_CON_LHM_AXI_C_CMGP_QCH_ENABLE, QCH_CON_LHM_AXI_C_CMGP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_C_CMGP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP_QCH, QCH_CON_SYSREG_CMGP_QCH_ENABLE, QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2APM_QCH, QCH_CON_SYSREG_CMGP2APM_QCH_ENABLE, QCH_CON_SYSREG_CMGP2APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2PMU_AP_QCH, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP0_QCH, QCH_CON_USI_CMGP0_QCH_ENABLE, QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP1_QCH, QCH_CON_USI_CMGP1_QCH_ENABLE, QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP2_QCH, QCH_CON_USI_CMGP2_QCH_ENABLE, QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP3_QCH, QCH_CON_USI_CMGP3_QCH_ENABLE, QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_TOP_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_TOP_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_TOP_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_TOP_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_TOP_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_TOP_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_QCH, DMYQCH_CON_OTP_QCH_ENABLE, DMYQCH_CON_OTP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D0_QCH, QCH_CON_ACE_SLICE_G3D0_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D0_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D0_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_QCH, QCH_CON_ACE_SLICE_G3D1_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D2_QCH, QCH_CON_ACE_SLICE_G3D2_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D2_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D2_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D3_QCH, QCH_CON_ACE_SLICE_G3D3_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D3_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D3_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BDU_QCH, QCH_CON_BDU_QCH_ENABLE, QCH_CON_BDU_QCH_CLOCK_REQ, QCH_CON_BDU_QCH_EXPIRE_VAL, QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_QCH, DMYQCH_CON_CCI_QCH_ENABLE, DMYQCH_CON_CCI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CORE_CMUREF_QCH, DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORE_CMU_CORE_QCH, QCH_CON_CORE_CMU_CORE_QCH_ENABLE, QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CORE_QCH, QCH_CON_D_TZPC_CORE_QCH_ENABLE, QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D0_CLUSTER0_QCH, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D0_G3D_QCH, QCH_CON_LHM_ACE_D0_G3D_QCH_ENABLE, QCH_CON_LHM_ACE_D0_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D0_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D1_CLUSTER0_QCH, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D1_G3D_QCH, QCH_CON_LHM_ACE_D1_G3D_QCH_ENABLE, QCH_CON_LHM_ACE_D1_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D1_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D2_G3D_QCH, QCH_CON_LHM_ACE_D2_G3D_QCH_ENABLE, QCH_CON_LHM_ACE_D2_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D2_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D3_G3D_QCH, QCH_CON_LHM_ACE_D3_G3D_QCH_ENABLE, QCH_CON_LHM_ACE_D3_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D3_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_CSSYS_QCH, QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_L_CORE_QCH, QCH_CON_LHM_AXI_L_CORE_QCH_ENABLE, QCH_CON_LHM_AXI_L_CORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_L_CORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_D0BUS1_P0CORE_QCH, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_ENABLE, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T_BDU_QCH, QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_L_CORE_QCH, QCH_CON_LHS_AXI_L_CORE_QCH_ENABLE, QCH_CON_LHS_AXI_L_CORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_L_CORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_APM_QCH, QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL0_QCH, QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL2_QCH, QCH_CON_LHS_AXI_P_CPUCL2_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3D_QCH, QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D_QCH, QCH_CON_PPCFW_G3D_QCH_ENABLE, QCH_CON_PPCFW_G3D_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_0_QCH, QCH_CON_PPC_CPUCL0_0_QCH_ENABLE, QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_1_QCH, QCH_CON_PPC_CPUCL0_1_QCH_ENABLE, QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL2_0_QCH, QCH_CON_PPC_CPUCL2_0_QCH_ENABLE, QCH_CON_PPC_CPUCL2_0_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL2_0_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL2_1_QCH, QCH_CON_PPC_CPUCL2_1_QCH_ENABLE, QCH_CON_PPC_CPUCL2_1_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL2_1_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D0_QCH, QCH_CON_PPC_G3D0_QCH_ENABLE, QCH_CON_PPC_G3D0_QCH_CLOCK_REQ, QCH_CON_PPC_G3D0_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D1_QCH, QCH_CON_PPC_G3D1_QCH_ENABLE, QCH_CON_PPC_G3D1_QCH_CLOCK_REQ, QCH_CON_PPC_G3D1_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D2_QCH, QCH_CON_PPC_G3D2_QCH_ENABLE, QCH_CON_PPC_G3D2_QCH_CLOCK_REQ, QCH_CON_PPC_G3D2_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D3_QCH, QCH_CON_PPC_G3D3_QCH_ENABLE, QCH_CON_PPC_G3D3_QCH_CLOCK_REQ, QCH_CON_PPC_G3D3_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IRPS0_QCH, QCH_CON_PPC_IRPS0_QCH_ENABLE, QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ, QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL, QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IRPS1_QCH, QCH_CON_PPC_IRPS1_QCH_ENABLE, QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ, QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL, QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_0_QCH, QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_1_QCH, QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL2_0_QCH, QCH_CON_PPMU_CPUCL2_0_QCH_ENABLE, QCH_CON_PPMU_CPUCL2_0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL2_0_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL2_1_QCH, QCH_CON_PPMU_CPUCL2_1_QCH_ENABLE, QCH_CON_PPMU_CPUCL2_1_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL2_1_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D0_QCH, QCH_CON_PPMU_G3D0_QCH_ENABLE, QCH_CON_PPMU_G3D0_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D0_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D1_QCH, QCH_CON_PPMU_G3D1_QCH_ENABLE, QCH_CON_PPMU_G3D1_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D1_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D2_QCH, QCH_CON_PPMU_G3D2_QCH_ENABLE, QCH_CON_PPMU_G3D2_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D2_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D3_QCH, QCH_CON_PPMU_G3D3_QCH_ENABLE, QCH_CON_PPMU_G3D3_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D3_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D0_QCH, QCH_CON_SYSMMU_G3D0_QCH_ENABLE, QCH_CON_SYSMMU_G3D0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D1_QCH, QCH_CON_SYSMMU_G3D1_QCH_ENABLE, QCH_CON_SYSMMU_G3D1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D2_QCH, QCH_CON_SYSMMU_G3D2_QCH_ENABLE, QCH_CON_SYSMMU_G3D2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D2_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D3_QCH, QCH_CON_SYSMMU_G3D3_QCH_ENABLE, QCH_CON_SYSMMU_G3D3_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D3_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CORE_QCH, QCH_CON_SYSREG_CORE_QCH_ENABLE, QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_CORE_QCH, QCH_CON_TREX_D_CORE_QCH_ENABLE, QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P0_CORE_QCH, QCH_CON_TREX_P0_CORE_QCH_ENABLE, QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P1_CORE_QCH, QCH_CON_TREX_P1_CORE_QCH_ENABLE, QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CLUSTER0_QCH, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BPS_CPUCL0_QCH, QCH_CON_BPS_CPUCL0_QCH_ENABLE, QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_SCLK, QCH_CON_CPUCL0_QCH_SCLK_ENABLE, QCH_CON_CPUCL0_QCH_SCLK_CLOCK_REQ, QCH_CON_CPUCL0_QCH_SCLK_EXPIRE_VAL, QCH_CON_CPUCL0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_ATCLK, QCH_CON_CPUCL0_QCH_ATCLK_ENABLE, QCH_CON_CPUCL0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CPUCL0_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CPUCL0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_PDBGCLK, QCH_CON_CPUCL0_QCH_PDBGCLK_ENABLE, QCH_CON_CPUCL0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CPUCL0_QCH_PDBGCLK_EXPIRE_VAL, QCH_CON_CPUCL0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_GIC, QCH_CON_CPUCL0_QCH_GIC_ENABLE, QCH_CON_CPUCL0_QCH_GIC_CLOCK_REQ, QCH_CON_CPUCL0_QCH_GIC_EXPIRE_VAL, QCH_CON_CPUCL0_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_DBG_PD, QCH_CON_CPUCL0_QCH_DBG_PD_ENABLE, QCH_CON_CPUCL0_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CPUCL0_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CPUCL0_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_PCLK, QCH_CON_CPUCL0_QCH_PCLK_ENABLE, QCH_CON_CPUCL0_QCH_PCLK_CLOCK_REQ, QCH_CON_CPUCL0_QCH_PCLK_EXPIRE_VAL, QCH_CON_CPUCL0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_PERIPHCLK, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_QCH, QCH_CON_CSSYS_QCH_ENABLE, QCH_CON_CSSYS_QCH_CLOCK_REQ, QCH_CON_CSSYS_QCH_EXPIRE_VAL, QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_CPUCL0_QCH, QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T0_CLUSTER0_QCH, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T0_CLUSTER2_QCH, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_ENABLE, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T1_CLUSTER0_QCH, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T1_CLUSTER2_QCH, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_ENABLE, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T2_CLUSTER0_QCH, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T3_CLUSTER0_QCH, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T4_CLUSTER0_QCH, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T5_CLUSTER0_QCH, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T_BDU_QCH, QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_DBGCORE_QCH, QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_CSSYS_QCH, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_DBGCORE_QCH, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_ETR_QCH, QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_STM_QCH, QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL0_QCH, QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D0_CLUSTER0_QCH, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D1_CLUSTER0_QCH, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T0_CLUSTER0_QCH, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T1_CLUSTER0_QCH, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T2_CLUSTER0_QCH, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T3_CLUSTER0_QCH, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T4_CLUSTER0_QCH, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T5_CLUSTER0_QCH, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_CSSYS_QCH, QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_CSSYS_QCH, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_DBGCORE_QCH, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_ETR_QCH, QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_STM_QCH, QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_QCH, QCH_CON_SECJTAG_QCH_ENABLE, QCH_CON_SECJTAG_QCH_CLOCK_REQ, QCH_CON_SECJTAG_QCH_EXPIRE_VAL, QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_CPUCL0_QCH, QCH_CON_TREX_CPUCL0_QCH_ENABLE, QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_MID, DMYQCH_CON_CPUCL1_QCH_MID_ENABLE, DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_CMU_CPUCL2_QCH, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL2_QCH, QCH_CON_D_TZPC_CPUCL2_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_CPUCL2_QCH, QCH_CON_HPM_APBIF_CPUCL2_QCH_ENABLE, QCH_CON_HPM_APBIF_CPUCL2_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL2_QCH, QCH_CON_LHM_AXI_P_CPUCL2_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL2_QCH, QCH_CON_SYSREG_CPUCL2_QCH_ENABLE, QCH_CON_SYSREG_CPUCL2_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_CMU_CSIS_QCH, QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE, QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ, QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL, QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_C2_CSIS, QCH_CON_CSIS_PDP_QCH_C2_CSIS_ENABLE, QCH_CON_CSIS_PDP_QCH_C2_CSIS_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_C2_CSIS_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_C2_CSIS_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS0, QCH_CON_CSIS_PDP_QCH_CSIS0_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS0_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS0_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS1, QCH_CON_CSIS_PDP_QCH_CSIS1_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS1_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS1_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS2, QCH_CON_CSIS_PDP_QCH_CSIS2_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS2_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS2_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS3, QCH_CON_CSIS_PDP_QCH_CSIS3_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS3_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS3_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS3_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS4, QCH_CON_CSIS_PDP_QCH_CSIS4_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS4_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS4_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS4_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS_DMA, QCH_CON_CSIS_PDP_QCH_CSIS_DMA_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS_DMA_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS_DMA_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_PDP_TOP, QCH_CON_CSIS_PDP_QCH_PDP_TOP_ENABLE, QCH_CON_CSIS_PDP_QCH_PDP_TOP_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_PDP_TOP_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS5, QCH_CON_CSIS_PDP_QCH_CSIS5_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS5_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS5_EXPIRE_VAL, QCH_CON_CSIS_PDP_QCH_CSIS5_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CSIS_QCH, QCH_CON_D_TZPC_CSIS_QCH_ENABLE, QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_SOTF0_IPPCSIS_QCH, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_SOTF1_IPPCSIS_QCH, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_SOTF2_IPPCSIS_QCH, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_MCSCCSIS_QCH, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_ENABLE, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ZOTF0_IPPCSIS_QCH, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ZOTF1_IPPCSIS_QCH, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_ZOTF2_IPPCSIS_QCH, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CSIS_QCH, QCH_CON_LHM_AXI_P_CSIS_QCH_ENABLE, QCH_CON_LHM_AXI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_CSISIPP_QCH, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_CSISIPP_QCH, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_CSISIPP_QCH, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_CSISIPP_QCH, QCH_CON_LHS_AST_VO_CSISIPP_QCH_ENABLE, QCH_CON_LHS_AST_VO_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_CSIS_QCH, QCH_CON_LHS_AXI_D0_CSIS_QCH_ENABLE, QCH_CON_LHS_AXI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_CSIS_QCH, QCH_CON_LHS_AXI_D1_CSIS_QCH_ENABLE, QCH_CON_LHS_AXI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_CSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CSISPERIC1_QCH, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_ENABLE, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OIS_MCU_TOP_QCH_A, QCH_CON_OIS_MCU_TOP_QCH_A_ENABLE, QCH_CON_OIS_MCU_TOP_QCH_A_CLOCK_REQ, QCH_CON_OIS_MCU_TOP_QCH_A_EXPIRE_VAL, QCH_CON_OIS_MCU_TOP_QCH_A_IGNORE_FORCE_PM_EN),
	CLK_QCH(OIS_MCU_TOP_QCH_H, QCH_CON_OIS_MCU_TOP_QCH_H_ENABLE, QCH_CON_OIS_MCU_TOP_QCH_H_CLOCK_REQ, QCH_CON_OIS_MCU_TOP_QCH_H_EXPIRE_VAL, QCH_CON_OIS_MCU_TOP_QCH_H_IGNORE_FORCE_PM_EN),
	CLK_QCH(OIS_MCU_TOP_QCH_D, QCH_CON_OIS_MCU_TOP_QCH_D_ENABLE, QCH_CON_OIS_MCU_TOP_QCH_D_CLOCK_REQ, QCH_CON_OIS_MCU_TOP_QCH_D_EXPIRE_VAL, QCH_CON_OIS_MCU_TOP_QCH_D_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CSIS_DMA0_CSIS_QCH, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_ENABLE, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_CLOCK_REQ, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_EXPIRE_VAL, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CSIS_DMA1_CSIS_QCH, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_ENABLE, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_CLOCK_REQ, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_EXPIRE_VAL, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_PDP_STAT_CSIS_QCH, QCH_CON_PPMU_PDP_STAT_CSIS_QCH_ENABLE, QCH_CON_PPMU_PDP_STAT_CSIS_QCH_CLOCK_REQ, QCH_CON_PPMU_PDP_STAT_CSIS_QCH_EXPIRE_VAL, QCH_CON_PPMU_PDP_STAT_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_STRP_CSIS_QCH, QCH_CON_PPMU_STRP_CSIS_QCH_ENABLE, QCH_CON_PPMU_STRP_CSIS_QCH_CLOCK_REQ, QCH_CON_PPMU_STRP_CSIS_QCH_EXPIRE_VAL, QCH_CON_PPMU_STRP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ZSL_CSIS_QCH, QCH_CON_PPMU_ZSL_CSIS_QCH_ENABLE, QCH_CON_PPMU_ZSL_CSIS_QCH_CLOCK_REQ, QCH_CON_PPMU_ZSL_CSIS_QCH_EXPIRE_VAL, QCH_CON_PPMU_ZSL_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA0_QCH, QCH_CON_QE_CSIS_DMA0_QCH_ENABLE, QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA1_QCH, QCH_CON_QE_CSIS_DMA1_QCH_ENABLE, QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_STAT_QCH, QCH_CON_QE_PDP_STAT_QCH_ENABLE, QCH_CON_QE_PDP_STAT_QCH_CLOCK_REQ, QCH_CON_QE_PDP_STAT_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP_QCH, QCH_CON_QE_STRP_QCH_ENABLE, QCH_CON_QE_STRP_QCH_CLOCK_REQ, QCH_CON_QE_STRP_QCH_EXPIRE_VAL, QCH_CON_QE_STRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL_QCH, QCH_CON_QE_ZSL_QCH_ENABLE, QCH_CON_QE_ZSL_QCH_CLOCK_REQ, QCH_CON_QE_ZSL_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_CSIS_QCH_S1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_CSIS_QCH_S2, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_CSIS_QCH_S1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_CSIS_QCH_S2, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CSIS_QCH, QCH_CON_SYSREG_CSIS_QCH_ENABLE, QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_CSIS_QCH, QCH_CON_VGEN_LITE_CSIS_QCH_ENABLE, QCH_CON_VGEN_LITE_CSIS_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_CSIS_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_DAP_DNC_QCH, DMYQCH_CON_ADM_DAP_DNC_QCH_ENABLE, DMYQCH_CON_ADM_DAP_DNC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_DAP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMDNC_QCH, QCH_CON_BUSIF_HPMDNC_QCH_ENABLE, QCH_CON_BUSIF_HPMDNC_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMDNC_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMDNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNC_CMU_DNC_QCH, QCH_CON_DNC_CMU_DNC_QCH_ENABLE, QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ, QCH_CON_DNC_CMU_DNC_QCH_EXPIRE_VAL, QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DNC_QCH, QCH_CON_D_TZPC_DNC_QCH_ENABLE, QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DNC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DSPC_QCH, QCH_CON_IP_DSPC_QCH_ENABLE, QCH_CON_IP_DSPC_QCH_CLOCK_REQ, QCH_CON_IP_DSPC_QCH_EXPIRE_VAL, QCH_CON_IP_DSPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DSP0DNC_CACHE_QCH, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_ENABLE, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DSP0DNC_SFR_QCH, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_ENABLE, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DSP1DNC_CACHE_QCH, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_ENABLE, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DSP1DNC_SFR_QCH, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_ENABLE, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DSP2DNC_CACHE_QCH, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_ENABLE, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DSP2DNC_SFR_QCH, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_ENABLE, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_NPU00DNC_CMDQ_QCH, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_ENABLE, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_NPU00DNC_RQ_QCH, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_ENABLE, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_NPU10DNC_CMDQ_QCH, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_ENABLE, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_NPU10DNC_RQ_QCH, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_ENABLE, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DNC_QCH, QCH_CON_LHM_AXI_P_DNC_QCH_ENABLE, QCH_CON_LHM_AXI_P_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DSPC_800_QCH, QCH_CON_LHM_AXI_P_DSPC_800_QCH_ENABLE, QCH_CON_LHM_AXI_P_DSPC_800_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DSPC_800_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DSPC_800_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D0_DNC_QCH, QCH_CON_LHS_ACEL_D0_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D0_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D0_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D1_DNC_QCH, QCH_CON_LHS_ACEL_D1_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D1_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D1_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D2_DNC_QCH, QCH_CON_LHS_ACEL_D2_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D2_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D2_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D3_DNC_QCH, QCH_CON_LHS_ACEL_D3_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D3_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D3_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D4_DNC_QCH, QCH_CON_LHS_ACEL_D4_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D4_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D4_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCDSP0_DMA_QCH, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCDSP0_SFR_QCH, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCDSP1_DMA_QCH, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCDSP1_SFR_QCH, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCDSP2_DMA_QCH, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCDSP2_SFR_QCH, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU00_DMA_QCH, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU00_PERI_QCH, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU00_SRAM_QCH, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU01_DMA_QCH, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU10_DMA_QCH, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU10_PERI_QCH, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU10_SRAM_QCH, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCNPU11_DMA_QCH, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DNCDSP0_QCH, QCH_CON_LHS_AXI_P_DNCDSP0_QCH_ENABLE, QCH_CON_LHS_AXI_P_DNCDSP0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DNCDSP0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DNCDSP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DNCDSP1_QCH, QCH_CON_LHS_AXI_P_DNCDSP1_QCH_ENABLE, QCH_CON_LHS_AXI_P_DNCDSP1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DNCDSP1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DNCDSP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DNCDSP2_QCH, QCH_CON_LHS_AXI_P_DNCDSP2_QCH_ENABLE, QCH_CON_LHS_AXI_P_DNCDSP2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DNCDSP2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DNCDSP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DSPC_200_QCH, QCH_CON_LHS_AXI_P_DSPC_200_QCH_ENABLE, QCH_CON_LHS_AXI_P_DSPC_200_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DSPC_200_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DSPC_200_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC0_QCH, QCH_CON_PPMU_DNC0_QCH_ENABLE, QCH_CON_PPMU_DNC0_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC0_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC1_QCH, QCH_CON_PPMU_DNC1_QCH_ENABLE, QCH_CON_PPMU_DNC1_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC1_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC2_QCH, QCH_CON_PPMU_DNC2_QCH_ENABLE, QCH_CON_PPMU_DNC2_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC2_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC3_QCH, QCH_CON_PPMU_DNC3_QCH_ENABLE, QCH_CON_PPMU_DNC3_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC3_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNC3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC4_QCH, QCH_CON_PPMU_DNC4_QCH_ENABLE, QCH_CON_PPMU_DNC4_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC4_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNC4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC0_QCH_S1, QCH_CON_SYSMMU_DNC0_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNC0_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNC0_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNC0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC0_QCH_S2, QCH_CON_SYSMMU_DNC0_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNC0_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNC0_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNC0_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC1_QCH_S1, QCH_CON_SYSMMU_DNC1_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNC1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNC1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNC1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC1_QCH_S2, QCH_CON_SYSMMU_DNC1_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNC1_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNC1_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNC1_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC2_QCH_S1, QCH_CON_SYSMMU_DNC2_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNC2_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNC2_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNC2_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC2_QCH_S2, QCH_CON_SYSMMU_DNC2_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNC2_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNC2_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNC2_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC3_QCH_S1, QCH_CON_SYSMMU_DNC3_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNC3_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNC3_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNC3_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC3_QCH_S2, QCH_CON_SYSMMU_DNC3_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNC3_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNC3_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNC3_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC4_QCH_S1, QCH_CON_SYSMMU_DNC4_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNC4_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNC4_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNC4_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC4_QCH_S2, QCH_CON_SYSMMU_DNC4_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNC4_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNC4_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNC4_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DNC_QCH, QCH_CON_SYSREG_DNC_QCH_ENABLE, QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ, QCH_CON_SYSREG_DNC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_DNC_QCH, QCH_CON_VGEN_LITE_DNC_QCH_ENABLE, QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_DNC_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMDNS_QCH, QCH_CON_BUSIF_HPMDNS_QCH_ENABLE, QCH_CON_BUSIF_HPMDNS_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMDNS_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_QCH, QCH_CON_DNS_QCH_ENABLE, QCH_CON_DNS_QCH_CLOCK_REQ, QCH_CON_DNS_QCH_EXPIRE_VAL, QCH_CON_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_CMU_DNS_QCH, QCH_CON_DNS_CMU_DNS_QCH_ENABLE, QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ, QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL, QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DNS_QCH, QCH_CON_D_TZPC_DNS_QCH_ENABLE, QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_CTL_ITPDNS_QCH, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_ENABLE, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_ITPDNS_QCH, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF3_ITPDNS_QCH, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_ENABLE, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_IPPDNS_QCH, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_ENABLE, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_TNRDNS_QCH, QCH_CON_LHM_AST_OTF_TNRDNS_QCH_ENABLE, QCH_CON_LHM_AST_OTF_TNRDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_TNRDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_TNRDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_IPPDNS_QCH, QCH_CON_LHM_AST_VO_IPPDNS_QCH_ENABLE, QCH_CON_LHM_AST_VO_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_ITPDNS_QCH, QCH_CON_LHM_AXI_P_ITPDNS_QCH_ENABLE, QCH_CON_LHM_AXI_P_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_CTL_DNSITP_QCH, QCH_CON_LHS_AST_CTL_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_CTL_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_CTL_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_DNSITP_QCH, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF1_DNSITP_QCH, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF2_DNSITP_QCH, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF3_DNSITP_QCH, QCH_CON_LHS_AST_OTF3_DNSITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF3_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF3_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF3_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_DNSTNR_QCH, QCH_CON_LHS_AST_VO_DNSTNR_QCH_ENABLE, QCH_CON_LHS_AST_VO_DNSTNR_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_DNSTNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNS_QCH, QCH_CON_LHS_AXI_D_DNS_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNS_QCH, QCH_CON_PPMU_DNS_QCH_ENABLE, QCH_CON_PPMU_DNS_QCH_CLOCK_REQ, QCH_CON_PPMU_DNS_QCH_EXPIRE_VAL, QCH_CON_PPMU_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNS_QCH_S1, QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNS_QCH_S2, QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DNS_QCH, QCH_CON_SYSREG_DNS_QCH_ENABLE, QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ, QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_DNS_QCH, QCH_CON_VGEN_LITE_DNS_QCH_ENABLE, QCH_CON_VGEN_LITE_DNS_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_DNS_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_DPU, QCH_CON_DPU_QCH_DPU_ENABLE, QCH_CON_DPU_QCH_DPU_CLOCK_REQ, QCH_CON_DPU_QCH_DPU_EXPIRE_VAL, QCH_CON_DPU_QCH_DPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_DPU_DMA, QCH_CON_DPU_QCH_DPU_DMA_ENABLE, QCH_CON_DPU_QCH_DPU_DMA_CLOCK_REQ, QCH_CON_DPU_QCH_DPU_DMA_EXPIRE_VAL, QCH_CON_DPU_QCH_DPU_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_DPU_DPP, QCH_CON_DPU_QCH_DPU_DPP_ENABLE, QCH_CON_DPU_QCH_DPU_DPP_CLOCK_REQ, QCH_CON_DPU_QCH_DPU_DPP_EXPIRE_VAL, QCH_CON_DPU_QCH_DPU_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_DPU_WB_MUX, QCH_CON_DPU_QCH_DPU_WB_MUX_ENABLE, QCH_CON_DPU_QCH_DPU_WB_MUX_CLOCK_REQ, QCH_CON_DPU_QCH_DPU_WB_MUX_EXPIRE_VAL, QCH_CON_DPU_QCH_DPU_WB_MUX_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_CMU_DPU_QCH, QCH_CON_DPU_CMU_DPU_QCH_ENABLE, QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPU_QCH, QCH_CON_D_TZPC_DPU_QCH_ENABLE, QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPU_QCH, QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_DPU_QCH, QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_DPU_QCH, QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_DPU_QCH, QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD0_QCH, QCH_CON_PPMU_DPUD0_QCH_ENABLE, QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD1_QCH, QCH_CON_PPMU_DPUD1_QCH_ENABLE, QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD2_QCH, QCH_CON_PPMU_DPUD2_QCH_ENABLE, QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD0_QCH_S1, QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD0_QCH_S2, QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD1_QCH_S1, QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD1_QCH_S2, QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD2_QCH_S1, QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD2_QCH_S2, QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPU_QCH, QCH_CON_SYSREG_DPU_QCH_ENABLE, QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DSP_CMU_DSP_QCH, QCH_CON_DSP_CMU_DSP_QCH_ENABLE, QCH_CON_DSP_CMU_DSP_QCH_CLOCK_REQ, QCH_CON_DSP_CMU_DSP_QCH_EXPIRE_VAL, QCH_CON_DSP_CMU_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DSP_QCH, QCH_CON_D_TZPC_DSP_QCH_ENABLE, QCH_CON_D_TZPC_DSP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DSP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DSP_QCH, QCH_CON_IP_DSP_QCH_ENABLE, QCH_CON_IP_DSP_QCH_CLOCK_REQ, QCH_CON_IP_DSP_QCH_EXPIRE_VAL, QCH_CON_IP_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCDSP_DMA_QCH, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCDSP_SFR_QCH, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DNCDSP_QCH, QCH_CON_LHM_AXI_P_DNCDSP_QCH_ENABLE, QCH_CON_LHM_AXI_P_DNCDSP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DNCDSP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DNCDSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DSPDNC_CACHE_QCH, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_ENABLE, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DSPDNC_SFR_QCH, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_ENABLE, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DSP_QCH, QCH_CON_SYSREG_DSP_QCH_ENABLE, QCH_CON_SYSREG_DSP_QCH_CLOCK_REQ, QCH_CON_SYSREG_DSP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DSP1_CMU_DSP1_QCH, QCH_CON_DSP1_CMU_DSP1_QCH_ENABLE, QCH_CON_DSP1_CMU_DSP1_QCH_CLOCK_REQ, QCH_CON_DSP1_CMU_DSP1_QCH_EXPIRE_VAL, QCH_CON_DSP1_CMU_DSP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DSP1_QCH, QCH_CON_IP_DSP1_QCH_ENABLE, QCH_CON_IP_DSP1_QCH_CLOCK_REQ, QCH_CON_IP_DSP1_QCH_EXPIRE_VAL, QCH_CON_IP_DSP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DSP2_CMU_DSP2_QCH, QCH_CON_DSP2_CMU_DSP2_QCH_ENABLE, QCH_CON_DSP2_CMU_DSP2_QCH_CLOCK_REQ, QCH_CON_DSP2_CMU_DSP2_QCH_EXPIRE_VAL, QCH_CON_DSP2_CMU_DSP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DSP2_QCH, QCH_CON_IP_DSP2_QCH_ENABLE, QCH_CON_IP_DSP2_QCH_CLOCK_REQ, QCH_CON_IP_DSP2_QCH_EXPIRE_VAL, QCH_CON_IP_DSP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASTC_QCH, QCH_CON_ASTC_QCH_ENABLE, QCH_CON_ASTC_QCH_CLOCK_REQ, QCH_CON_ASTC_QCH_EXPIRE_VAL, QCH_CON_ASTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G2D_QCH, QCH_CON_D_TZPC_G2D_QCH_ENABLE, QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_QCH, QCH_CON_G2D_QCH_ENABLE, QCH_CON_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_CMU_G2D_QCH, QCH_CON_G2D_CMU_G2D_QCH_ENABLE, QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG_QCH, QCH_CON_JPEG_QCH_ENABLE, QCH_CON_JPEG_QCH_CLOCK_REQ, QCH_CON_JPEG_QCH_EXPIRE_VAL, QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JSQZ_QCH, QCH_CON_JSQZ_QCH_ENABLE, QCH_CON_JSQZ_QCH_CLOCK_REQ, QCH_CON_JSQZ_QCH_EXPIRE_VAL, QCH_CON_JSQZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G2D_QCH, QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D0_G2D_QCH, QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D1_G2D_QCH, QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D2_G2D_QCH, QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MSCL_QCH, QCH_CON_MSCL_QCH_ENABLE, QCH_CON_MSCL_QCH_CLOCK_REQ, QCH_CON_MSCL_QCH_EXPIRE_VAL, QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_G2D_QCH, QCH_CON_PPMU_D0_G2D_QCH_ENABLE, QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_G2D_QCH, QCH_CON_PPMU_D1_G2D_QCH_ENABLE, QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_G2D_QCH, QCH_CON_PPMU_D2_G2D_QCH_ENABLE, QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ASTC_QCH, QCH_CON_QE_ASTC_QCH_ENABLE, QCH_CON_QE_ASTC_QCH_CLOCK_REQ, QCH_CON_QE_ASTC_QCH_EXPIRE_VAL, QCH_CON_QE_ASTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_JPEG_QCH, QCH_CON_QE_JPEG_QCH_ENABLE, QCH_CON_QE_JPEG_QCH_CLOCK_REQ, QCH_CON_QE_JPEG_QCH_EXPIRE_VAL, QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_JSQZ_QCH, QCH_CON_QE_JSQZ_QCH_ENABLE, QCH_CON_QE_JSQZ_QCH_CLOCK_REQ, QCH_CON_QE_JSQZ_QCH_EXPIRE_VAL, QCH_CON_QE_JSQZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_MSCL_QCH, QCH_CON_QE_MSCL_QCH_ENABLE, QCH_CON_QE_MSCL_QCH_CLOCK_REQ, QCH_CON_QE_MSCL_QCH_EXPIRE_VAL, QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_G2D_QCH_S1, QCH_CON_SYSMMU_D0_G2D_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_G2D_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_G2D_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_G2D_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_G2D_QCH_S2, QCH_CON_SYSMMU_D0_G2D_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_G2D_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_G2D_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_G2D_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_G2D_QCH_S1, QCH_CON_SYSMMU_D1_G2D_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_G2D_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_G2D_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_G2D_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_G2D_QCH_S2, QCH_CON_SYSMMU_D1_G2D_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_G2D_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_G2D_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_G2D_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_G2D_QCH_S1, QCH_CON_SYSMMU_D2_G2D_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_G2D_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_G2D_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_G2D_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_G2D_QCH_S2, QCH_CON_SYSMMU_D2_G2D_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_G2D_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_G2D_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_G2D_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G2D_QCH, QCH_CON_SYSREG_G2D_QCH_ENABLE, QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_G2D_QCH, QCH_CON_VGEN_LITE_G2D_QCH_ENABLE, QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_G3D_QCH, QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL, QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_G3D_QCH, DMYQCH_CON_ADD_G3D_QCH_ENABLE, DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D0_G3D, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D1_G3D, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D2_G3D, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D3_G3D, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMG3D_QCH, QCH_CON_BUSIF_HPMG3D_QCH_ENABLE, QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH, QCH_CON_GPU_QCH_ENABLE, QCH_CON_GPU_QCH_CLOCK_REQ, QCH_CON_GPU_QCH_EXPIRE_VAL, QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3D_QCH, QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_INT_G3D_QCH, QCH_CON_LHM_AXI_P_INT_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_P_INT_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_INT_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_INT_G3D_QCH, QCH_CON_LHS_AXI_P_INT_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_P_INT_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_INT_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3D_BUSD_DD_QCH, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_G3D_QCH, QCH_CON_VGEN_LITE_G3D_QCH_ENABLE, QCH_CON_VGEN_LITE_G3D_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_G3D_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_PCLK, QCH_CON_DP_LINK_QCH_PCLK_ENABLE, QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL, QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_GTC_CLK, QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL, QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI0_QCH, QCH_CON_D_TZPC_HSI0_QCH_ENABLE, QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI0_CMU_HSI0_QCH, QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL, QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI0_QCH, QCH_CON_LHM_AXI_P_HSI0_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_HSI0_QCH, QCH_CON_LHS_ACEL_D_HSI0_QCH_ENABLE, QCH_CON_LHS_ACEL_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_HSI0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_BUS1_QCH, QCH_CON_PPMU_HSI0_BUS1_QCH_ENABLE, QCH_CON_PPMU_HSI0_BUS1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_BUS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI0_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_USB_QCH, QCH_CON_SYSMMU_USB_QCH_ENABLE, QCH_CON_SYSMMU_USB_QCH_CLOCK_REQ, QCH_CON_SYSMMU_USB_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI0_QCH, QCH_CON_SYSREG_HSI0_QCH_ENABLE, QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_REF, DMYQCH_CON_USB31DRD_QCH_REF_ENABLE, DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_SLV_CTRL, QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE, QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ, QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_SLV_LINK, QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE, QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ, QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_APB, QCH_CON_USB31DRD_QCH_APB_ENABLE, QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ, QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_PCS, QCH_CON_USB31DRD_QCH_PCS_ENABLE, QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ, QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_HSI0_QCH, QCH_CON_VGEN_LITE_HSI0_QCH_ENABLE, QCH_CON_VGEN_LITE_HSI0_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_HSI0_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI1_QCH, QCH_CON_D_TZPC_HSI1_QCH_ENABLE, QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI1_QCH, QCH_CON_GPIO_HSI1_QCH_ENABLE, QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI1_CMU_HSI1_QCH, QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI1_QCH, QCH_CON_LHM_AXI_P_HSI1_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_HSI1_QCH, QCH_CON_LHS_ACEL_D_HSI1_QCH_ENABLE, QCH_CON_LHS_ACEL_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_HSI1_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN2_QCH_MSTR, QCH_CON_PCIE_GEN2_QCH_MSTR_ENABLE, QCH_CON_PCIE_GEN2_QCH_MSTR_CLOCK_REQ, QCH_CON_PCIE_GEN2_QCH_MSTR_EXPIRE_VAL, QCH_CON_PCIE_GEN2_QCH_MSTR_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN2_QCH_PCS, QCH_CON_PCIE_GEN2_QCH_PCS_ENABLE, QCH_CON_PCIE_GEN2_QCH_PCS_CLOCK_REQ, QCH_CON_PCIE_GEN2_QCH_PCS_EXPIRE_VAL, QCH_CON_PCIE_GEN2_QCH_PCS_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN2_QCH_PHY, QCH_CON_PCIE_GEN2_QCH_PHY_ENABLE, QCH_CON_PCIE_GEN2_QCH_PHY_CLOCK_REQ, QCH_CON_PCIE_GEN2_QCH_PHY_EXPIRE_VAL, QCH_CON_PCIE_GEN2_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN2_QCH_DBI, QCH_CON_PCIE_GEN2_QCH_DBI_ENABLE, QCH_CON_PCIE_GEN2_QCH_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN2_QCH_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN2_QCH_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN2_QCH_APB, QCH_CON_PCIE_GEN2_QCH_APB_ENABLE, QCH_CON_PCIE_GEN2_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN2_QCH_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN2_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN2_QCH_REF, DMYQCH_CON_PCIE_GEN2_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN2_QCH_REF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN2_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_APB, QCH_CON_PCIE_GEN4_0_QCH_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_DBI, QCH_CON_PCIE_GEN4_0_QCH_DBI_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_AXI, QCH_CON_PCIE_GEN4_0_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_AXI_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_PCS_APB, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_REF, DMYQCH_CON_PCIE_GEN4_0_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN4_0_QCH_REF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_0_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_PMA_APB, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN2_QCH, QCH_CON_PCIE_IA_GEN2_QCH_ENABLE, QCH_CON_PCIE_IA_GEN2_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN2_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4_0_QCH, QCH_CON_PCIE_IA_GEN4_0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4_0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI1_QCH, QCH_CON_PPMU_HSI1_QCH_ENABLE, QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI1_QCH, QCH_CON_SYSMMU_HSI1_QCH_ENABLE, QCH_CON_SYSMMU_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI1_QCH, QCH_CON_SYSREG_HSI1_QCH_ENABLE, QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_CARD_QCH, QCH_CON_UFS_CARD_QCH_ENABLE, QCH_CON_UFS_CARD_QCH_CLOCK_REQ, QCH_CON_UFS_CARD_QCH_EXPIRE_VAL, QCH_CON_UFS_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_CARD_QCH_FMP, QCH_CON_UFS_CARD_QCH_FMP_ENABLE, QCH_CON_UFS_CARD_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_CARD_QCH_FMP_EXPIRE_VAL, QCH_CON_UFS_CARD_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH, QCH_CON_UFS_EMBD_QCH_ENABLE, QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL, QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH_FMP, QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL, QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_HSI1_QCH, QCH_CON_VGEN_LITE_HSI1_QCH_ENABLE, QCH_CON_VGEN_LITE_HSI1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_HSI1_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI2_QCH, QCH_CON_D_TZPC_HSI2_QCH_ENABLE, QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI2_QCH, QCH_CON_GPIO_HSI2_QCH_ENABLE, QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2_CMU_HSI2_QCH, QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI2_QCH, QCH_CON_LHM_AXI_P_HSI2_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_HSI2_QCH, QCH_CON_LHS_ACEL_D_HSI2_QCH_ENABLE, QCH_CON_LHS_ACEL_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_HSI2_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_DBI, QCH_CON_PCIE_GEN4_1_QCH_DBI_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_AXI, QCH_CON_PCIE_GEN4_1_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_AXI_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_APB, QCH_CON_PCIE_GEN4_1_QCH_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_REF, DMYQCH_CON_PCIE_GEN4_1_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN4_1_QCH_REF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_1_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_PCS_APB, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_PMA_APB, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4_1_QCH, QCH_CON_PCIE_IA_GEN4_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4_1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI2_QCH, QCH_CON_PPMU_HSI2_QCH_ENABLE, QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI2_QCH, QCH_CON_SYSMMU_HSI2_QCH_ENABLE, QCH_CON_SYSMMU_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI2_QCH, QCH_CON_SYSREG_HSI2_QCH_ENABLE, QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_PCIE_GEN4_1_QCH, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_ENABLE, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_IPP_QCH, QCH_CON_D_TZPC_IPP_QCH_ENABLE, QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IPP_CMU_IPP_QCH, QCH_CON_IPP_CMU_IPP_QCH_ENABLE, QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ, QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL, QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_CSISIPP_QCH, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_CSISIPP_QCH, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_CSISIPP_QCH, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_CSISIPP_QCH, QCH_CON_LHM_AST_VO_CSISIPP_QCH_ENABLE, QCH_CON_LHM_AST_VO_CSISIPP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_CSISIPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_CSISIPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_IPP_QCH, QCH_CON_LHM_AXI_P_IPP_QCH_ENABLE, QCH_CON_LHM_AXI_P_IPP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_IPP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_IPPDNS_QCH, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_ENABLE, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_SOTF0_IPPCSIS_QCH, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_SOTF1_IPPCSIS_QCH, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_SOTF2_IPPCSIS_QCH, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_IPPDNS_QCH, QCH_CON_LHS_AST_VO_IPPDNS_QCH_ENABLE, QCH_CON_LHS_AST_VO_IPPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_IPPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ZOTF0_IPPCSIS_QCH, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ZOTF1_IPPCSIS_QCH, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_ZOTF2_IPPCSIS_QCH, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_ENABLE, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_IPP_QCH, QCH_CON_LHS_AXI_D_IPP_QCH_ENABLE, QCH_CON_LHS_AXI_D_IPP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_IPP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_IPP_QCH, QCH_CON_PPMU_IPP_QCH_ENABLE, QCH_CON_PPMU_IPP_QCH_CLOCK_REQ, QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL, QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_IPP_QCH, QCH_CON_SIPU_IPP_QCH_ENABLE, QCH_CON_SIPU_IPP_QCH_CLOCK_REQ, QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL, QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_IPP_QCH_C2_STAT, QCH_CON_SIPU_IPP_QCH_C2_STAT_ENABLE, QCH_CON_SIPU_IPP_QCH_C2_STAT_CLOCK_REQ, QCH_CON_SIPU_IPP_QCH_C2_STAT_EXPIRE_VAL, QCH_CON_SIPU_IPP_QCH_C2_STAT_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_IPP_QCH_C2_YDS, QCH_CON_SIPU_IPP_QCH_C2_YDS_ENABLE, QCH_CON_SIPU_IPP_QCH_C2_YDS_CLOCK_REQ, QCH_CON_SIPU_IPP_QCH_C2_YDS_EXPIRE_VAL, QCH_CON_SIPU_IPP_QCH_C2_YDS_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IPP_QCH_S1, QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE, QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IPP_QCH_S2, QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE, QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_IPP_QCH, QCH_CON_SYSREG_IPP_QCH_ENABLE, QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ, QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_IPP_QCH, QCH_CON_VGEN_LITE_IPP_QCH_ENABLE, QCH_CON_VGEN_LITE_IPP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_IPP_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ITP_QCH, QCH_CON_D_TZPC_ITP_QCH_ENABLE, QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITP_QCH, QCH_CON_ITP_QCH_ENABLE, QCH_CON_ITP_QCH_CLOCK_REQ, QCH_CON_ITP_QCH_EXPIRE_VAL, QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITP_CMU_ITP_QCH, QCH_CON_ITP_CMU_ITP_QCH_ENABLE, QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ, QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL, QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_CTL_DNSITP_QCH, QCH_CON_LHM_AST_CTL_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_CTL_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_CTL_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF0_DNSITP_QCH, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF1_DNSITP_QCH, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF2_DNSITP_QCH, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF3_DNSITP_QCH, QCH_CON_LHM_AST_OTF3_DNSITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF3_DNSITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF3_DNSITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF3_DNSITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_TNRITP_QCH, QCH_CON_LHM_AST_OTF_TNRITP_QCH_ENABLE, QCH_CON_LHM_AST_OTF_TNRITP_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_TNRITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_TNRITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_ITP_QCH, QCH_CON_LHM_AXI_P_ITP_QCH_ENABLE, QCH_CON_LHM_AXI_P_ITP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_ITP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_CTL_ITPDNS_QCH, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_ENABLE, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF0_ITPDNS_QCH, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_ENABLE, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF3_ITPDNS_QCH, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_ENABLE, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_ITPMCSC_QCH, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_ENABLE, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_ITPDNS_QCH, QCH_CON_LHS_AXI_P_ITPDNS_QCH_ENABLE, QCH_CON_LHS_AXI_P_ITPDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_ITPDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_ITPDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ITP_QCH, QCH_CON_SYSREG_ITP_QCH_ENABLE, QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ, QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(C2AGENT_D0_MCSC_QCH, QCH_CON_C2AGENT_D0_MCSC_QCH_ENABLE, QCH_CON_C2AGENT_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_C2AGENT_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_C2AGENT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(C2AGENT_D1_MCSC_QCH, QCH_CON_C2AGENT_D1_MCSC_QCH_ENABLE, QCH_CON_C2AGENT_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_C2AGENT_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_C2AGENT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(C2AGENT_D2_MCSC_QCH, QCH_CON_C2AGENT_D2_MCSC_QCH_ENABLE, QCH_CON_C2AGENT_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_C2AGENT_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_C2AGENT_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MCSC_QCH, QCH_CON_D_TZPC_MCSC_QCH_ENABLE, QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC_QCH, QCH_CON_GDC_QCH_ENABLE, QCH_CON_GDC_QCH_CLOCK_REQ, QCH_CON_GDC_QCH_EXPIRE_VAL, QCH_CON_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC_QCH_C2, QCH_CON_GDC_QCH_C2_ENABLE, QCH_CON_GDC_QCH_C2_CLOCK_REQ, QCH_CON_GDC_QCH_C2_EXPIRE_VAL, QCH_CON_GDC_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_INT_GDCMCSC_QCH, QCH_CON_LHM_AST_INT_GDCMCSC_QCH_ENABLE, QCH_CON_LHM_AST_INT_GDCMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_INT_GDCMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_INT_GDCMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_ITPMCSC_QCH, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_ENABLE, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_TNRMCSC_QCH, QCH_CON_LHM_AST_VO_TNRMCSC_QCH_ENABLE, QCH_CON_LHM_AST_VO_TNRMCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_TNRMCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_TNRMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MCSC_QCH, QCH_CON_LHM_AXI_P_MCSC_QCH_ENABLE, QCH_CON_LHM_AXI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_INT_GDCMCSC_QCH, QCH_CON_LHS_AST_INT_GDCMCSC_QCH_ENABLE, QCH_CON_LHS_AST_INT_GDCMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_INT_GDCMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_INT_GDCMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_MCSCCSIS_QCH, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_ENABLE, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MCSC_QCH, QCH_CON_LHS_AXI_D0_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MCSC_QCH, QCH_CON_LHS_AXI_D1_MCSC_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH, QCH_CON_MCSC_QCH_ENABLE, QCH_CON_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_QCH_EXPIRE_VAL, QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_C2, QCH_CON_MCSC_QCH_C2_ENABLE, QCH_CON_MCSC_QCH_C2_CLOCK_REQ, QCH_CON_MCSC_QCH_C2_EXPIRE_VAL, QCH_CON_MCSC_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_CMU_MCSC_QCH, QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL, QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_GDC_QCH, QCH_CON_PPMU_GDC_QCH_ENABLE, QCH_CON_PPMU_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MCSC_QCH, QCH_CON_PPMU_MCSC_QCH_ENABLE, QCH_CON_PPMU_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_MCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_GDC_QCH, QCH_CON_QE_GDC_QCH_ENABLE, QCH_CON_QE_GDC_QCH_CLOCK_REQ, QCH_CON_QE_GDC_QCH_EXPIRE_VAL, QCH_CON_QE_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_MCSC_QCH, QCH_CON_QE_MCSC_QCH_ENABLE, QCH_CON_QE_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MCSC_QCH_S1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MCSC_QCH_S2, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MCSC_QCH_S1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MCSC_QCH_S2, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MCSC_QCH, QCH_CON_SYSREG_MCSC_QCH_ENABLE, QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_MCSC_QCH, QCH_CON_VGEN_LITE_MCSC_QCH_ENABLE, QCH_CON_VGEN_LITE_MCSC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_MCSC_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC0_QCH, QCH_CON_D_TZPC_MFC0_QCH_ENABLE, QCH_CON_D_TZPC_MFC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MFC0_QCH, QCH_CON_LHM_AXI_P_MFC0_QCH_ENABLE, QCH_CON_LHM_AXI_P_MFC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MFC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MFC0_QCH, QCH_CON_LHS_AXI_D0_MFC0_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MFC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MFC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MFC0_QCH, QCH_CON_LHS_AXI_D1_MFC0_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MFC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MFC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MFC0_QCH_MI, QCH_CON_LH_ATB_MFC0_QCH_MI_ENABLE, QCH_CON_LH_ATB_MFC0_QCH_MI_CLOCK_REQ, QCH_CON_LH_ATB_MFC0_QCH_MI_EXPIRE_VAL, QCH_CON_LH_ATB_MFC0_QCH_MI_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MFC0_QCH_SI, QCH_CON_LH_ATB_MFC0_QCH_SI_ENABLE, QCH_CON_LH_ATB_MFC0_QCH_SI_CLOCK_REQ, QCH_CON_LH_ATB_MFC0_QCH_SI_EXPIRE_VAL, QCH_CON_LH_ATB_MFC0_QCH_SI_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC0_QCH, QCH_CON_MFC0_QCH_ENABLE, QCH_CON_MFC0_QCH_CLOCK_REQ, QCH_CON_MFC0_QCH_EXPIRE_VAL, QCH_CON_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC0_CMU_MFC0_QCH, QCH_CON_MFC0_CMU_MFC0_QCH_ENABLE, QCH_CON_MFC0_CMU_MFC0_QCH_CLOCK_REQ, QCH_CON_MFC0_CMU_MFC0_QCH_EXPIRE_VAL, QCH_CON_MFC0_CMU_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MFC0D0_QCH, QCH_CON_PPMU_MFC0D0_QCH_ENABLE, QCH_CON_PPMU_MFC0D0_QCH_CLOCK_REQ, QCH_CON_PPMU_MFC0D0_QCH_EXPIRE_VAL, QCH_CON_PPMU_MFC0D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MFC0D1_QCH, QCH_CON_PPMU_MFC0D1_QCH_ENABLE, QCH_CON_PPMU_MFC0D1_QCH_CLOCK_REQ, QCH_CON_PPMU_MFC0D1_QCH_EXPIRE_VAL, QCH_CON_PPMU_MFC0D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_WFD_QCH, QCH_CON_PPMU_WFD_QCH_ENABLE, QCH_CON_PPMU_WFD_QCH_CLOCK_REQ, QCH_CON_PPMU_WFD_QCH_EXPIRE_VAL, QCH_CON_PPMU_WFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC0D0_QCH_S1, QCH_CON_SYSMMU_MFC0D0_QCH_S1_ENABLE, QCH_CON_SYSMMU_MFC0D0_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_MFC0D0_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_MFC0D0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC0D0_QCH_S2, QCH_CON_SYSMMU_MFC0D0_QCH_S2_ENABLE, QCH_CON_SYSMMU_MFC0D0_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_MFC0D0_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_MFC0D0_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC0D1_QCH_S1, QCH_CON_SYSMMU_MFC0D1_QCH_S1_ENABLE, QCH_CON_SYSMMU_MFC0D1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_MFC0D1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_MFC0D1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC0D1_QCH_S2, QCH_CON_SYSMMU_MFC0D1_QCH_S2_ENABLE, QCH_CON_SYSMMU_MFC0D1_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_MFC0D1_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_MFC0D1_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC0_QCH, QCH_CON_SYSREG_MFC0_QCH_ENABLE, QCH_CON_SYSREG_MFC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_MFC0_QCH, QCH_CON_VGEN_MFC0_QCH_ENABLE, QCH_CON_VGEN_MFC0_QCH_CLOCK_REQ, QCH_CON_VGEN_MFC0_QCH_EXPIRE_VAL, QCH_CON_VGEN_MFC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WFD_QCH, QCH_CON_WFD_QCH_ENABLE, QCH_CON_WFD_QCH_CLOCK_REQ, QCH_CON_WFD_QCH_EXPIRE_VAL, QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY_QCH, QCH_CON_APBBR_DDRPHY_QCH_ENABLE, QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC_QCH, QCH_CON_APBBR_DMC_QCH_ENABLE, QCH_CON_APBBR_DMC_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC_QCH, QCH_CON_DMC_QCH_ENABLE, QCH_CON_DMC_QCH_CLOCK_REQ, QCH_CON_DMC_QCH_EXPIRE_VAL, QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF_QCH, QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DVFS_QCH, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY1_QCH, QCH_CON_APBBR_DDRPHY1_QCH_ENABLE, QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC1_QCH, QCH_CON_APBBR_DMC1_QCH_ENABLE, QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMCTZ1_QCH, QCH_CON_APBBR_DMCTZ1_QCH_ENABLE, QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ, QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF1_CMUREF_QCH, DMYQCH_CON_CMU_MIF1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC1_QCH, QCH_CON_DMC1_QCH_ENABLE, QCH_CON_DMC1_QCH_CLOCK_REQ, QCH_CON_DMC1_QCH_EXPIRE_VAL, QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF1_QCH, QCH_CON_LHM_AXI_P_MIF1_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF1_CMU_MIF1_QCH, QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE, QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ, QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL, QCH_CON_MIF1_CMU_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPMUPPC_DEBUG1_QCH, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPMUPPC_DVFS1_QCH, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF1_QCH, QCH_CON_SYSREG_MIF1_QCH_ENABLE, QCH_CON_SYSREG_MIF1_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY2_QCH, QCH_CON_APBBR_DDRPHY2_QCH_ENABLE, QCH_CON_APBBR_DDRPHY2_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY2_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC2_QCH, QCH_CON_APBBR_DMC2_QCH_ENABLE, QCH_CON_APBBR_DMC2_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC2_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMCTZ2_QCH, QCH_CON_APBBR_DMCTZ2_QCH_ENABLE, QCH_CON_APBBR_DMCTZ2_QCH_CLOCK_REQ, QCH_CON_APBBR_DMCTZ2_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMCTZ2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF2_CMUREF_QCH, DMYQCH_CON_CMU_MIF2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF2_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC2_QCH, QCH_CON_DMC2_QCH_ENABLE, QCH_CON_DMC2_QCH_CLOCK_REQ, QCH_CON_DMC2_QCH_EXPIRE_VAL, QCH_CON_DMC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF2_QCH, QCH_CON_LHM_AXI_P_MIF2_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF2_CMU_MIF2_QCH, QCH_CON_MIF2_CMU_MIF2_QCH_ENABLE, QCH_CON_MIF2_CMU_MIF2_QCH_CLOCK_REQ, QCH_CON_MIF2_CMU_MIF2_QCH_EXPIRE_VAL, QCH_CON_MIF2_CMU_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPMUPPC_DEBUG2_QCH, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPMUPPC_DVFS2_QCH, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF2_QCH, QCH_CON_SYSREG_MIF2_QCH_ENABLE, QCH_CON_SYSREG_MIF2_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY3_QCH, QCH_CON_APBBR_DDRPHY3_QCH_ENABLE, QCH_CON_APBBR_DDRPHY3_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY3_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC3_QCH, QCH_CON_APBBR_DMC3_QCH_ENABLE, QCH_CON_APBBR_DMC3_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC3_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMCTZ3_QCH, QCH_CON_APBBR_DMCTZ3_QCH_ENABLE, QCH_CON_APBBR_DMCTZ3_QCH_CLOCK_REQ, QCH_CON_APBBR_DMCTZ3_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMCTZ3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF3_CMUREF_QCH, DMYQCH_CON_CMU_MIF3_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF3_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF3_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC3_QCH, QCH_CON_DMC3_QCH_ENABLE, QCH_CON_DMC3_QCH_CLOCK_REQ, QCH_CON_DMC3_QCH_EXPIRE_VAL, QCH_CON_DMC3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF3_QCH, QCH_CON_LHM_AXI_P_MIF3_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF3_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF3_CMU_MIF3_QCH, QCH_CON_MIF3_CMU_MIF3_QCH_ENABLE, QCH_CON_MIF3_CMU_MIF3_QCH_CLOCK_REQ, QCH_CON_MIF3_CMU_MIF3_QCH_EXPIRE_VAL, QCH_CON_MIF3_CMU_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPMUPPC_DEBUG3_QCH, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPMUPPC_DVFS3_QCH, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF3_QCH, QCH_CON_SYSREG_MIF3_QCH_ENABLE, QCH_CON_SYSREG_MIF3_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF3_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NPU_QCH, QCH_CON_D_TZPC_NPU_QCH_ENABLE, QCH_CON_D_TZPC_NPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D0_NPUC_QCH, QCH_CON_LHM_AST_D0_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D0_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D0_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D0_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D10_NPUC_QCH, QCH_CON_LHM_AST_D10_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D10_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D10_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D10_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D11_NPUC_QCH, QCH_CON_LHM_AST_D11_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D11_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D11_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D11_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D12_NPUC_QCH, QCH_CON_LHM_AST_D12_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D12_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D12_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D12_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D13_NPUC_QCH, QCH_CON_LHM_AST_D13_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D13_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D13_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D13_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D14_NPUC_QCH, QCH_CON_LHM_AST_D14_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D14_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D14_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D14_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D15_NPUC_QCH, QCH_CON_LHM_AST_D15_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D15_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D15_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D15_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D1_NPUC_QCH, QCH_CON_LHM_AST_D1_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D1_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D1_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D1_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D2_NPUC_QCH, QCH_CON_LHM_AST_D2_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D2_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D2_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D2_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D3_NPUC_QCH, QCH_CON_LHM_AST_D3_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D3_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D3_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D3_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D4_NPUC_QCH, QCH_CON_LHM_AST_D4_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D4_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D4_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D4_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D5_NPUC_QCH, QCH_CON_LHM_AST_D5_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D5_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D5_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D5_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D6_NPUC_QCH, QCH_CON_LHM_AST_D6_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D6_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D6_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D6_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D7_NPUC_QCH, QCH_CON_LHM_AST_D7_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D7_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D7_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D7_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D8_NPUC_QCH, QCH_CON_LHM_AST_D8_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D8_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D8_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D8_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D9_NPUC_QCH, QCH_CON_LHM_AST_D9_NPUC_QCH_ENABLE, QCH_CON_LHM_AST_D9_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D9_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D9_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPUC_UNIT0_SETREG_QCH, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_ENABLE, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPUC_UNIT1_SETREG_QCH, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_ENABLE, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCNPU_DMA_QCH, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_NPU_QCH, QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE, QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D0_NPU_QCH, QCH_CON_LHS_AST_D0_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D0_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D0_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D0_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D10_NPU_QCH, QCH_CON_LHS_AST_D10_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D10_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D10_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D10_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D11_NPU_QCH, QCH_CON_LHS_AST_D11_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D11_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D11_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D11_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D12_NPU_QCH, QCH_CON_LHS_AST_D12_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D12_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D12_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D12_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D13_NPU_QCH, QCH_CON_LHS_AST_D13_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D13_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D13_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D13_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D14_NPU_QCH, QCH_CON_LHS_AST_D14_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D14_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D14_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D14_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D15_NPU_QCH, QCH_CON_LHS_AST_D15_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D15_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D15_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D15_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D1_NPU_QCH, QCH_CON_LHS_AST_D1_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D1_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D1_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D1_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D2_NPU_QCH, QCH_CON_LHS_AST_D2_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D2_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D2_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D2_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D3_NPU_QCH, QCH_CON_LHS_AST_D3_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D3_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D3_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D3_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D4_NPU_QCH, QCH_CON_LHS_AST_D4_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D4_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D4_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D4_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D5_NPU_QCH, QCH_CON_LHS_AST_D5_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D5_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D5_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D5_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D6_NPU_QCH, QCH_CON_LHS_AST_D6_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D6_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D6_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D6_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D7_NPU_QCH, QCH_CON_LHS_AST_D7_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D7_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D7_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D7_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D8_NPU_QCH, QCH_CON_LHS_AST_D8_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D8_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D8_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D8_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D9_NPU_QCH, QCH_CON_LHS_AST_D9_NPU_QCH_ENABLE, QCH_CON_LHS_AST_D9_NPU_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D9_NPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D9_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU_UNIT0_DONE_QCH, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU_UNIT1_DONE_QCH, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUD_UNIT0_QCH, DMYQCH_CON_NPUD_UNIT0_QCH_ENABLE, DMYQCH_CON_NPUD_UNIT0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPUD_UNIT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUD_UNIT1_QCH, DMYQCH_CON_NPUD_UNIT1_QCH_ENABLE, DMYQCH_CON_NPUD_UNIT1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPUD_UNIT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPU_CMU_NPU_QCH, QCH_CON_NPU_CMU_NPU_QCH_ENABLE, QCH_CON_NPU_CMU_NPU_QCH_CLOCK_REQ, QCH_CON_NPU_CMU_NPU_QCH_EXPIRE_VAL, QCH_CON_NPU_CMU_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_UNIT0_QCH, QCH_CON_PPMU_UNIT0_QCH_ENABLE, QCH_CON_PPMU_UNIT0_QCH_CLOCK_REQ, QCH_CON_PPMU_UNIT0_QCH_EXPIRE_VAL, QCH_CON_PPMU_UNIT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_UNIT1_QCH, QCH_CON_PPMU_UNIT1_QCH_ENABLE, QCH_CON_PPMU_UNIT1_QCH_CLOCK_REQ, QCH_CON_PPMU_UNIT1_QCH_EXPIRE_VAL, QCH_CON_PPMU_UNIT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NPU_QCH, QCH_CON_SYSREG_NPU_QCH_ENABLE, QCH_CON_SYSREG_NPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_NPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPU10_CMU_NPU10_QCH, QCH_CON_NPU10_CMU_NPU10_QCH_ENABLE, QCH_CON_NPU10_CMU_NPU10_QCH_CLOCK_REQ, QCH_CON_NPU10_CMU_NPU10_QCH_EXPIRE_VAL, QCH_CON_NPU10_CMU_NPU10_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPU10_QCH_ACLK, QCH_CON_IP_NPU10_QCH_ACLK_ENABLE, QCH_CON_IP_NPU10_QCH_ACLK_CLOCK_REQ, QCH_CON_IP_NPU10_QCH_ACLK_EXPIRE_VAL, QCH_CON_IP_NPU10_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPU10_QCH_PCLK, QCH_CON_IP_NPU10_QCH_PCLK_ENABLE, QCH_CON_IP_NPU10_QCH_PCLK_CLOCK_REQ, QCH_CON_IP_NPU10_QCH_PCLK_EXPIRE_VAL, QCH_CON_IP_NPU10_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPU10_NPU10D_UNIT0_QCH, DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH_ENABLE, DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPU10_NPU10D_UNIT1_QCH, DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH_ENABLE, DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPU11_CMU_NPU11_QCH, QCH_CON_NPU11_CMU_NPU11_QCH_ENABLE, QCH_CON_NPU11_CMU_NPU11_QCH_CLOCK_REQ, QCH_CON_NPU11_CMU_NPU11_QCH_EXPIRE_VAL, QCH_CON_NPU11_CMU_NPU11_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NPUC_QCH, QCH_CON_D_TZPC_NPUC_QCH_ENABLE, QCH_CON_D_TZPC_NPUC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NPUC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPUC_QCH_ACLK, QCH_CON_IP_NPUC_QCH_ACLK_ENABLE, QCH_CON_IP_NPUC_QCH_ACLK_CLOCK_REQ, QCH_CON_IP_NPUC_QCH_ACLK_EXPIRE_VAL, QCH_CON_IP_NPUC_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPUC_QCH_PCLK, QCH_CON_IP_NPUC_QCH_PCLK_ENABLE, QCH_CON_IP_NPUC_QCH_PCLK_CLOCK_REQ, QCH_CON_IP_NPUC_QCH_PCLK_EXPIRE_VAL, QCH_CON_IP_NPUC_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D0_NPU_QCH, QCH_CON_LHM_AST_D0_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D0_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D0_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D0_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D10_NPU_QCH, QCH_CON_LHM_AST_D10_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D10_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D10_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D10_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D11_NPU_QCH, QCH_CON_LHM_AST_D11_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D11_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D11_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D11_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D12_NPU_QCH, QCH_CON_LHM_AST_D12_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D12_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D12_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D12_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D13_NPU_QCH, QCH_CON_LHM_AST_D13_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D13_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D13_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D13_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D14_NPU_QCH, QCH_CON_LHM_AST_D14_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D14_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D14_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D14_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D15_NPU_QCH, QCH_CON_LHM_AST_D15_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D15_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D15_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D15_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D1_NPU_QCH, QCH_CON_LHM_AST_D1_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D1_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D1_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D1_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D2_NPU_QCH, QCH_CON_LHM_AST_D2_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D2_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D2_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D2_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D3_NPU_QCH, QCH_CON_LHM_AST_D3_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D3_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D3_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D3_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D4_NPU_QCH, QCH_CON_LHM_AST_D4_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D4_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D4_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D4_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D5_NPU_QCH, QCH_CON_LHM_AST_D5_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D5_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D5_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D5_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D6_NPU_QCH, QCH_CON_LHM_AST_D6_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D6_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D6_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D6_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D7_NPU_QCH, QCH_CON_LHM_AST_D7_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D7_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D7_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D7_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D8_NPU_QCH, QCH_CON_LHM_AST_D8_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D8_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D8_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D8_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D9_NPU_QCH, QCH_CON_LHM_AST_D9_NPU_QCH_ENABLE, QCH_CON_LHM_AST_D9_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D9_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D9_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU_UNIT0_DONE_QCH, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU_UNIT1_DONE_QCH, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCNPUC_DMA_QCH, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCNPUC_PERI_QCH, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCNPUC_SRAM_QCH, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_NPUC_QCH, QCH_CON_LHM_AXI_P_NPUC_QCH_ENABLE, QCH_CON_LHM_AXI_P_NPUC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D0_NPUC_QCH, QCH_CON_LHS_AST_D0_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D0_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D0_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D0_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D10_NPUC_QCH, QCH_CON_LHS_AST_D10_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D10_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D10_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D10_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D11_NPUC_QCH, QCH_CON_LHS_AST_D11_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D11_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D11_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D11_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D12_NPUC_QCH, QCH_CON_LHS_AST_D12_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D12_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D12_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D12_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D13_NPUC_QCH, QCH_CON_LHS_AST_D13_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D13_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D13_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D13_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D14_NPUC_QCH, QCH_CON_LHS_AST_D14_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D14_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D14_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D14_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D15_NPUC_QCH, QCH_CON_LHS_AST_D15_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D15_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D15_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D15_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D1_NPUC_QCH, QCH_CON_LHS_AST_D1_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D1_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D1_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D1_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D2_NPUC_QCH, QCH_CON_LHS_AST_D2_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D2_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D2_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D2_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D3_NPUC_QCH, QCH_CON_LHS_AST_D3_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D3_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D3_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D3_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D4_NPUC_QCH, QCH_CON_LHS_AST_D4_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D4_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D4_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D4_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D5_NPUC_QCH, QCH_CON_LHS_AST_D5_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D5_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D5_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D5_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D6_NPUC_QCH, QCH_CON_LHS_AST_D6_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D6_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D6_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D6_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D7_NPUC_QCH, QCH_CON_LHS_AST_D7_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D7_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D7_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D7_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D8_NPUC_QCH, QCH_CON_LHS_AST_D8_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D8_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D8_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D8_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D9_NPUC_QCH, QCH_CON_LHS_AST_D9_NPUC_QCH_ENABLE, QCH_CON_LHS_AST_D9_NPUC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D9_NPUC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D9_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPUC_UNIT0_SETREG_QCH, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_ENABLE, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPUC_UNIT1_SETREG_QCH, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_ENABLE, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_NPUCDNC_CMDQ_QCH, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_ENABLE, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_NPUCDNC_RQ_QCH, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_ENABLE, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUC_CMU_NPUC_QCH, QCH_CON_NPUC_CMU_NPUC_QCH_ENABLE, QCH_CON_NPUC_CMU_NPUC_QCH_CLOCK_REQ, QCH_CON_NPUC_CMU_NPUC_QCH_EXPIRE_VAL, QCH_CON_NPUC_CMU_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUC_NPUD_UNIT0_QCH, DMYQCH_CON_NPUC_NPUD_UNIT0_QCH_ENABLE, DMYQCH_CON_NPUC_NPUD_UNIT0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPUC_NPUD_UNIT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUC_NPUD_UNIT1_QCH, DMYQCH_CON_NPUC_NPUD_UNIT1_QCH_ENABLE, DMYQCH_CON_NPUC_NPUD_UNIT1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPUC_NPUD_UNIT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUC_PPMU_UNIT0_QCH, QCH_CON_NPUC_PPMU_UNIT0_QCH_ENABLE, QCH_CON_NPUC_PPMU_UNIT0_QCH_CLOCK_REQ, QCH_CON_NPUC_PPMU_UNIT0_QCH_EXPIRE_VAL, QCH_CON_NPUC_PPMU_UNIT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUC_PPMU_UNIT1_QCH, QCH_CON_NPUC_PPMU_UNIT1_QCH_ENABLE, QCH_CON_NPUC_PPMU_UNIT1_QCH_CLOCK_REQ, QCH_CON_NPUC_PPMU_UNIT1_QCH_EXPIRE_VAL, QCH_CON_NPUC_PPMU_UNIT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NPUC_QCH, QCH_CON_SYSREG_NPUC_QCH_ENABLE, QCH_CON_SYSREG_NPUC_QCH_CLOCK_REQ, QCH_CON_SYSREG_NPUC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NPUC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC0_QCH, QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC0_QCH, QCH_CON_GPIO_PERIC0_QCH_ENABLE, QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIC0_QCH, QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_CMU_PERIC0_QCH, QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_UART_DBG, QCH_CON_PERIC0_TOP0_QCH_UART_DBG_ENABLE, QCH_CON_PERIC0_TOP0_QCH_UART_DBG_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_UART_DBG_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_UART_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI00_USI, QCH_CON_PERIC0_TOP0_QCH_USI00_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI00_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI00_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI00_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI00_I2C, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI01_USI, QCH_CON_PERIC0_TOP0_QCH_USI01_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI01_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI01_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI01_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI01_I2C, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI02_USI, QCH_CON_PERIC0_TOP0_QCH_USI02_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI02_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI02_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI02_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI02_I2C, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI03_USI, QCH_CON_PERIC0_TOP0_QCH_USI03_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI03_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI03_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI03_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI03_I2C, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI04_USI, QCH_CON_PERIC0_TOP0_QCH_USI04_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI04_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI04_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI04_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI04_I2C, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_USI05_USI, QCH_CON_PERIC0_TOP0_QCH_USI05_USI_ENABLE, QCH_CON_PERIC0_TOP0_QCH_USI05_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_USI05_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_USI05_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI05_I2C, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI13_USI, QCH_CON_PERIC0_TOP1_QCH_USI13_USI_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI13_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI13_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI13_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI13_I2C, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI14_USI, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI14_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI14_I2C, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI15_USI, QCH_CON_PERIC0_TOP1_QCH_USI15_USI_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI15_USI_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI15_USI_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI15_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_USI15_I2C, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_ENABLE, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP1_QCH_PWM, QCH_CON_PERIC0_TOP1_QCH_PWM_ENABLE, QCH_CON_PERIC0_TOP1_QCH_PWM_CLOCK_REQ, QCH_CON_PERIC0_TOP1_QCH_PWM_EXPIRE_VAL, QCH_CON_PERIC0_TOP1_QCH_PWM_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC0_QCH, QCH_CON_SYSREG_PERIC0_QCH_ENABLE, QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC1_QCH, QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC1_QCH, QCH_CON_GPIO_PERIC1_QCH_ENABLE, QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CSISPERIC1_QCH, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_ENABLE, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIC1_QCH, QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_CMU_PERIC1_QCH, QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_UART_BT, QCH_CON_PERIC1_TOP0_QCH_UART_BT_ENABLE, QCH_CON_PERIC1_TOP0_QCH_UART_BT_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_UART_BT_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_UART_BT_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI06_USI, QCH_CON_PERIC1_TOP0_QCH_USI06_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI06_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI06_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI06_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI06_I2C, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI07_USI, QCH_CON_PERIC1_TOP0_QCH_USI07_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI07_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI07_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI07_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI07_I2C, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI08_USI, QCH_CON_PERIC1_TOP0_QCH_USI08_USI_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI08_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI08_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI08_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_USI08_I2C, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_ENABLE, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI09_USI, QCH_CON_PERIC1_TOP1_QCH_USI09_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI09_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI09_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI09_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI09_I2C, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI10_USI, QCH_CON_PERIC1_TOP1_QCH_USI10_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI10_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI10_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI10_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI10_I2C, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI11_USI, QCH_CON_PERIC1_TOP1_QCH_USI11_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI11_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI11_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI11_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI11_I2C, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI16_USI, QCH_CON_PERIC1_TOP1_QCH_USI16_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI16_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI16_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI16_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI16_I2C, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI17_USI, QCH_CON_PERIC1_TOP1_QCH_USI17_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI17_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI17_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI17_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI17_I2C, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI12_USI, QCH_CON_PERIC1_TOP1_QCH_USI12_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI12_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI12_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI12_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI12_I2C, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI18_USI, QCH_CON_PERIC1_TOP1_QCH_USI18_USI_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI18_USI_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI18_USI_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI18_USI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP1_QCH_USI18_I2C, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_ENABLE, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_CLOCK_REQ, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_EXPIRE_VAL, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC1_QCH, QCH_CON_SYSREG_PERIC1_QCH_ENABLE, QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI16_I3C_QCH_P, QCH_CON_USI16_I3C_QCH_P_ENABLE, QCH_CON_USI16_I3C_QCH_P_CLOCK_REQ, QCH_CON_USI16_I3C_QCH_P_EXPIRE_VAL, QCH_CON_USI16_I3C_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI16_I3C_QCH_S, DMYQCH_CON_USI16_I3C_QCH_S_ENABLE, DMYQCH_CON_USI16_I3C_QCH_S_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USI16_I3C_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI17_I3C_QCH_P, QCH_CON_USI17_I3C_QCH_P_ENABLE, QCH_CON_USI17_I3C_QCH_P_CLOCK_REQ, QCH_CON_USI17_I3C_QCH_P_EXPIRE_VAL, QCH_CON_USI17_I3C_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI17_I3C_QCH_S, DMYQCH_CON_USI17_I3C_QCH_S_ENABLE, DMYQCH_CON_USI17_I3C_QCH_S_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USI17_I3C_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIS_QCH, QCH_CON_D_TZPC_PERIS_QCH_ENABLE, QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_EXPIRE_VAL, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIS_QCH, QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_EXPIRE_VAL, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BIRA_QCH, QCH_CON_OTP_CON_BIRA_QCH_ENABLE, QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIS_CMU_PERIS_QCH, QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE, QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ, QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL, QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIS_QCH, QCH_CON_SYSREG_PERIS_QCH_ENABLE, QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_SUB_QCH, QCH_CON_TMU_SUB_QCH_ENABLE, QCH_CON_TMU_SUB_QCH_CLOCK_REQ, QCH_CON_TMU_SUB_QCH_EXPIRE_VAL, QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_TOP_QCH, QCH_CON_TMU_TOP_QCH_ENABLE, QCH_CON_TMU_TOP_QCH_CLOCK_REQ, QCH_CON_TMU_TOP_QCH_EXPIRE_VAL, QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER0_QCH, QCH_CON_WDT_CLUSTER0_QCH_ENABLE, QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER2_QCH, QCH_CON_WDT_CLUSTER2_QCH_ENABLE, QCH_CON_WDT_CLUSTER2_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER2_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_SCAN2DRAM_QCH, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_SSP_QCH, QCH_CON_D_TZPC_SSP_QCH_ENABLE, QCH_CON_D_TZPC_SSP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_SSP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_SSP_QCH, QCH_CON_LHM_AXI_P_SSP_QCH_ENABLE, QCH_CON_LHM_AXI_P_SSP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_SSP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSP_CMU_SSP_QCH, QCH_CON_SSP_CMU_SSP_QCH_ENABLE, QCH_CON_SSP_CMU_SSP_QCH_CLOCK_REQ, QCH_CON_SSP_CMU_SSP_QCH_EXPIRE_VAL, QCH_CON_SSP_CMU_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_SSP_QCH, QCH_CON_SYSREG_SSP_QCH_ENABLE, QCH_CON_SYSREG_SSP_QCH_CLOCK_REQ, QCH_CON_SYSREG_SSP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USS_SSPCORE_QCH, DMYQCH_CON_USS_SSPCORE_QCH_ENABLE, DMYQCH_CON_USS_SSPCORE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USS_SSPCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TNR_QCH, QCH_CON_D_TZPC_TNR_QCH_ENABLE, QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_TNR_QCH, QCH_CON_HPM_APBIF_TNR_QCH_ENABLE, QCH_CON_HPM_APBIF_TNR_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_TNR_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_VO_DNSTNR_QCH, QCH_CON_LHM_AST_VO_DNSTNR_QCH_ENABLE, QCH_CON_LHM_AST_VO_DNSTNR_QCH_CLOCK_REQ, QCH_CON_LHM_AST_VO_DNSTNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_TNR_QCH, QCH_CON_LHM_AXI_P_TNR_QCH_ENABLE, QCH_CON_LHM_AXI_P_TNR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_TNR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_TNRDNS_QCH, QCH_CON_LHS_AST_OTF_TNRDNS_QCH_ENABLE, QCH_CON_LHS_AST_OTF_TNRDNS_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_TNRDNS_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_TNRDNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_TNRITP_QCH, QCH_CON_LHS_AST_OTF_TNRITP_QCH_ENABLE, QCH_CON_LHS_AST_OTF_TNRITP_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_TNRITP_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_TNRITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_VO_TNRMCSC_QCH, QCH_CON_LHS_AST_VO_TNRMCSC_QCH_ENABLE, QCH_CON_LHS_AST_VO_TNRMCSC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_VO_TNRMCSC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_VO_TNRMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_TNR_QCH, QCH_CON_LHS_AXI_D0_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_TNR_QCH, QCH_CON_LHS_AXI_D1_TNR_QCH_ENABLE, QCH_CON_LHS_AXI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ORBMCH_QCH, QCH_CON_ORBMCH_QCH_ENABLE, QCH_CON_ORBMCH_QCH_CLOCK_REQ, QCH_CON_ORBMCH_QCH_EXPIRE_VAL, QCH_CON_ORBMCH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ORBMCH_QCH_C2, QCH_CON_ORBMCH_QCH_C2_ENABLE, QCH_CON_ORBMCH_QCH_C2_CLOCK_REQ, QCH_CON_ORBMCH_QCH_C2_EXPIRE_VAL, QCH_CON_ORBMCH_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_TNR_QCH, QCH_CON_PPMU_D0_TNR_QCH_ENABLE, QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_TNR_QCH, QCH_CON_PPMU_D1_TNR_QCH_ENABLE, QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_TNR_QCH_S1, QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_TNR_QCH_S2, QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_TNR_QCH_S1, QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_TNR_QCH_S2, QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TNR_QCH, QCH_CON_SYSREG_TNR_QCH_ENABLE, QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL, QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_QCH, QCH_CON_TNR_QCH_ENABLE, QCH_CON_TNR_QCH_CLOCK_REQ, QCH_CON_TNR_QCH_EXPIRE_VAL, QCH_CON_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_CMU_TNR_QCH, QCH_CON_TNR_CMU_TNR_QCH_ENABLE, QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL, QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_TNR_QCH, QCH_CON_VGEN_LITE_TNR_QCH_ENABLE, QCH_CON_VGEN_LITE_TNR_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_TNR_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLAHE_QCH, QCH_CON_CLAHE_QCH_ENABLE, QCH_CON_CLAHE_QCH_CLOCK_REQ, QCH_CON_CLAHE_QCH_EXPIRE_VAL, QCH_CON_CLAHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_VRA_QCH, QCH_CON_D_TZPC_VRA_QCH_ENABLE, QCH_CON_D_TZPC_VRA_QCH_CLOCK_REQ, QCH_CON_D_TZPC_VRA_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_VRA_QCH, QCH_CON_LHM_AXI_P_VRA_QCH_ENABLE, QCH_CON_LHM_AXI_P_VRA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_VRA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_VRA_QCH, QCH_CON_LHS_AXI_D_VRA_QCH_ENABLE, QCH_CON_LHS_AXI_D_VRA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_VRA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_CLAHE_QCH, QCH_CON_PPMU_D0_CLAHE_QCH_ENABLE, QCH_CON_PPMU_D0_CLAHE_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_CLAHE_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_CLAHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_CLAHE_QCH, QCH_CON_PPMU_D1_CLAHE_QCH_ENABLE, QCH_CON_PPMU_D1_CLAHE_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_CLAHE_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_CLAHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_CLAHE_QCH, QCH_CON_QE_D0_CLAHE_QCH_ENABLE, QCH_CON_QE_D0_CLAHE_QCH_CLOCK_REQ, QCH_CON_QE_D0_CLAHE_QCH_EXPIRE_VAL, QCH_CON_QE_D0_CLAHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_CLAHE_QCH, QCH_CON_QE_D1_CLAHE_QCH_ENABLE, QCH_CON_QE_D1_CLAHE_QCH_CLOCK_REQ, QCH_CON_QE_D1_CLAHE_QCH_EXPIRE_VAL, QCH_CON_QE_D1_CLAHE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_VRA_QCH_S1, QCH_CON_SYSMMU_VRA_QCH_S1_ENABLE, QCH_CON_SYSMMU_VRA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_VRA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_VRA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_VRA_QCH_S2, QCH_CON_SYSMMU_VRA_QCH_S2_ENABLE, QCH_CON_SYSMMU_VRA_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_VRA_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_VRA_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_VRA_QCH, QCH_CON_SYSREG_VRA_QCH_ENABLE, QCH_CON_SYSREG_VRA_QCH_CLOCK_REQ, QCH_CON_SYSREG_VRA_QCH_EXPIRE_VAL, QCH_CON_SYSREG_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_VRA_QCH, QCH_CON_VGEN_LITE_VRA_QCH_ENABLE, QCH_CON_VGEN_LITE_VRA_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_VRA_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VRA_CMU_VRA_QCH, QCH_CON_VRA_CMU_VRA_QCH_ENABLE, QCH_CON_VRA_CMU_VRA_QCH_CLOCK_REQ, QCH_CON_VRA_CMU_VRA_QCH_EXPIRE_VAL, QCH_CON_VRA_CMU_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_C_VTS_QCH, QCH_CON_BAAW_C_VTS_QCH_ENABLE, QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL, QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_VTS_QCH, QCH_CON_BAAW_D_VTS_QCH_ENABLE, QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORTEXM4INTEGRATION_QCH_CPU, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB0_QCH_PCLK, QCH_CON_DMIC_AHB0_QCH_PCLK_ENABLE, QCH_CON_DMIC_AHB0_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AHB0_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AHB0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB1_QCH_PCLK, QCH_CON_DMIC_AHB1_QCH_PCLK_ENABLE, QCH_CON_DMIC_AHB1_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AHB1_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AHB1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB2_QCH_PCLK, QCH_CON_DMIC_AHB2_QCH_PCLK_ENABLE, QCH_CON_DMIC_AHB2_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AHB2_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AHB2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB3_QCH_PCLK, QCH_CON_DMIC_AHB3_QCH_PCLK_ENABLE, QCH_CON_DMIC_AHB3_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AHB3_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AHB3_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB4_QCH_PCLK, QCH_CON_DMIC_AHB4_QCH_PCLK_ENABLE, QCH_CON_DMIC_AHB4_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AHB4_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AHB4_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB5_QCH_PCLK, QCH_CON_DMIC_AHB5_QCH_PCLK_ENABLE, QCH_CON_DMIC_AHB5_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AHB5_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AHB5_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD0_QCH_PCLK, QCH_CON_DMIC_AUD0_QCH_PCLK_ENABLE, QCH_CON_DMIC_AUD0_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AUD0_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AUD0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD0_QCH_DMIC, DMYQCH_CON_DMIC_AUD0_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_AUD0_QCH_DMIC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_AUD0_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD1_QCH_PCLK, QCH_CON_DMIC_AUD1_QCH_PCLK_ENABLE, QCH_CON_DMIC_AUD1_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AUD1_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AUD1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD1_QCH_DMIC, DMYQCH_CON_DMIC_AUD1_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_AUD1_QCH_DMIC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_AUD1_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD2_QCH_PCLK, QCH_CON_DMIC_AUD2_QCH_PCLK_ENABLE, QCH_CON_DMIC_AUD2_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AUD2_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_AUD2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD2_QCH_DMIC, DMYQCH_CON_DMIC_AUD2_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_AUD2_QCH_DMIC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_AUD2_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF0_QCH_PCLK, QCH_CON_DMIC_IF0_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF0_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF0_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_IF0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF0_QCH_DMIC, DMYQCH_CON_DMIC_IF0_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_IF0_QCH_DMIC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_IF0_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF1_QCH_PCLK, QCH_CON_DMIC_IF1_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF1_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF1_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_IF1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF1_QCH_DMIC, DMYQCH_CON_DMIC_IF1_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_IF1_QCH_DMIC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_IF1_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF2_QCH_PCLK, QCH_CON_DMIC_IF2_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF2_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF2_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_IF2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF2_QCH_DMIC, DMYQCH_CON_DMIC_IF2_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_IF2_QCH_DMIC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_IF2_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_VTS_QCH, QCH_CON_D_TZPC_VTS_QCH_ENABLE, QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_VTS_QCH, QCH_CON_GPIO_VTS_QCH_ENABLE, QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL, QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC0_QCH, QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC1_QCH, QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC2_QCH, QCH_CON_HWACG_SYS_DMIC2_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC2_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC2_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC3_QCH, QCH_CON_HWACG_SYS_DMIC3_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC3_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC3_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC4_QCH, QCH_CON_HWACG_SYS_DMIC4_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC4_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC4_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC5_QCH, QCH_CON_HWACG_SYS_DMIC5_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC5_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC5_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_SERIAL_LIF_QCH, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_ENABLE, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_LP_VTS_QCH, QCH_CON_LHM_AXI_LP_VTS_QCH_ENABLE, QCH_CON_LHM_AXI_LP_VTS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_LP_VTS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_VTS_QCH, QCH_CON_LHM_AXI_P_VTS_QCH_ENABLE, QCH_CON_LHM_AXI_P_VTS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_VTS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_C_VTS_QCH, QCH_CON_LHS_AXI_C_VTS_QCH_ENABLE, QCH_CON_LHS_AXI_C_VTS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_C_VTS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_VTS_QCH, QCH_CON_LHS_AXI_D_VTS_QCH_ENABLE, QCH_CON_LHS_AXI_D_VTS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_VTS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_ABOX_VTS_QCH, QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE, QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_ABOX_VTS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_VTS_QCH, QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_VTS_QCH, QCH_CON_PDMA_VTS_QCH_ENABLE, QCH_CON_PDMA_VTS_QCH_CLOCK_REQ, QCH_CON_PDMA_VTS_QCH_EXPIRE_VAL, QCH_CON_PDMA_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_PCLK, QCH_CON_SERIAL_LIF_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_QCH_PCLK_EXPIRE_VAL, QCH_CON_SERIAL_LIF_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_LIF, DMYQCH_CON_SERIAL_LIF_QCH_LIF_ENABLE, DMYQCH_CON_SERIAL_LIF_QCH_LIF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SERIAL_LIF_QCH_LIF_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_AHB, DMYQCH_CON_SERIAL_LIF_QCH_AHB_ENABLE, DMYQCH_CON_SERIAL_LIF_QCH_AHB_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SERIAL_LIF_QCH_AHB_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_DEBUG_US_QCH_PCLK, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_EXPIRE_VAL, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_DEBUG_US_QCH_LIF, DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF_ENABLE, DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_DEBUG_VT_QCH_PCLK, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_EXPIRE_VAL, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_DEBUG_VT_QCH_LIF, DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF_ENABLE, DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_AUD_PAD0, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_IF_PAD0, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_AUD_PAD1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_IF_PAD1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_AUD_PAD2, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_IF_PAD2, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_C_VTS_QCH, QCH_CON_SWEEPER_C_VTS_QCH_ENABLE, QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ, QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_VTS_QCH, QCH_CON_SYSREG_VTS_QCH_ENABLE, QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_QCH, QCH_CON_TIMER_QCH_ENABLE, QCH_CON_TIMER_QCH_CLOCK_REQ, QCH_CON_TIMER_QCH_EXPIRE_VAL, QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER1_QCH, QCH_CON_TIMER1_QCH_ENABLE, QCH_CON_TIMER1_QCH_CLOCK_REQ, QCH_CON_TIMER1_QCH_EXPIRE_VAL, QCH_CON_TIMER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER2_QCH, QCH_CON_TIMER2_QCH_ENABLE, QCH_CON_TIMER2_QCH_CLOCK_REQ, QCH_CON_TIMER2_QCH_EXPIRE_VAL, QCH_CON_TIMER2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_QCH, QCH_CON_VGEN_LITE_QCH_ENABLE, QCH_CON_VGEN_LITE_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VTS_CMU_VTS_QCH, QCH_CON_VTS_CMU_VTS_QCH_ENABLE, QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL, QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_VTS_QCH, QCH_CON_WDT_VTS_QCH_ENABLE, QCH_CON_WDT_VTS_QCH_CLOCK_REQ, QCH_CON_WDT_VTS_QCH_EXPIRE_VAL, QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 44;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AUD, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUS0, BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUS1, BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CMGP, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CORE, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL2, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CSIS, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DNC, DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DNS, DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPU, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DSP, DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DSP1, DSP1_CMU_DSP1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DSP1_CMU_DSP1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DSP2, DSP2_CMU_DSP2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DSP2_CMU_DSP2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G2D, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_G3D, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI0, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI1, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI2, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_IPP, IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_ITP, ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MCSC, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC0, MFC0_CMU_MFC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC0_CMU_MFC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF1, MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF2, MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF3, MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NPU, NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NPU10, NPU10_CMU_NPU10_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NPU10_CMU_NPU10_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NPU11, NPU11_CMU_NPU11_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NPU11_CMU_NPU11_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NPUC, NPUC_CMU_NPUC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NPUC_CMU_NPUC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC0, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIS, PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_SSP, SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TNR, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_VRA, VRA_CMU_VRA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, VRA_CMU_VRA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_VTS, VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};
