<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>ARTIX-7 GTP 3G-SDI 使用实例 - 编程爱好者博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="ARTIX-7 GTP 3G-SDI 使用实例" />
<meta property="og:description" content="XILINX ARTIX-7 FPGA 可以使用GTP 传送最高3G-SDI的信号。本文记录 GTP调用方法，与SDI IP的互联方法等，最后实现1080p60彩条内部产生后经SDI回环后接收，仅适用于ARTIX-7或更高系列。组建工程部分参考赛灵思 xapp1097 实例。
操作概览：
调用GTP IP取出xxx_gt.v和xxx_common.v备用 → 调用3G-SDI IP → 下载 xapp1097.zip → 包装3G-SDI IP → 实现1080p60彩条内部产生后经SDI回环然后接收，使用VIO调试观察接收端锁定情况。
IP说明：
需要调用两个IP：SMPTE SD/HD/3G-SDI 和 7 Series FPGAs Transceivers Wizard(使用GTP)
需要下载一个文件：xapp1097
SDI IP 将使用到顶层和以下所有代码(SDI IP须命名为smpte_sdi),使用xapp1097内模块后 SDI IP被包装成名为a7gtp_sdi_rxtx_wrapper.v 的模块。
GTP IP 使用 xxx_gt.v作为顶层，其内部包含的.v文件也可以从GTP IP示例工程中获得。xxx_common.v可以从GTP IP 示例工程中获得。
1. 新建一个vivado工程，我使用2017.4版本。添加GT IP核 7 Series FPGAs Transceivers Wizard
2. IP核命名为 a7gtp_sdi_wrapper，按照下图设置
3. 翻到第二页,协议必须选择hd sdi，根据xapp1097即使用3g-sdi也必须选择hd sdi。一个GTP收发器使用两个PLL，确保两个PLL都使能,因为最后的应用需要TX端动态切换两个PLL，由于板子上只有148.5Mhz video OSC只能连接到一个时钟源，因此，不支持发送1.485/1.001 Gb/s HD-SDI和2.97/1.001 Gb/s 3G-SDI。但是，接收端因为有CDR unit，只有148.5Mhz晶振也可以接收5种SDI信号。(按照下图连接时钟源后TX端切换PLL并不能改变频率)" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bchobby.github.io/posts/5d6e6bda4fd1ffd7d9a6fe225a80930e/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2020-03-12T20:32:04+08:00" />
<meta property="article:modified_time" content="2020-03-12T20:32:04+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程爱好者博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程爱好者博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">ARTIX-7 GTP 3G-SDI 使用实例</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>XILINX ARTIX-7 FPGA 可以使用GTP 传送最高3G-SDI的信号。本文记录 GTP调用方法，与SDI IP的互联方法等，最后实现1080p60彩条内部产生后经SDI回环后接收，仅适用于ARTIX-7或更高系列。组建工程部分参考赛灵思 <a href="https://secure.xilinx.com/webreg/clickthrough.do?cid=344558" rel="nofollow">xapp1097</a> 实例。</p> 
<p>操作概览：</p> 
<p>调用GTP IP取出xxx_gt.v和xxx_common.v备用 →  调用3G-SDI IP  →  下载  xapp1097.zip  →  包装3G-SDI IP  →  实现1080p60彩条内部产生后经SDI回环然后接收，使用VIO调试观察接收端锁定情况。</p> 
<p>IP说明：</p> 
<blockquote> 
 <p>需要调用两个IP：SMPTE SD/HD/3G-SDI 和 7 Series FPGAs Transceivers Wizard(使用GTP)</p> 
 <p>需要下载一个文件：<a href="https://secure.xilinx.com/webreg/clickthrough.do?cid=344558" rel="nofollow">xapp1097</a></p> 
 <p> SDI IP    将使用到顶层和以下所有代码(SDI IP须命名为smpte_sdi),使用xapp1097内模块后 SDI IP被包装成名为a7gtp_sdi_rxtx_wrapper.v 的模块。</p> 
 <p> GTP IP  使用 xxx_gt.v作为顶层，其内部包含的.v文件也可以从GTP IP示例工程中获得。xxx_common.v可以从GTP IP 示例工程中获得。</p> 
</blockquote> 
<p> </p> 
<hr> 
<p>1.    新建一个vivado工程，我使用2017.4版本。添加GT IP核  7 Series FPGAs Transceivers Wizard</p> 
<p>2.    IP核命名为 a7gtp_sdi_wrapper，按照下图设置</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/67/63/QhwJWxdX_o.png"></p> 
<p>3.    翻到第二页,协议必须选择hd sdi，根据<a href="https://secure.xilinx.com/webreg/clickthrough.do?cid=344558" rel="nofollow">xapp1097</a>即使用3g-sdi也必须选择hd sdi。一个GTP收发器使用两个PLL，确保两个PLL都使能,因为最后的应用需要TX端动态切换两个PLL，由于板子上只有148.5Mhz video OSC只能连接到一个时钟源，因此，不支持发送1.485/1.001 Gb/s HD-SDI和2.97/1.001 Gb/s 3G-SDI。但是，接收端因为有CDR unit，只有148.5Mhz晶振也可以接收5种SDI信号。(按照下图连接时钟源后TX端切换PLL并不能改变频率)</p> 
<blockquote> 
 <p>- 270 Mb/s SD-SDI</p> 
 <p>- 1.485 Gb/s HD-SDI</p> 
 <p>- 1.485/1.001 Gb/s HD-SDI （不支持发送该比特率除非有148.35 MHz osc）</p> 
 <p>- 2.97 Gb/s 3G-SDI</p> 
 <p>- 2.97/1.001 Gb/s 3G-SDI   （同上）</p> 
</blockquote> 
<p>按照下图设置，此板连148.5Mhz晶振连接在REFCLK0_Q0上。</p> 
<p><img alt="" src="https://images2.imgbox.com/da/ab/iRHhg7ZG_o.png"></p> 
<p>4.     翻到下一页，DRP/system clock freq 设置为27Mhz，该时钟用作SDI IP 和GTP IP辅助时钟，从外部 OSC接入（SDI专用）,事实证明 该时钟可以不是精确的27Mhz，也可由内部PLL产生。其他设置默认</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/e8/4d/IJMRTAfl_o.png"></p> 
<p>5.    下一页，按照下图设置</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/de/23/As4bTUhx_o.png"></p> 
<p>6.    下一页，可以勾选LOOPBACK用于调试，注意LOOPBACK是在FPGA内部进行回环，本文其实没有用到。其他默认</p> 
<p>7.    其他页默认配置，点OK,generate</p> 
<p>8.    右键打开示例工程，这会在示例工程中产生一个support文件夹，里面一个文件会用到。关闭示例工程</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/54/a1/xurC9yGg_o.png"></p> 
<p>9.    找到示例工程下a7gtp_sdi_wrapper_common.v文件拷贝到原工程下(仅为方便)</p> 
<blockquote> 
 <p>cp ./a7gtp_sdi_wrapper_ex/a7gtp_sdi_wrapper_ex.srcs/sources_1/imports/example_design/support/a7gtp_sdi_wrapper_common.v </p> 
 <p>./sdi.srcs/sources_1/ip/a7gtp_sdi_wrapper</p> 
</blockquote> 
<p>该模块是对2个PLL的封装，一个GTP Quad 中含有2个PLL和4个收发器，一个_common.v 对应一个GTP Quad，可以实例化到多个GTP Quad </p> 
<p>10.    将以下文件加入工程</p> 
<blockquote> 
 <p>a7gtp_sdi_wrapper_gt.v                  下面三个可以从example_design内获得</p> 
 <p>+-------a7gtp_sdi_wrapper_gtrxreset_seq.v            </p> 
 <p>+-------a7gtp_sdi_wrapper_rxrate_seq.v      </p> 
 <p>+-------a7gtp_sdi_wrapper_sync_block.v </p> 
 <p>a7gtp_sdi_wrapper_common.v</p> 
</blockquote> 
<p> </p> 
<hr> 
<p>11.   创建SMPTE SD/HD/3G-SDI IP，必须命名为 smpte_sdi</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/ae/31/BNA900up_o.png"></p> 
<hr> 
<p>12.    下载  <a href="https://secure.xilinx.com/webreg/clickthrough.do?cid=344558" rel="nofollow">xapp1097</a>，删除SDI_wrapper内 a7gtp_sdi_rxtx_wrapper_ise.v 然后把以下目录加入工程</p> 
<blockquote> 
 <p>./SDI_wrapper</p> 
 <p>./dru</p> 
</blockquote> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/0f/d8/IBJkAJ8o_o.png"></p> 
<p>包含如图</p> 
<p>13.     再把 /ac701_sdi_demo内的verilog文件加入，不要chipscope内的。</p> 
<p>14.    可以发现新增了两个包装文件。这两个文件需要修改（下图2个“新增”），代码<a href="https://github.com/Elrori/sdi-gtp-wrapper-test0">参见</a>。在a7_sdi_rxtx.v中有一个ILA和两个VIO，所以需要手动添加这三个的IP，此处不细讲。</p> 
<p><img alt="" src="https://images2.imgbox.com/09/25/n6aGzpaI_o.png"></p> 
<p>最后包含如上（注意还需要有ILA和VIO）</p> 
<hr> 
<p>15.    a7gtp_sdi_rxtx_wrapper.v 内的 FXDCLK_FREQ变量设置为DRP/system clock freq。</p> 
<p>16.    a7_sdi_rxtx.v 包装了SDI信号源、SDI IP以及 GTP的原语,还有一个逻辑分析仪和VIO，VIO用于选择发送模式。顶层ac701_sdi_demo.v包装了a7_sdi_rxtx.v和GTP PLL0/1。顶层内可以实例化两个a7_sdi_rxtx.v，那么约束过后会使用两个收发器。</p> 
<p>17.    引脚约束(单个收发器)</p> 
<blockquote> 
 <p>set_property IOSTANDARD LVCMOS33 [get_ports clk_27M]</p> 
 <p>set_property IOSTANDARD LVCMOS33 [get_ports sdi0_sd_hd]</p> 
 <p>set_property PACKAGE_PIN F6 [get_ports mgtp_refclk0_p]</p> 
 <p>set_property PACKAGE_PIN B8 [get_ports mgtp_rx0_p]</p> 
 <p>set_property PACKAGE_PIN B4 [get_ports mgtp_tx0_p]</p> 
 <p>set_property PACKAGE_PIN C18 [get_ports clk_27M]</p> 
 <p>set_property PACKAGE_PIN A14 [get_ports sdi0_sd_hd]</p> 
</blockquote> 
<p>18.    综合产生bit文件下载。输入输出对接同轴电缆。打开调试界面如下。接收锁定（mode_locked,rx_locked）成功</p> 
<p><img alt="" src="https://images2.imgbox.com/0a/7b/zRqSnIzy_o.png"></p> 
<p>VIO</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/44/53/31Ff3SHs_o.png"></p> 
<p>tx模式选择</p> 
<p> </p> 
<p><img alt="" src="https://images2.imgbox.com/36/e0/ygeWcnw6_o.png"></p> 
<p>ila rx SDI数据口</p> 
<p>以上</p> 
<p>操作省略较多 仅参考备忘用途</p> 
<p>引用：</p> 
<blockquote> 
 <p>xapp1097-smpte-sdi-a7-gtp.pdf</p> 
 <p>xapp1097.zip</p> 
 <p>ug482_7Series_GTP_Transceivers.pdf</p> 
 <p>pg071-v-smpte-sdi.pdf</p> 
</blockquote>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/fe2b104b7d6af4a43187efce40ac2935/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">SpringBoot&amp;&amp;Spring --- Redis 集成 Error creating bean with name &#39;enableRedisKeyspaceNotificationsIniti</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/5c97478f1711693d1aae9a2997b7cfde/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">HDFS文件系统基本操作-Hadoop实践</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程爱好者博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151260"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>