module fir(
	input wire clk,
	input wire reset,
	input wire [31:0] value_in,
	
	output wire [31:0] value_out

);

//always @ (posedge clk) begin
////	value_out <= value_in << 2;
//	value_out <= 20;
//end

assign value_out = 3;

endmodule