<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_Matrix2\sample\GOWIN_matrix2\TangPrimer20K_test\impl\gwsynthesis\matrix2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_Matrix2\sample\GOWIN_matrix2\TangPrimer20K_test\src\matrix2.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Feb 13 00:11:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>215</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>223</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_instance/overflow_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>386.084(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>overflow_Z</td>
<td>100.000(MHz)</td>
<td>237.336(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.787</td>
<td>colorSelector_s1/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.178</td>
</tr>
<tr>
<td>2</td>
<td>5.951</td>
<td>colorSelector_s1/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_44_G[0]_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.014</td>
</tr>
<tr>
<td>3</td>
<td>5.958</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_1_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.007</td>
</tr>
<tr>
<td>4</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_63_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>5</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_55_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>6</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_51_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>7</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_47_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>8</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_46_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>9</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_39_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>10</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>11</td>
<td>5.960</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_29_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.005</td>
</tr>
<tr>
<td>12</td>
<td>5.968</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_59_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.997</td>
</tr>
<tr>
<td>13</td>
<td>5.968</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_53_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.997</td>
</tr>
<tr>
<td>14</td>
<td>5.968</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_45_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.997</td>
</tr>
<tr>
<td>15</td>
<td>5.968</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_43_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.997</td>
</tr>
<tr>
<td>16</td>
<td>5.968</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_37_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.997</td>
</tr>
<tr>
<td>17</td>
<td>5.968</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_30_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.997</td>
</tr>
<tr>
<td>18</td>
<td>6.057</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_33_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.908</td>
</tr>
<tr>
<td>19</td>
<td>6.065</td>
<td>colorSelector_s1/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_34_G[0]_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.900</td>
</tr>
<tr>
<td>20</td>
<td>6.110</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_61_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.855</td>
</tr>
<tr>
<td>21</td>
<td>6.195</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.770</td>
</tr>
<tr>
<td>22</td>
<td>6.195</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_9_G[0]_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.770</td>
</tr>
<tr>
<td>23</td>
<td>6.201</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_31_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.764</td>
</tr>
<tr>
<td>24</td>
<td>6.201</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.764</td>
</tr>
<tr>
<td>25</td>
<td>6.201</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_0_G[0]_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.764</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.327</td>
<td>mat_CLOCK_s2/Q</td>
<td>currentStep_0_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>cycleCounter_2_s0/Q</td>
<td>cycleCounter_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.424</td>
<td>cycleCounter_6_s0/Q</td>
<td>cycleCounter_6_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>timer_instance/counter_0_s0/Q</td>
<td>timer_instance/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>timer_instance/counter_3_s0/Q</td>
<td>timer_instance/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>timer_instance/counter_7_s0/Q</td>
<td>timer_instance/counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>timer_instance/counter_9_s0/Q</td>
<td>timer_instance/counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>cycleCounter_8_s0/Q</td>
<td>cycleCounter_8_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>currentStep_1_s0/Q</td>
<td>currentStep_1_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>cycleCounter_12_s0/Q</td>
<td>cycleCounter_12_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.429</td>
<td>currentStep_0_s0/Q</td>
<td>currentStep_0_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>12</td>
<td>0.430</td>
<td>rowCounter_2_s0/Q</td>
<td>rowCounter_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>13</td>
<td>0.433</td>
<td>mat_CLOCK_s2/Q</td>
<td>mat_CLOCK_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>14</td>
<td>0.454</td>
<td>mat_CLOCK_s2/Q</td>
<td>currentStep_2_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>15</td>
<td>0.454</td>
<td>mat_CLOCK_s2/Q</td>
<td>mat_RCLOCK_s2/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>16</td>
<td>0.460</td>
<td>mat_CLOCK_s2/Q</td>
<td>ROW_s2/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>17</td>
<td>0.463</td>
<td>mat_CLOCK_s2/Q</td>
<td>COL_Green_s2/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>18</td>
<td>0.463</td>
<td>mat_CLOCK_s2/Q</td>
<td>COL_Red_s2/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>19</td>
<td>0.486</td>
<td>rowCounter_1_s1/Q</td>
<td>rowCounter_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>20</td>
<td>0.488</td>
<td>currentStep_2_s0/Q</td>
<td>currentStep_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.499</td>
</tr>
<tr>
<td>21</td>
<td>0.539</td>
<td>cycleCounter_3_s0/Q</td>
<td>cycleCounter_3_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>22</td>
<td>0.539</td>
<td>cycleCounter_4_s0/Q</td>
<td>cycleCounter_4_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.542</td>
<td>timer_instance/counter_10_s0/Q</td>
<td>timer_instance/counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>24</td>
<td>0.542</td>
<td>timer_instance/counter_6_s0/Q</td>
<td>timer_instance/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>25</td>
<td>0.544</td>
<td>rowCounter_0_s1/Q</td>
<td>rowCounter_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>cycleCounter_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>cycleCounter_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_27_G[0]_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_25_G[0]_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.531</td>
<td>4.531</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>ROW_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>ledFrameBuffer_s836/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s836/F</td>
</tr>
<tr>
<td>4.022</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>ledFrameBuffer_s802/I1</td>
</tr>
<tr>
<td>4.484</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s802/F</td>
</tr>
<tr>
<td>5.208</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 24.339%; route: 2.929, 70.108%; tC2Q: 0.232, 5.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_44_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>ledFrameBuffer_s834/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s834/F</td>
</tr>
<tr>
<td>3.750</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>ledFrameBuffer_s808/I1</td>
</tr>
<tr>
<td>4.320</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s808/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_44_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_44_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_44_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 28.025%; route: 2.657, 66.195%; tC2Q: 0.232, 5.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_1_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.036</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_1_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_1_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_1_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.159%; route: 2.767, 69.050%; tC2Q: 0.232, 5.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_63_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_63_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_63_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_63_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_55_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_55_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_55_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_55_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_51_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_51_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_51_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_51_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_47_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_47_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_47_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_47_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_46_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_46_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_46_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_46_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_39_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_39_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_39_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_39_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_38_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_29_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.035</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_29_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_29_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_29_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.169%; route: 2.765, 69.039%; tC2Q: 0.232, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_59_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.027</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_59_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_59_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_59_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.218%; route: 2.757, 68.978%; tC2Q: 0.232, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_53_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.027</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_53_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_53_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_53_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.218%; route: 2.757, 68.978%; tC2Q: 0.232, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_45_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.027</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_45_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_45_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_45_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.218%; route: 2.757, 68.978%; tC2Q: 0.232, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_43_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.027</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_43_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_43_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_43_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.218%; route: 2.757, 68.978%; tC2Q: 0.232, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_37_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.027</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_37_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_37_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_37_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.218%; route: 2.757, 68.978%; tC2Q: 0.232, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_30_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>5.027</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_30_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_30_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_30_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.218%; route: 2.757, 68.978%; tC2Q: 0.232, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_33_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>4.937</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_33_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_33_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_33_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 25.794%; route: 2.668, 68.269%; tC2Q: 0.232, 5.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_34_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>ledFrameBuffer_s832/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s832/F</td>
</tr>
<tr>
<td>3.745</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>ledFrameBuffer_s798/I1</td>
</tr>
<tr>
<td>4.207</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s798/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_34_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_34_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_34_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 26.074%; route: 2.651, 67.978%; tC2Q: 0.232, 5.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_61_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>4.884</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_61_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_61_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_61_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 26.151%; route: 2.615, 67.830%; tC2Q: 0.232, 6.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>3.506</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>ledFrameBuffer_s788/I0</td>
</tr>
<tr>
<td>4.076</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s788/F</td>
</tr>
<tr>
<td>4.799</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 29.843%; route: 2.413, 64.003%; tC2Q: 0.232, 6.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_9_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>3.506</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>ledFrameBuffer_s773/I0</td>
</tr>
<tr>
<td>4.076</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s773/F</td>
</tr>
<tr>
<td>4.799</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_9_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_9_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_9_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 29.843%; route: 2.413, 64.003%; tC2Q: 0.232, 6.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_31_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>4.793</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_31_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_31_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_31_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 26.782%; route: 2.524, 67.054%; tC2Q: 0.232, 6.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>4.793</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 26.782%; route: 2.524, 67.054%; tC2Q: 0.232, 6.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_0_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>2.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R25C31[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>ledFrameBuffer_s828/I2</td>
</tr>
<tr>
<td>3.413</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">ledFrameBuffer_s828/F</td>
</tr>
<tr>
<td>4.793</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_RAMREG_0_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_0_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_0_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 26.782%; route: 2.524, 67.054%; tC2Q: 0.232, 6.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.080</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">currentStep_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>currentStep_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.192%; tC2Q: 0.202, 59.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>cycleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cycleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>cycleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">cycleCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C25[1][A]</td>
<td>n39_s/I1</td>
</tr>
<tr>
<td>1.177</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" background: #97FFFF;">n39_s/SUM</td>
</tr>
<tr>
<td>1.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">cycleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>cycleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>cycleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>cycleCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cycleCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>cycleCounter_6_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">cycleCounter_6_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>1.177</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>1.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">cycleCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>cycleCounter_6_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>cycleCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>timer_instance/n22_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n22_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>timer_instance/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C23[1][A]</td>
<td>timer_instance/n19_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n19_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>timer_instance/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C24[0][A]</td>
<td>timer_instance/n15_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n15_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>timer_instance/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C24[1][A]</td>
<td>timer_instance/n13_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n13_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>timer_instance/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>cycleCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cycleCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>cycleCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">cycleCounter_8_s0/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>1.180</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>1.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">cycleCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>cycleCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>cycleCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>n114_s0/I1</td>
</tr>
<tr>
<td>1.181</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>1.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">currentStep_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>currentStep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>cycleCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cycleCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>cycleCounter_12_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">cycleCounter_12_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C27[0][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>1.181</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>1.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">cycleCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>cycleCounter_12_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>cycleCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>currentStep_0_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">currentStep_0_s0/Q</td>
</tr>
<tr>
<td>0.950</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>n115_s2/I0</td>
</tr>
<tr>
<td>1.182</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">n115_s2/F</td>
</tr>
<tr>
<td>1.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">currentStep_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>currentStep_0_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">rowCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n24_s0/I2</td>
</tr>
<tr>
<td>1.183</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>1.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">rowCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>rowCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>0.954</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>n14_s2/I0</td>
</tr>
<tr>
<td>1.186</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">n14_s2/F</td>
</tr>
<tr>
<td>1.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>currentStep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.533%; tC2Q: 0.202, 43.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mat_RCLOCK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">mat_RCLOCK_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>mat_RCLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>mat_RCLOCK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.533%; tC2Q: 0.202, 43.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROW_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">ROW_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>ROW_s2/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>ROW_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.107%; tC2Q: 0.202, 42.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Green_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.216</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">COL_Green_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>COL_Green_s2/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>COL_Green_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.379%; tC2Q: 0.202, 42.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Red_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.216</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">COL_Red_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>COL_Red_s2/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>COL_Red_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.379%; tC2Q: 0.202, 42.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">rowCounter_1_s1/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n25_s2/I0</td>
</tr>
<tr>
<td>1.239</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>1.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">rowCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>rowCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n113_s0/I2</td>
</tr>
<tr>
<td>1.241</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n113_s0/F</td>
</tr>
<tr>
<td>1.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>currentStep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.077%; route: 0.007, 1.469%; tC2Q: 0.202, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>cycleCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cycleCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>cycleCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.943</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" font-weight:bold;">cycleCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.060</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[1][B]</td>
<td>n38_s/I1</td>
</tr>
<tr>
<td>1.292</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" background: #97FFFF;">n38_s/SUM</td>
</tr>
<tr>
<td>1.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" font-weight:bold;">cycleCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>cycleCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>cycleCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>cycleCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cycleCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cycleCounter_4_s0/CLK</td>
</tr>
<tr>
<td>0.943</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">cycleCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.060</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td>n37_s/I1</td>
</tr>
<tr>
<td>1.292</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n37_s/SUM</td>
</tr>
<tr>
<td>1.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">cycleCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cycleCounter_4_s0/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cycleCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C24[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C24[1][B]</td>
<td>timer_instance/n12_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n12_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>timer_instance/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C23[2][B]</td>
<td>timer_instance/n16_s/I1</td>
</tr>
<tr>
<td>1.413</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n16_s/SUM</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>timer_instance/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">rowCounter_0_s1/Q</td>
</tr>
<tr>
<td>0.952</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>n26_s3/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">n26_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">rowCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>89</td>
<td>R25C23[2][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.753</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>rowCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.032%; route: 0.009, 1.543%; tC2Q: 0.202, 36.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.742, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rowCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cycleCounter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>cycleCounter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>cycleCounter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cycleCounter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>cycleCounter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>cycleCounter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentStep_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>currentStep_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>currentStep_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>currentStep_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>currentStep_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_27_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_27_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_27_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_26_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_24_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_25_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_25_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>ledFrameBuffer_ledFrameBuffer_RAMREG_25_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.531</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROW_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>6.211</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>ROW_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.742</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>ROW_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>89</td>
<td>overflow_Z</td>
<td>5.787</td>
<td>1.211</td>
</tr>
<tr>
<td>70</td>
<td>n235_3</td>
<td>5.958</td>
<td>1.336</td>
</tr>
<tr>
<td>64</td>
<td>ledFrameBuffer_894</td>
<td>5.958</td>
<td>1.623</td>
</tr>
<tr>
<td>46</td>
<td>colorSelector_4</td>
<td>5.787</td>
<td>1.367</td>
</tr>
<tr>
<td>34</td>
<td>rowCounter[2]</td>
<td>7.007</td>
<td>0.934</td>
</tr>
<tr>
<td>19</td>
<td>rowCounter[1]</td>
<td>7.358</td>
<td>0.949</td>
</tr>
<tr>
<td>14</td>
<td>n236_6</td>
<td>7.123</td>
<td>1.303</td>
</tr>
<tr>
<td>13</td>
<td>rowCounter[0]</td>
<td>7.389</td>
<td>0.791</td>
</tr>
<tr>
<td>12</td>
<td>clk_d</td>
<td>7.410</td>
<td>0.261</td>
</tr>
<tr>
<td>12</td>
<td>ch2_mat_CLOCK_d</td>
<td>6.384</td>
<td>1.547</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R24C24</td>
<td>68.06%</td>
</tr>
<tr>
<td>R24C25</td>
<td>66.67%</td>
</tr>
<tr>
<td>R24C27</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C27</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C31</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C25</td>
<td>62.50%</td>
</tr>
<tr>
<td>R24C28</td>
<td>61.11%</td>
</tr>
<tr>
<td>R26C31</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
