// Seed: 3393328738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1] = 1;
  wire id_6;
  assign id_3 = id_2 - id_1[1];
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    output wand id_2,
    output wire id_3,
    output tri1 id_4
);
  wire id_6;
  tri0 id_7 = 1;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign id_8[1] = 1;
endmodule
