Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 23 14:10:55 2019
| Host         : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1326 |
| Unused register locations in slices containing registers |  1004 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           29 |
|      2 |           68 |
|      3 |           98 |
|      4 |           60 |
|      5 |           25 |
|      6 |           44 |
|      7 |           57 |
|      8 |          437 |
|      9 |           11 |
|     10 |           22 |
|     11 |            3 |
|     12 |           32 |
|     13 |            2 |
|     15 |           20 |
|    16+ |          418 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11922 |         2400 |
| No           | No                    | Yes                    |              84 |           24 |
| No           | Yes                   | No                     |            2511 |          917 |
| Yes          | No                    | No                     |           17265 |         3184 |
| Yes          | No                    | Yes                    |             120 |           22 |
| Yes          | Yes                   | No                     |            9086 |         1622 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                     Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ier9_out                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__2_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__4_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__8_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__10_n_2                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                          | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/E[0]                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__9_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/k_reg_283710                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__6_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__7_n_2                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__5_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__11_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__1_n_2                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/indvar3_reg_4616_reg[1][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/pyr_data_ce0                                                                                                                                                                                              | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter2_reg_rep                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_2                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_3[0]                                                                                                                                                                 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp4_iter0_reg[0]                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp_to_user/SR[0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter0_reg[0]                                                                                                                                                                          | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__2_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                          |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                       |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__7_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                              |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_1[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                    |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__12_n_2                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                    |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_2[0]                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/waddr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/sel                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[29]_i_1__14_n_2                                                                                                                |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[29]_i_1__2_n_2                                                                                                                 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/sel                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[29]_i_1__20_n_2                                                                                                                |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/sel                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/sel                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[29]_i_1__8_n_2                                                                                                                 |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_81[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_19[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_85[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_9[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_76[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_42[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_80[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_37[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_33[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_32[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_43[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_82[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_84[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_8[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_41[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_77[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_38[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_34[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_78[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_79[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_36[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_39[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_4[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_83[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_40[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_35[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_64[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_55[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_56[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_57[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_58[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_59[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_6[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_60[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_61[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_62[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_65[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_63[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_66[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_65[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_66[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_64[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_67[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_68[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_69[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_7[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_70[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_71[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_63[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_71[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_45[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_46[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_47[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_75[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_74[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_73[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_72[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_48[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_49[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_5[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_44[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_50[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_51[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_52[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_70[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_53[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_54[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_7[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_69[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_68[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_67[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_59[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_48[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_49[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_5[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_50[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_51[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_52[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_53[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_54[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_55[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_56[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_57[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_58[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_47[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_6[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_60[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_61[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_62[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_63[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_64[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_65[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_66[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_67[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_68[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_69[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_36[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_26[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_27[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_28[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_29[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_30[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_31[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_32[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_33[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_34[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_35[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_7[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_37[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_38[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_39[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_4[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_40[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_41[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_42[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_43[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_44[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_45[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_46[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_21[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_12[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_13[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_14[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_15[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_16[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_17[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_18[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_10[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_20[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_11[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_22[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_23[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_24[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_25[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__4_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_26[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_27[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_28[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_29[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_3[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_30[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_80[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_70[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_71[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_72[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_73[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_74[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_75[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_76[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_77[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_78[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_79[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_8[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_31[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_81[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_82[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_83[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_84[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_85[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_86[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_87[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_9[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_10[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_71[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_64[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_36[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_65[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_66[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_67[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_68[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_69[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_7[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_70[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_63[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_35[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_72[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_73[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_34[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_33[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_74[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_75[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_76[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_77[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_78[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_40[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_51[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_52[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_53[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_54[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_55[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_56[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_42[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_57[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_41[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_79[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_4[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_58[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_59[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_6[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_39[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_60[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_38[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_37[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_61[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_62[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_19[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_10[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_11[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_12[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_13[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_14[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_15[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_16[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_17[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_18[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_20[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_21[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_22[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_23[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_28[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_24[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_25[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_27[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_26[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_31[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_8[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_80[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_81[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_82[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_83[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_32[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_43[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_30[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_3[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_84[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_85[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_86[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_87[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_29[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_9[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_59[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_58[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_57[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_56[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_11[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_12[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_55[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_13[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_54[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_9[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_53[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_52[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_14[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_15[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_16[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_17[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_18[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_51[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_19[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_80[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_73[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_62[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_61[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_74[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_75[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_76[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_77[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_78[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_79[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_8[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_20[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_81[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_82[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_83[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_60[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_84[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_85[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_86[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_6[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_87[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_43[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_36[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_37[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_38[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_39[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_4[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_40[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_41[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_46[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_42[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_35[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_44[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_45[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_45[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_46[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_47[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_44[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_48[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_49[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_5[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_50[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_49[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_21[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_22[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_23[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_24[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_25[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_26[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_27[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_28[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_50[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_5[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__0_72[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_48[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_29[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_3[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_30[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_31[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_32[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_33[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__1_34[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep__2_47[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__1_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__7_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__21[0]                                                                                                                                                       |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__20_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__6[0]                                                                                                                                                        |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__1_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__20[0]                                                                                                                                                       |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__12_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__4[0]                                                                                                                                                        |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__12[0]                                                                                                                                                       |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__11_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__7[0]                                                                                                                                                        |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__11_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__8[0]                                                                                                                                                        |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__11[0]                                                                                                                                                       |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__12_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[0]_rep__18[0]                                                                                                                                                       |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1][0]                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[0]_rep__6[0]                                                                                                                                                        |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                   |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__3_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_25[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_24[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_25349_pp1_iter1_reg_reg[1]_rep__8_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_20[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_11[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_12[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_19[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_2[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_23[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_14[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_22[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_21[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_10[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_13[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_4[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_5[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_6[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_7[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_8[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_9[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_12[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_10[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_11[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__2_3[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_16[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__2_4[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_15[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_17[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__2_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_18[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__2_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__2_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_6[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_5[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_4[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_3[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_rep__0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                          |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                          |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/indvar1_reg_45830                                                                                                                                                                                     | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                    |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_2                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                        |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                        |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                          |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                 |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_5[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/indvar6_reg_46380                                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/ap_NS_fsm1592_out                                                                                                                                                          |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                        |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                        |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                              | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                           |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT         |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U128/batch_align2D_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT                                        |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/int_img_w[15]_i_1_n_2                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_25920                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/tmp_46_reg_25920                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_46_reg_25920                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               10 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/tmp_46_reg_25920                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                          |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                          |                8 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                          |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/state_reg[0]_1                                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                         |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                          |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_197250                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                          |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                          |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_sitofp_32ns_32_3_1_U129/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                                               |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/indvar1_reg_45830                                                                                                                                                                                     | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/indvar1_reg_4583                                                                                                                                                         |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[31]_i_1__15_n_2                                                                                                                |               12 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[31]_i_1__3_n_2                                                                                                                 |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[31]_i_1__21_n_2                                                                                                                |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/din1_buf1[31]_i_1__9_n_2                                                                                                                 |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/p_583_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                          |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                          |               10 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                          |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                          |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                          |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                          |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                          |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                 |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_inv_out[63]_i_1_n_2                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ref_patch_with_border_ptr[31]_i_1_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_468_reg_26179_reg[0]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_468_reg_26179_reg[0]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_468_reg_26179_reg[0]_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/p_5_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10190                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_pyr_data_ptr[31]_i_1_n_2                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10850                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10290                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_inv_out[31]_i_1_n_2                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_468_reg_26179_reg[0][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_cur_px_estimate_ptr[63]_i_1_n_2                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_cur_px_estimate_ptr[31]_i_1_n_2                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10620                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10850                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state35                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/tmp_54_reg_2619[31]_i_1__0_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/tmp_47_reg_2612[31]_i_1__0_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_47_reg_2612[31]_i_1_n_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state35                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_54_reg_2619[31]_i_1_n_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_6_reg_9121                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_3_reg_8760                                                                                                                                                   | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_NS_fsm15_out                                                                                                                                                                         |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10940                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10850                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10670                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10940                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10560                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10480                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10360                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10190                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_10290                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state25                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/p_5_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_11110                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state31                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state21                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10620                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10480                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10560                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10620                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10670                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10940                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/tmp_6_reg_9121                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_3_reg_8760                                                                                                                                                   | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_NS_fsm15_out                                                                                                                                                                         |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_3_reg_8760                                                                                                                                                   | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_NS_fsm15_out                                                                                                                                                                         |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/tmp_6_reg_9121                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10670                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_10360                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10560                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10480                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_11110                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10290                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10360                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_10190                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/p_5_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state31                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state21                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state25                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state25                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_3_reg_8760                                                                                                                                                   | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_NS_fsm15_out                                                                                                                                                                         |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[4]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[5]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/ap_reg_ioackin_pos_r_WREADY_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                          |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_6_reg_9121                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_54_reg_2619[31]_i_1__2_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_47_reg_2612[31]_i_1__2_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state35                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_11110                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10850                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10940                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10670                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10620                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10560                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10480                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10360                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10290                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_10190                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/p_5_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_11110                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state31                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state21                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state31                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state21                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ref_patch_with_border_ptr[63]_i_1_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state25                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state35                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_pyr_data_ptr[63]_i_1_n_2                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/tmp_47_reg_2612[31]_i_1__1_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/int_n_iter[31]_i_1_n_2                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[2]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[3]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/tmp_54_reg_2619[31]_i_1__1_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                      |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/patches_addr_read_reg_253620                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                          |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                          |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               14 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                          |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               16 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               16 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                          |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               10 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               10 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                7 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                          |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                7 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                          |               12 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                8 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                5 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               10 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                8 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_1[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               24 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               10 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                          |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                          |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |               13 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |               15 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                          |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                          |               14 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               12 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                8 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_4[0]                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               11 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               11 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_5[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               11 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/p_582_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               32 |             55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/pyr_addr_read_reg_197300                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               11 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/ap_NS_fsm1595_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_1[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               14 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_3[0]                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               16 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state29                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               13 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state29                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               23 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state29                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               14 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state29                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               16 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_CS_fsm_state33                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               14 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_CS_fsm_state33                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_NS_fsm1590_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_11010                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               31 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               20 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_CS_fsm_state33                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_CS_fsm_state33                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               15 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               20 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/reg_11010                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               35 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/D[1]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/reg_11010                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               30 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/reg_11010                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               38 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               14 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_5[0]                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_1[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               16 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               20 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               13 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               10 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               12 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               12 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                          |               26 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                          |               25 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                          |               26 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                          |               24 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                5 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                6 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               17 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               15 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               15 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                          |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                          |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               13 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               13 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               11 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               13 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               13 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               11 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                6 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |                7 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               19 |             78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               11 |             87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               28 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               30 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               29 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               27 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               12 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               26 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               29 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               19 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               19 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               24 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_NS_fsm15_out                                                                                                                                                                         |               56 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_NS_fsm15_out                                                                                                                                                                         |               50 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_NS_fsm15_out                                                                                                                                                                         |               50 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/ap_NS_fsm15_out                                                                                                                                                                         |               67 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               32 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               28 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               20 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               20 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               14 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               13 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               13 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/grp_compute_inverse_hess_fu_4868_ap_ready                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               58 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/grp_compute_inverse_hess_fu_4972_ap_ready                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               59 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                          |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/grp_compute_inverse_hess_fu_4764_ap_ready                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               39 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/grp_compute_inverse_hess_fu_4660_ap_ready                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |               50 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               85 |            252 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                        |              193 |            418 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |             1213 |           3968 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |             2401 |          12624 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


