#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022f5a000250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000022f5a0779a0_0 .net "PC", 31 0, v0000022f5a03a440_0;  1 drivers
v0000022f5a078940_0 .var "clk", 0 0;
v0000022f5a0774a0_0 .net "clkout", 0 0, L_0000022f5a0791d0;  1 drivers
v0000022f5a076e60_0 .net "cycles_consumed", 31 0, v0000022f5a078800_0;  1 drivers
v0000022f5a0777c0_0 .var "rst", 0 0;
S_0000022f5a000570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022f5a000250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022f5a015930 .param/l "RType" 0 4 2, C4<000000>;
P_0000022f5a015968 .param/l "add" 0 4 5, C4<100000>;
P_0000022f5a0159a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022f5a0159d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022f5a015a10 .param/l "and_" 0 4 5, C4<100100>;
P_0000022f5a015a48 .param/l "andi" 0 4 8, C4<001100>;
P_0000022f5a015a80 .param/l "beq" 0 4 10, C4<000100>;
P_0000022f5a015ab8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022f5a015af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022f5a015b28 .param/l "j" 0 4 12, C4<000010>;
P_0000022f5a015b60 .param/l "jal" 0 4 12, C4<000011>;
P_0000022f5a015b98 .param/l "jr" 0 4 6, C4<001000>;
P_0000022f5a015bd0 .param/l "lw" 0 4 8, C4<100011>;
P_0000022f5a015c08 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022f5a015c40 .param/l "or_" 0 4 5, C4<100101>;
P_0000022f5a015c78 .param/l "ori" 0 4 8, C4<001101>;
P_0000022f5a015cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022f5a015ce8 .param/l "sll" 0 4 6, C4<000000>;
P_0000022f5a015d20 .param/l "slt" 0 4 5, C4<101010>;
P_0000022f5a015d58 .param/l "slti" 0 4 8, C4<101010>;
P_0000022f5a015d90 .param/l "srl" 0 4 6, C4<000010>;
P_0000022f5a015dc8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022f5a015e00 .param/l "subu" 0 4 5, C4<100011>;
P_0000022f5a015e38 .param/l "sw" 0 4 8, C4<101011>;
P_0000022f5a015e70 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022f5a015ea8 .param/l "xori" 0 4 8, C4<001110>;
L_0000022f5a078f30 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a078fa0 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a079630 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a079160 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a078e50 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a079a90 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a0792b0 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a0795c0 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a0791d0 .functor OR 1, v0000022f5a078940_0, v0000022f5a0093a0_0, C4<0>, C4<0>;
L_0000022f5a079320 .functor OR 1, L_0000022f5a0c3470, L_0000022f5a0c3150, C4<0>, C4<0>;
L_0000022f5a0798d0 .functor AND 1, L_0000022f5a0c3510, L_0000022f5a0c22f0, C4<1>, C4<1>;
L_0000022f5a079940 .functor NOT 1, v0000022f5a0777c0_0, C4<0>, C4<0>, C4<0>;
L_0000022f5a079710 .functor OR 1, L_0000022f5a0c2250, L_0000022f5a0c3a10, C4<0>, C4<0>;
L_0000022f5a078d00 .functor OR 1, L_0000022f5a079710, L_0000022f5a0c2610, C4<0>, C4<0>;
L_0000022f5a079010 .functor OR 1, L_0000022f5a0c3650, L_0000022f5a0d4a90, C4<0>, C4<0>;
L_0000022f5a079240 .functor AND 1, L_0000022f5a0c3330, L_0000022f5a079010, C4<1>, C4<1>;
L_0000022f5a079390 .functor OR 1, L_0000022f5a0d5a30, L_0000022f5a0d4450, C4<0>, C4<0>;
L_0000022f5a078d70 .functor AND 1, L_0000022f5a0d4310, L_0000022f5a079390, C4<1>, C4<1>;
L_0000022f5a078de0 .functor NOT 1, L_0000022f5a0791d0, C4<0>, C4<0>, C4<0>;
v0000022f5a03a6c0_0 .net "ALUOp", 3 0, v0000022f5a007e60_0;  1 drivers
v0000022f5a03a760_0 .net "ALUResult", 31 0, v0000022f5a03b340_0;  1 drivers
v0000022f5a03a940_0 .net "ALUSrc", 0 0, v0000022f5a008f40_0;  1 drivers
v0000022f5a03dad0_0 .net "ALUin2", 31 0, L_0000022f5a0d5530;  1 drivers
v0000022f5a03d0d0_0 .net "MemReadEn", 0 0, v0000022f5a009120_0;  1 drivers
v0000022f5a03c090_0 .net "MemWriteEn", 0 0, v0000022f5a008fe0_0;  1 drivers
v0000022f5a03d710_0 .net "MemtoReg", 0 0, v0000022f5a009620_0;  1 drivers
v0000022f5a03c4f0_0 .net "PC", 31 0, v0000022f5a03a440_0;  alias, 1 drivers
v0000022f5a03ca90_0 .net "PCPlus1", 31 0, L_0000022f5a0c2570;  1 drivers
v0000022f5a03d170_0 .net "PCsrc", 0 0, v0000022f5a03ae40_0;  1 drivers
v0000022f5a03db70_0 .net "RegDst", 0 0, v0000022f5a009260_0;  1 drivers
v0000022f5a03d350_0 .net "RegWriteEn", 0 0, v0000022f5a008040_0;  1 drivers
v0000022f5a03dcb0_0 .net "WriteRegister", 4 0, L_0000022f5a0c2070;  1 drivers
v0000022f5a03dd50_0 .net *"_ivl_0", 0 0, L_0000022f5a078f30;  1 drivers
L_0000022f5a079ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03d7b0_0 .net/2u *"_ivl_10", 4 0, L_0000022f5a079ca0;  1 drivers
L_0000022f5a07a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03c310_0 .net *"_ivl_101", 15 0, L_0000022f5a07a090;  1 drivers
v0000022f5a03cc70_0 .net *"_ivl_102", 31 0, L_0000022f5a0c38d0;  1 drivers
L_0000022f5a07a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03d3f0_0 .net *"_ivl_105", 25 0, L_0000022f5a07a0d8;  1 drivers
L_0000022f5a07a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03d850_0 .net/2u *"_ivl_106", 31 0, L_0000022f5a07a120;  1 drivers
v0000022f5a03d490_0 .net *"_ivl_108", 0 0, L_0000022f5a0c3510;  1 drivers
L_0000022f5a07a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03c770_0 .net/2u *"_ivl_110", 5 0, L_0000022f5a07a168;  1 drivers
v0000022f5a03d5d0_0 .net *"_ivl_112", 0 0, L_0000022f5a0c22f0;  1 drivers
v0000022f5a03d2b0_0 .net *"_ivl_115", 0 0, L_0000022f5a0798d0;  1 drivers
v0000022f5a03cd10_0 .net *"_ivl_116", 47 0, L_0000022f5a0c29d0;  1 drivers
L_0000022f5a07a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03bff0_0 .net *"_ivl_119", 15 0, L_0000022f5a07a1b0;  1 drivers
L_0000022f5a079ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022f5a03c130_0 .net/2u *"_ivl_12", 5 0, L_0000022f5a079ce8;  1 drivers
v0000022f5a03d210_0 .net *"_ivl_120", 47 0, L_0000022f5a0c2750;  1 drivers
L_0000022f5a07a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03cbd0_0 .net *"_ivl_123", 15 0, L_0000022f5a07a1f8;  1 drivers
v0000022f5a03c8b0_0 .net *"_ivl_125", 0 0, L_0000022f5a0c1f30;  1 drivers
v0000022f5a03ddf0_0 .net *"_ivl_126", 31 0, L_0000022f5a0c26b0;  1 drivers
v0000022f5a03dc10_0 .net *"_ivl_128", 47 0, L_0000022f5a0c31f0;  1 drivers
v0000022f5a03d8f0_0 .net *"_ivl_130", 47 0, L_0000022f5a0c35b0;  1 drivers
v0000022f5a03d990_0 .net *"_ivl_132", 47 0, L_0000022f5a0c36f0;  1 drivers
v0000022f5a03de90_0 .net *"_ivl_134", 47 0, L_0000022f5a0c2f70;  1 drivers
v0000022f5a03cdb0_0 .net *"_ivl_14", 0 0, L_0000022f5a077b80;  1 drivers
v0000022f5a03d530_0 .net *"_ivl_140", 0 0, L_0000022f5a079940;  1 drivers
L_0000022f5a07a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03d670_0 .net/2u *"_ivl_142", 31 0, L_0000022f5a07a288;  1 drivers
L_0000022f5a07a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000022f5a03c950_0 .net/2u *"_ivl_146", 5 0, L_0000022f5a07a360;  1 drivers
v0000022f5a03c1d0_0 .net *"_ivl_148", 0 0, L_0000022f5a0c2250;  1 drivers
L_0000022f5a07a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022f5a03da30_0 .net/2u *"_ivl_150", 5 0, L_0000022f5a07a3a8;  1 drivers
v0000022f5a03ce50_0 .net *"_ivl_152", 0 0, L_0000022f5a0c3a10;  1 drivers
v0000022f5a03cef0_0 .net *"_ivl_155", 0 0, L_0000022f5a079710;  1 drivers
L_0000022f5a07a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022f5a03cf90_0 .net/2u *"_ivl_156", 5 0, L_0000022f5a07a3f0;  1 drivers
v0000022f5a03c3b0_0 .net *"_ivl_158", 0 0, L_0000022f5a0c2610;  1 drivers
L_0000022f5a079d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000022f5a03c630_0 .net/2u *"_ivl_16", 4 0, L_0000022f5a079d30;  1 drivers
v0000022f5a03c270_0 .net *"_ivl_161", 0 0, L_0000022f5a078d00;  1 drivers
L_0000022f5a07a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03c450_0 .net/2u *"_ivl_162", 15 0, L_0000022f5a07a438;  1 drivers
v0000022f5a03c590_0 .net *"_ivl_164", 31 0, L_0000022f5a0c2890;  1 drivers
v0000022f5a03c6d0_0 .net *"_ivl_167", 0 0, L_0000022f5a0c2930;  1 drivers
v0000022f5a03c810_0 .net *"_ivl_168", 15 0, L_0000022f5a0c3290;  1 drivers
v0000022f5a03c9f0_0 .net *"_ivl_170", 31 0, L_0000022f5a0c2a70;  1 drivers
v0000022f5a03cb30_0 .net *"_ivl_174", 31 0, L_0000022f5a0c2d90;  1 drivers
L_0000022f5a07a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03d030_0 .net *"_ivl_177", 25 0, L_0000022f5a07a480;  1 drivers
L_0000022f5a07a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a076930_0 .net/2u *"_ivl_178", 31 0, L_0000022f5a07a4c8;  1 drivers
v0000022f5a074c70_0 .net *"_ivl_180", 0 0, L_0000022f5a0c3330;  1 drivers
L_0000022f5a07a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a075530_0 .net/2u *"_ivl_182", 5 0, L_0000022f5a07a510;  1 drivers
v0000022f5a075990_0 .net *"_ivl_184", 0 0, L_0000022f5a0c3650;  1 drivers
L_0000022f5a07a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022f5a074d10_0 .net/2u *"_ivl_186", 5 0, L_0000022f5a07a558;  1 drivers
v0000022f5a074db0_0 .net *"_ivl_188", 0 0, L_0000022f5a0d4a90;  1 drivers
v0000022f5a074e50_0 .net *"_ivl_19", 4 0, L_0000022f5a077c20;  1 drivers
v0000022f5a075490_0 .net *"_ivl_191", 0 0, L_0000022f5a079010;  1 drivers
v0000022f5a0750d0_0 .net *"_ivl_193", 0 0, L_0000022f5a079240;  1 drivers
L_0000022f5a07a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022f5a0755d0_0 .net/2u *"_ivl_194", 5 0, L_0000022f5a07a5a0;  1 drivers
v0000022f5a076a70_0 .net *"_ivl_196", 0 0, L_0000022f5a0d48b0;  1 drivers
L_0000022f5a07a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022f5a0757b0_0 .net/2u *"_ivl_198", 31 0, L_0000022f5a07a5e8;  1 drivers
L_0000022f5a079c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a0761b0_0 .net/2u *"_ivl_2", 5 0, L_0000022f5a079c58;  1 drivers
v0000022f5a0767f0_0 .net *"_ivl_20", 4 0, L_0000022f5a077cc0;  1 drivers
v0000022f5a076070_0 .net *"_ivl_200", 31 0, L_0000022f5a0d4130;  1 drivers
v0000022f5a075c10_0 .net *"_ivl_204", 31 0, L_0000022f5a0d5990;  1 drivers
L_0000022f5a07a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a076250_0 .net *"_ivl_207", 25 0, L_0000022f5a07a630;  1 drivers
L_0000022f5a07a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a075df0_0 .net/2u *"_ivl_208", 31 0, L_0000022f5a07a678;  1 drivers
v0000022f5a075670_0 .net *"_ivl_210", 0 0, L_0000022f5a0d4310;  1 drivers
L_0000022f5a07a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a076890_0 .net/2u *"_ivl_212", 5 0, L_0000022f5a07a6c0;  1 drivers
v0000022f5a0764d0_0 .net *"_ivl_214", 0 0, L_0000022f5a0d5a30;  1 drivers
L_0000022f5a07a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022f5a076110_0 .net/2u *"_ivl_216", 5 0, L_0000022f5a07a708;  1 drivers
v0000022f5a076390_0 .net *"_ivl_218", 0 0, L_0000022f5a0d4450;  1 drivers
v0000022f5a0758f0_0 .net *"_ivl_221", 0 0, L_0000022f5a079390;  1 drivers
v0000022f5a076570_0 .net *"_ivl_223", 0 0, L_0000022f5a078d70;  1 drivers
L_0000022f5a07a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022f5a074f90_0 .net/2u *"_ivl_224", 5 0, L_0000022f5a07a750;  1 drivers
v0000022f5a0769d0_0 .net *"_ivl_226", 0 0, L_0000022f5a0d46d0;  1 drivers
v0000022f5a075850_0 .net *"_ivl_228", 31 0, L_0000022f5a0d3e10;  1 drivers
v0000022f5a0752b0_0 .net *"_ivl_24", 0 0, L_0000022f5a079630;  1 drivers
L_0000022f5a079d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022f5a075fd0_0 .net/2u *"_ivl_26", 4 0, L_0000022f5a079d78;  1 drivers
v0000022f5a0762f0_0 .net *"_ivl_29", 4 0, L_0000022f5a078b20;  1 drivers
v0000022f5a075a30_0 .net *"_ivl_32", 0 0, L_0000022f5a079160;  1 drivers
L_0000022f5a079dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022f5a076430_0 .net/2u *"_ivl_34", 4 0, L_0000022f5a079dc0;  1 drivers
v0000022f5a075b70_0 .net *"_ivl_37", 4 0, L_0000022f5a077e00;  1 drivers
v0000022f5a075cb0_0 .net *"_ivl_40", 0 0, L_0000022f5a078e50;  1 drivers
L_0000022f5a079e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a075710_0 .net/2u *"_ivl_42", 15 0, L_0000022f5a079e08;  1 drivers
v0000022f5a075ad0_0 .net *"_ivl_45", 15 0, L_0000022f5a0c3010;  1 drivers
v0000022f5a075030_0 .net *"_ivl_48", 0 0, L_0000022f5a079a90;  1 drivers
v0000022f5a075e90_0 .net *"_ivl_5", 5 0, L_0000022f5a077180;  1 drivers
L_0000022f5a079e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a074ef0_0 .net/2u *"_ivl_50", 36 0, L_0000022f5a079e50;  1 drivers
L_0000022f5a079e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a075d50_0 .net/2u *"_ivl_52", 31 0, L_0000022f5a079e98;  1 drivers
v0000022f5a075f30_0 .net *"_ivl_55", 4 0, L_0000022f5a0c1d50;  1 drivers
v0000022f5a075170_0 .net *"_ivl_56", 36 0, L_0000022f5a0c33d0;  1 drivers
v0000022f5a076b10_0 .net *"_ivl_58", 36 0, L_0000022f5a0c2c50;  1 drivers
v0000022f5a076610_0 .net *"_ivl_62", 0 0, L_0000022f5a0792b0;  1 drivers
L_0000022f5a079ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a0766b0_0 .net/2u *"_ivl_64", 5 0, L_0000022f5a079ee0;  1 drivers
v0000022f5a076750_0 .net *"_ivl_67", 5 0, L_0000022f5a0c1df0;  1 drivers
v0000022f5a075210_0 .net *"_ivl_70", 0 0, L_0000022f5a0795c0;  1 drivers
L_0000022f5a079f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a075350_0 .net/2u *"_ivl_72", 57 0, L_0000022f5a079f28;  1 drivers
L_0000022f5a079f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a0753f0_0 .net/2u *"_ivl_74", 31 0, L_0000022f5a079f70;  1 drivers
v0000022f5a077720_0 .net *"_ivl_77", 25 0, L_0000022f5a0c1e90;  1 drivers
v0000022f5a0784e0_0 .net *"_ivl_78", 57 0, L_0000022f5a0c1cb0;  1 drivers
v0000022f5a0775e0_0 .net *"_ivl_8", 0 0, L_0000022f5a078fa0;  1 drivers
v0000022f5a076c80_0 .net *"_ivl_80", 57 0, L_0000022f5a0c3830;  1 drivers
L_0000022f5a079fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022f5a077fe0_0 .net/2u *"_ivl_84", 31 0, L_0000022f5a079fb8;  1 drivers
L_0000022f5a07a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022f5a076fa0_0 .net/2u *"_ivl_88", 5 0, L_0000022f5a07a000;  1 drivers
v0000022f5a078120_0 .net *"_ivl_90", 0 0, L_0000022f5a0c3470;  1 drivers
L_0000022f5a07a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022f5a078440_0 .net/2u *"_ivl_92", 5 0, L_0000022f5a07a048;  1 drivers
v0000022f5a0788a0_0 .net *"_ivl_94", 0 0, L_0000022f5a0c3150;  1 drivers
v0000022f5a078300_0 .net *"_ivl_97", 0 0, L_0000022f5a079320;  1 drivers
v0000022f5a0789e0_0 .net *"_ivl_98", 47 0, L_0000022f5a0c2e30;  1 drivers
v0000022f5a077d60_0 .net "adderResult", 31 0, L_0000022f5a0c2390;  1 drivers
v0000022f5a0781c0_0 .net "address", 31 0, L_0000022f5a0c2ed0;  1 drivers
v0000022f5a077860_0 .net "clk", 0 0, L_0000022f5a0791d0;  alias, 1 drivers
v0000022f5a078800_0 .var "cycles_consumed", 31 0;
v0000022f5a076d20_0 .net "extImm", 31 0, L_0000022f5a0c2b10;  1 drivers
v0000022f5a077220_0 .net "funct", 5 0, L_0000022f5a0c2110;  1 drivers
v0000022f5a0783a0_0 .net "hlt", 0 0, v0000022f5a0093a0_0;  1 drivers
v0000022f5a0772c0_0 .net "imm", 15 0, L_0000022f5a0c3b50;  1 drivers
v0000022f5a077360_0 .net "immediate", 31 0, L_0000022f5a0d4d10;  1 drivers
v0000022f5a077680_0 .net "input_clk", 0 0, v0000022f5a078940_0;  1 drivers
v0000022f5a078260_0 .net "instruction", 31 0, L_0000022f5a0c2430;  1 drivers
v0000022f5a076dc0_0 .net "memoryReadData", 31 0, v0000022f5a03a3a0_0;  1 drivers
v0000022f5a077540_0 .net "nextPC", 31 0, L_0000022f5a0c1fd0;  1 drivers
v0000022f5a078580_0 .net "opcode", 5 0, L_0000022f5a077a40;  1 drivers
v0000022f5a077ea0_0 .net "rd", 4 0, L_0000022f5a078a80;  1 drivers
v0000022f5a077f40_0 .net "readData1", 31 0, L_0000022f5a0796a0;  1 drivers
v0000022f5a076f00_0 .net "readData1_w", 31 0, L_0000022f5a0d3cd0;  1 drivers
v0000022f5a078620_0 .net "readData2", 31 0, L_0000022f5a079b00;  1 drivers
v0000022f5a077400_0 .net "rs", 4 0, L_0000022f5a077040;  1 drivers
v0000022f5a0770e0_0 .net "rst", 0 0, v0000022f5a0777c0_0;  1 drivers
v0000022f5a078080_0 .net "rt", 4 0, L_0000022f5a0c27f0;  1 drivers
v0000022f5a0786c0_0 .net "shamt", 31 0, L_0000022f5a0c30b0;  1 drivers
v0000022f5a077900_0 .net "wire_instruction", 31 0, L_0000022f5a079b70;  1 drivers
v0000022f5a078760_0 .net "writeData", 31 0, L_0000022f5a0d44f0;  1 drivers
v0000022f5a077ae0_0 .net "zero", 0 0, L_0000022f5a0d5670;  1 drivers
L_0000022f5a077180 .part L_0000022f5a0c2430, 26, 6;
L_0000022f5a077a40 .functor MUXZ 6, L_0000022f5a077180, L_0000022f5a079c58, L_0000022f5a078f30, C4<>;
L_0000022f5a077b80 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a079ce8;
L_0000022f5a077c20 .part L_0000022f5a0c2430, 11, 5;
L_0000022f5a077cc0 .functor MUXZ 5, L_0000022f5a077c20, L_0000022f5a079d30, L_0000022f5a077b80, C4<>;
L_0000022f5a078a80 .functor MUXZ 5, L_0000022f5a077cc0, L_0000022f5a079ca0, L_0000022f5a078fa0, C4<>;
L_0000022f5a078b20 .part L_0000022f5a0c2430, 21, 5;
L_0000022f5a077040 .functor MUXZ 5, L_0000022f5a078b20, L_0000022f5a079d78, L_0000022f5a079630, C4<>;
L_0000022f5a077e00 .part L_0000022f5a0c2430, 16, 5;
L_0000022f5a0c27f0 .functor MUXZ 5, L_0000022f5a077e00, L_0000022f5a079dc0, L_0000022f5a079160, C4<>;
L_0000022f5a0c3010 .part L_0000022f5a0c2430, 0, 16;
L_0000022f5a0c3b50 .functor MUXZ 16, L_0000022f5a0c3010, L_0000022f5a079e08, L_0000022f5a078e50, C4<>;
L_0000022f5a0c1d50 .part L_0000022f5a0c2430, 6, 5;
L_0000022f5a0c33d0 .concat [ 5 32 0 0], L_0000022f5a0c1d50, L_0000022f5a079e98;
L_0000022f5a0c2c50 .functor MUXZ 37, L_0000022f5a0c33d0, L_0000022f5a079e50, L_0000022f5a079a90, C4<>;
L_0000022f5a0c30b0 .part L_0000022f5a0c2c50, 0, 32;
L_0000022f5a0c1df0 .part L_0000022f5a0c2430, 0, 6;
L_0000022f5a0c2110 .functor MUXZ 6, L_0000022f5a0c1df0, L_0000022f5a079ee0, L_0000022f5a0792b0, C4<>;
L_0000022f5a0c1e90 .part L_0000022f5a0c2430, 0, 26;
L_0000022f5a0c1cb0 .concat [ 26 32 0 0], L_0000022f5a0c1e90, L_0000022f5a079f70;
L_0000022f5a0c3830 .functor MUXZ 58, L_0000022f5a0c1cb0, L_0000022f5a079f28, L_0000022f5a0795c0, C4<>;
L_0000022f5a0c2ed0 .part L_0000022f5a0c3830, 0, 32;
L_0000022f5a0c2570 .arith/sum 32, v0000022f5a03a440_0, L_0000022f5a079fb8;
L_0000022f5a0c3470 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a000;
L_0000022f5a0c3150 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a048;
L_0000022f5a0c2e30 .concat [ 32 16 0 0], L_0000022f5a0c2ed0, L_0000022f5a07a090;
L_0000022f5a0c38d0 .concat [ 6 26 0 0], L_0000022f5a077a40, L_0000022f5a07a0d8;
L_0000022f5a0c3510 .cmp/eq 32, L_0000022f5a0c38d0, L_0000022f5a07a120;
L_0000022f5a0c22f0 .cmp/eq 6, L_0000022f5a0c2110, L_0000022f5a07a168;
L_0000022f5a0c29d0 .concat [ 32 16 0 0], L_0000022f5a0796a0, L_0000022f5a07a1b0;
L_0000022f5a0c2750 .concat [ 32 16 0 0], v0000022f5a03a440_0, L_0000022f5a07a1f8;
L_0000022f5a0c1f30 .part L_0000022f5a0c3b50, 15, 1;
LS_0000022f5a0c26b0_0_0 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_4 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_8 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_12 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_16 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_20 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_24 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_0_28 .concat [ 1 1 1 1], L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30, L_0000022f5a0c1f30;
LS_0000022f5a0c26b0_1_0 .concat [ 4 4 4 4], LS_0000022f5a0c26b0_0_0, LS_0000022f5a0c26b0_0_4, LS_0000022f5a0c26b0_0_8, LS_0000022f5a0c26b0_0_12;
LS_0000022f5a0c26b0_1_4 .concat [ 4 4 4 4], LS_0000022f5a0c26b0_0_16, LS_0000022f5a0c26b0_0_20, LS_0000022f5a0c26b0_0_24, LS_0000022f5a0c26b0_0_28;
L_0000022f5a0c26b0 .concat [ 16 16 0 0], LS_0000022f5a0c26b0_1_0, LS_0000022f5a0c26b0_1_4;
L_0000022f5a0c31f0 .concat [ 16 32 0 0], L_0000022f5a0c3b50, L_0000022f5a0c26b0;
L_0000022f5a0c35b0 .arith/sum 48, L_0000022f5a0c2750, L_0000022f5a0c31f0;
L_0000022f5a0c36f0 .functor MUXZ 48, L_0000022f5a0c35b0, L_0000022f5a0c29d0, L_0000022f5a0798d0, C4<>;
L_0000022f5a0c2f70 .functor MUXZ 48, L_0000022f5a0c36f0, L_0000022f5a0c2e30, L_0000022f5a079320, C4<>;
L_0000022f5a0c2390 .part L_0000022f5a0c2f70, 0, 32;
L_0000022f5a0c1fd0 .functor MUXZ 32, L_0000022f5a0c2570, L_0000022f5a0c2390, v0000022f5a03ae40_0, C4<>;
L_0000022f5a0c2430 .functor MUXZ 32, L_0000022f5a079b70, L_0000022f5a07a288, L_0000022f5a079940, C4<>;
L_0000022f5a0c2250 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a360;
L_0000022f5a0c3a10 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a3a8;
L_0000022f5a0c2610 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a3f0;
L_0000022f5a0c2890 .concat [ 16 16 0 0], L_0000022f5a0c3b50, L_0000022f5a07a438;
L_0000022f5a0c2930 .part L_0000022f5a0c3b50, 15, 1;
LS_0000022f5a0c3290_0_0 .concat [ 1 1 1 1], L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930;
LS_0000022f5a0c3290_0_4 .concat [ 1 1 1 1], L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930;
LS_0000022f5a0c3290_0_8 .concat [ 1 1 1 1], L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930;
LS_0000022f5a0c3290_0_12 .concat [ 1 1 1 1], L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930, L_0000022f5a0c2930;
L_0000022f5a0c3290 .concat [ 4 4 4 4], LS_0000022f5a0c3290_0_0, LS_0000022f5a0c3290_0_4, LS_0000022f5a0c3290_0_8, LS_0000022f5a0c3290_0_12;
L_0000022f5a0c2a70 .concat [ 16 16 0 0], L_0000022f5a0c3b50, L_0000022f5a0c3290;
L_0000022f5a0c2b10 .functor MUXZ 32, L_0000022f5a0c2a70, L_0000022f5a0c2890, L_0000022f5a078d00, C4<>;
L_0000022f5a0c2d90 .concat [ 6 26 0 0], L_0000022f5a077a40, L_0000022f5a07a480;
L_0000022f5a0c3330 .cmp/eq 32, L_0000022f5a0c2d90, L_0000022f5a07a4c8;
L_0000022f5a0c3650 .cmp/eq 6, L_0000022f5a0c2110, L_0000022f5a07a510;
L_0000022f5a0d4a90 .cmp/eq 6, L_0000022f5a0c2110, L_0000022f5a07a558;
L_0000022f5a0d48b0 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a5a0;
L_0000022f5a0d4130 .functor MUXZ 32, L_0000022f5a0c2b10, L_0000022f5a07a5e8, L_0000022f5a0d48b0, C4<>;
L_0000022f5a0d4d10 .functor MUXZ 32, L_0000022f5a0d4130, L_0000022f5a0c30b0, L_0000022f5a079240, C4<>;
L_0000022f5a0d5990 .concat [ 6 26 0 0], L_0000022f5a077a40, L_0000022f5a07a630;
L_0000022f5a0d4310 .cmp/eq 32, L_0000022f5a0d5990, L_0000022f5a07a678;
L_0000022f5a0d5a30 .cmp/eq 6, L_0000022f5a0c2110, L_0000022f5a07a6c0;
L_0000022f5a0d4450 .cmp/eq 6, L_0000022f5a0c2110, L_0000022f5a07a708;
L_0000022f5a0d46d0 .cmp/eq 6, L_0000022f5a077a40, L_0000022f5a07a750;
L_0000022f5a0d3e10 .functor MUXZ 32, L_0000022f5a0796a0, v0000022f5a03a440_0, L_0000022f5a0d46d0, C4<>;
L_0000022f5a0d3cd0 .functor MUXZ 32, L_0000022f5a0d3e10, L_0000022f5a079b00, L_0000022f5a078d70, C4<>;
S_0000022f5a000700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022f59ff65b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022f5a0799b0 .functor NOT 1, v0000022f5a008f40_0, C4<0>, C4<0>, C4<0>;
v0000022f5a009300_0 .net *"_ivl_0", 0 0, L_0000022f5a0799b0;  1 drivers
v0000022f5a008e00_0 .net "in1", 31 0, L_0000022f5a079b00;  alias, 1 drivers
v0000022f5a008720_0 .net "in2", 31 0, L_0000022f5a0d4d10;  alias, 1 drivers
v0000022f5a008ea0_0 .net "out", 31 0, L_0000022f5a0d5530;  alias, 1 drivers
v0000022f5a009440_0 .net "s", 0 0, v0000022f5a008f40_0;  alias, 1 drivers
L_0000022f5a0d5530 .functor MUXZ 32, L_0000022f5a0d4d10, L_0000022f5a079b00, L_0000022f5a0799b0, C4<>;
S_0000022f59fa4520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000022f5a070090 .param/l "RType" 0 4 2, C4<000000>;
P_0000022f5a0700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022f5a070100 .param/l "addi" 0 4 8, C4<001000>;
P_0000022f5a070138 .param/l "addu" 0 4 5, C4<100001>;
P_0000022f5a070170 .param/l "and_" 0 4 5, C4<100100>;
P_0000022f5a0701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022f5a0701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022f5a070218 .param/l "bne" 0 4 10, C4<000101>;
P_0000022f5a070250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022f5a070288 .param/l "j" 0 4 12, C4<000010>;
P_0000022f5a0702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022f5a0702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022f5a070330 .param/l "lw" 0 4 8, C4<100011>;
P_0000022f5a070368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022f5a0703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022f5a0703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022f5a070410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022f5a070448 .param/l "sll" 0 4 6, C4<000000>;
P_0000022f5a070480 .param/l "slt" 0 4 5, C4<101010>;
P_0000022f5a0704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022f5a0704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022f5a070528 .param/l "sub" 0 4 5, C4<100010>;
P_0000022f5a070560 .param/l "subu" 0 4 5, C4<100011>;
P_0000022f5a070598 .param/l "sw" 0 4 8, C4<101011>;
P_0000022f5a0705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022f5a070608 .param/l "xori" 0 4 8, C4<001110>;
v0000022f5a007e60_0 .var "ALUOp", 3 0;
v0000022f5a008f40_0 .var "ALUSrc", 0 0;
v0000022f5a009120_0 .var "MemReadEn", 0 0;
v0000022f5a008fe0_0 .var "MemWriteEn", 0 0;
v0000022f5a009620_0 .var "MemtoReg", 0 0;
v0000022f5a009260_0 .var "RegDst", 0 0;
v0000022f5a008040_0 .var "RegWriteEn", 0 0;
v0000022f5a007dc0_0 .net "funct", 5 0, L_0000022f5a0c2110;  alias, 1 drivers
v0000022f5a0093a0_0 .var "hlt", 0 0;
v0000022f5a0091c0_0 .net "opcode", 5 0, L_0000022f5a077a40;  alias, 1 drivers
v0000022f5a007be0_0 .net "rst", 0 0, v0000022f5a0777c0_0;  alias, 1 drivers
E_0000022f59ff5c30 .event anyedge, v0000022f5a007be0_0, v0000022f5a0091c0_0, v0000022f5a007dc0_0;
S_0000022f59fa4770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022f59ff6630 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000022f5a079b70 .functor BUFZ 32, L_0000022f5a0c3970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022f5a0078c0_0 .net "Data_Out", 31 0, L_0000022f5a079b70;  alias, 1 drivers
v0000022f5a009580 .array "InstMem", 0 1023, 31 0;
v0000022f5a0087c0_0 .net *"_ivl_0", 31 0, L_0000022f5a0c3970;  1 drivers
v0000022f5a008860_0 .net *"_ivl_3", 9 0, L_0000022f5a0c24d0;  1 drivers
v0000022f5a008900_0 .net *"_ivl_4", 11 0, L_0000022f5a0c2cf0;  1 drivers
L_0000022f5a07a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f5a007c80_0 .net *"_ivl_7", 1 0, L_0000022f5a07a240;  1 drivers
v0000022f5a007f00_0 .net "addr", 31 0, v0000022f5a03a440_0;  alias, 1 drivers
v0000022f5a008220_0 .var/i "i", 31 0;
L_0000022f5a0c3970 .array/port v0000022f5a009580, L_0000022f5a0c2cf0;
L_0000022f5a0c24d0 .part v0000022f5a03a440_0, 0, 10;
L_0000022f5a0c2cf0 .concat [ 10 2 0 0], L_0000022f5a0c24d0, L_0000022f5a07a240;
S_0000022f59f369c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000022f5a0796a0 .functor BUFZ 32, L_0000022f5a0c2bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022f5a079b00 .functor BUFZ 32, L_0000022f5a0c3790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022f5a007780_0 .net *"_ivl_0", 31 0, L_0000022f5a0c2bb0;  1 drivers
v0000022f5a007960_0 .net *"_ivl_10", 6 0, L_0000022f5a0c21b0;  1 drivers
L_0000022f5a07a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f59fe5530_0 .net *"_ivl_13", 1 0, L_0000022f5a07a318;  1 drivers
v0000022f59fe3d70_0 .net *"_ivl_2", 6 0, L_0000022f5a0c3ab0;  1 drivers
L_0000022f5a07a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f5a03bac0_0 .net *"_ivl_5", 1 0, L_0000022f5a07a2d0;  1 drivers
v0000022f5a03bca0_0 .net *"_ivl_8", 31 0, L_0000022f5a0c3790;  1 drivers
v0000022f5a03bd40_0 .net "clk", 0 0, L_0000022f5a0791d0;  alias, 1 drivers
v0000022f5a03ad00_0 .var/i "i", 31 0;
v0000022f5a03bb60_0 .net "readData1", 31 0, L_0000022f5a0796a0;  alias, 1 drivers
v0000022f5a03ac60_0 .net "readData2", 31 0, L_0000022f5a079b00;  alias, 1 drivers
v0000022f5a03aee0_0 .net "readRegister1", 4 0, L_0000022f5a077040;  alias, 1 drivers
v0000022f5a03abc0_0 .net "readRegister2", 4 0, L_0000022f5a0c27f0;  alias, 1 drivers
v0000022f5a03b480 .array "registers", 31 0, 31 0;
v0000022f5a03a120_0 .net "rst", 0 0, v0000022f5a0777c0_0;  alias, 1 drivers
v0000022f5a03aa80_0 .net "we", 0 0, v0000022f5a008040_0;  alias, 1 drivers
v0000022f5a03b5c0_0 .net "writeData", 31 0, L_0000022f5a0d44f0;  alias, 1 drivers
v0000022f5a03a080_0 .net "writeRegister", 4 0, L_0000022f5a0c2070;  alias, 1 drivers
E_0000022f59ff6030/0 .event negedge, v0000022f5a007be0_0;
E_0000022f59ff6030/1 .event posedge, v0000022f5a03bd40_0;
E_0000022f59ff6030 .event/or E_0000022f59ff6030/0, E_0000022f59ff6030/1;
L_0000022f5a0c2bb0 .array/port v0000022f5a03b480, L_0000022f5a0c3ab0;
L_0000022f5a0c3ab0 .concat [ 5 2 0 0], L_0000022f5a077040, L_0000022f5a07a2d0;
L_0000022f5a0c3790 .array/port v0000022f5a03b480, L_0000022f5a0c21b0;
L_0000022f5a0c21b0 .concat [ 5 2 0 0], L_0000022f5a0c27f0, L_0000022f5a07a318;
S_0000022f59f36b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000022f59f369c0;
 .timescale 0 0;
v0000022f5a0089a0_0 .var/i "i", 31 0;
S_0000022f59fa1bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022f59ff5fb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000022f5a078c90 .functor NOT 1, v0000022f5a009260_0, C4<0>, C4<0>, C4<0>;
v0000022f5a03ba20_0 .net *"_ivl_0", 0 0, L_0000022f5a078c90;  1 drivers
v0000022f5a03b520_0 .net "in1", 4 0, L_0000022f5a0c27f0;  alias, 1 drivers
v0000022f5a03b160_0 .net "in2", 4 0, L_0000022f5a078a80;  alias, 1 drivers
v0000022f5a03a9e0_0 .net "out", 4 0, L_0000022f5a0c2070;  alias, 1 drivers
v0000022f5a03bde0_0 .net "s", 0 0, v0000022f5a009260_0;  alias, 1 drivers
L_0000022f5a0c2070 .functor MUXZ 5, L_0000022f5a078a80, L_0000022f5a0c27f0, L_0000022f5a078c90, C4<>;
S_0000022f59fa1d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022f59ff66f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022f5a079400 .functor NOT 1, v0000022f5a009620_0, C4<0>, C4<0>, C4<0>;
v0000022f5a03b660_0 .net *"_ivl_0", 0 0, L_0000022f5a079400;  1 drivers
v0000022f5a03b700_0 .net "in1", 31 0, v0000022f5a03b340_0;  alias, 1 drivers
v0000022f5a03b7a0_0 .net "in2", 31 0, v0000022f5a03a3a0_0;  alias, 1 drivers
v0000022f5a03b840_0 .net "out", 31 0, L_0000022f5a0d44f0;  alias, 1 drivers
v0000022f5a03a260_0 .net "s", 0 0, v0000022f5a009620_0;  alias, 1 drivers
L_0000022f5a0d44f0 .functor MUXZ 32, v0000022f5a03a3a0_0, v0000022f5a03b340_0, L_0000022f5a079400, C4<>;
S_0000022f59f8dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022f59f8def0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022f59f8df28 .param/l "AND" 0 9 12, C4<0010>;
P_0000022f59f8df60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022f59f8df98 .param/l "OR" 0 9 12, C4<0011>;
P_0000022f59f8dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022f59f8e008 .param/l "SLL" 0 9 12, C4<1000>;
P_0000022f59f8e040 .param/l "SLT" 0 9 12, C4<0110>;
P_0000022f59f8e078 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022f59f8e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022f59f8e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022f59f8e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000022f59f8e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000022f5a07a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f5a03a800_0 .net/2u *"_ivl_0", 31 0, L_0000022f5a07a798;  1 drivers
v0000022f5a03a1c0_0 .net "opSel", 3 0, v0000022f5a007e60_0;  alias, 1 drivers
v0000022f5a03b8e0_0 .net "operand1", 31 0, L_0000022f5a0d3cd0;  alias, 1 drivers
v0000022f5a03b3e0_0 .net "operand2", 31 0, L_0000022f5a0d5530;  alias, 1 drivers
v0000022f5a03b340_0 .var "result", 31 0;
v0000022f5a03af80_0 .net "zero", 0 0, L_0000022f5a0d5670;  alias, 1 drivers
E_0000022f59ff60f0 .event anyedge, v0000022f5a007e60_0, v0000022f5a03b8e0_0, v0000022f5a008ea0_0;
L_0000022f5a0d5670 .cmp/eq 32, v0000022f5a03b340_0, L_0000022f5a07a798;
S_0000022f59fd4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000022f5a070650 .param/l "RType" 0 4 2, C4<000000>;
P_0000022f5a070688 .param/l "add" 0 4 5, C4<100000>;
P_0000022f5a0706c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022f5a0706f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022f5a070730 .param/l "and_" 0 4 5, C4<100100>;
P_0000022f5a070768 .param/l "andi" 0 4 8, C4<001100>;
P_0000022f5a0707a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022f5a0707d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022f5a070810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022f5a070848 .param/l "j" 0 4 12, C4<000010>;
P_0000022f5a070880 .param/l "jal" 0 4 12, C4<000011>;
P_0000022f5a0708b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022f5a0708f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000022f5a070928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022f5a070960 .param/l "or_" 0 4 5, C4<100101>;
P_0000022f5a070998 .param/l "ori" 0 4 8, C4<001101>;
P_0000022f5a0709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022f5a070a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000022f5a070a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000022f5a070a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000022f5a070ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022f5a070ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022f5a070b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000022f5a070b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000022f5a070b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022f5a070bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000022f5a03ae40_0 .var "PCsrc", 0 0;
v0000022f5a03ab20_0 .net "funct", 5 0, L_0000022f5a0c2110;  alias, 1 drivers
v0000022f5a03b980_0 .net "opcode", 5 0, L_0000022f5a077a40;  alias, 1 drivers
v0000022f5a03ada0_0 .net "operand1", 31 0, L_0000022f5a0796a0;  alias, 1 drivers
v0000022f5a03a8a0_0 .net "operand2", 31 0, L_0000022f5a0d5530;  alias, 1 drivers
v0000022f5a03a300_0 .net "rst", 0 0, v0000022f5a0777c0_0;  alias, 1 drivers
E_0000022f59ff6130/0 .event anyedge, v0000022f5a007be0_0, v0000022f5a0091c0_0, v0000022f5a03bb60_0, v0000022f5a008ea0_0;
E_0000022f59ff6130/1 .event anyedge, v0000022f5a007dc0_0;
E_0000022f59ff6130 .event/or E_0000022f59ff6130/0, E_0000022f59ff6130/1;
S_0000022f59fd4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022f5a03b020 .array "DataMem", 0 1023, 31 0;
v0000022f5a03bc00_0 .net "address", 31 0, v0000022f5a03b340_0;  alias, 1 drivers
v0000022f5a03be80_0 .net "clock", 0 0, L_0000022f5a078de0;  1 drivers
v0000022f5a039fe0_0 .net "data", 31 0, L_0000022f5a079b00;  alias, 1 drivers
v0000022f5a03a4e0_0 .var/i "i", 31 0;
v0000022f5a03a3a0_0 .var "q", 31 0;
v0000022f5a03b200_0 .net "rden", 0 0, v0000022f5a009120_0;  alias, 1 drivers
v0000022f5a03b0c0_0 .net "wren", 0 0, v0000022f5a008fe0_0;  alias, 1 drivers
E_0000022f59ff6830 .event posedge, v0000022f5a03be80_0;
S_0000022f59fbd0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000022f5a000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022f59ff6170 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000022f5a03b2a0_0 .net "PCin", 31 0, L_0000022f5a0c1fd0;  alias, 1 drivers
v0000022f5a03a440_0 .var "PCout", 31 0;
v0000022f5a03a580_0 .net "clk", 0 0, L_0000022f5a0791d0;  alias, 1 drivers
v0000022f5a03a620_0 .net "rst", 0 0, v0000022f5a0777c0_0;  alias, 1 drivers
    .scope S_0000022f59fd4a20;
T_0 ;
    %wait E_0000022f59ff6130;
    %load/vec4 v0000022f5a03a300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f5a03ae40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f5a03b980_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000022f5a03ada0_0;
    %load/vec4 v0000022f5a03a8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000022f5a03b980_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000022f5a03ada0_0;
    %load/vec4 v0000022f5a03a8a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000022f5a03b980_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000022f5a03b980_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000022f5a03b980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000022f5a03ab20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000022f5a03ae40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022f59fbd0b0;
T_1 ;
    %wait E_0000022f59ff6030;
    %load/vec4 v0000022f5a03a620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022f5a03a440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022f5a03b2a0_0;
    %assign/vec4 v0000022f5a03a440_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022f59fa4770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f5a008220_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022f5a008220_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022f5a008220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %load/vec4 v0000022f5a008220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f5a008220_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a009580, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000022f59fa4520;
T_3 ;
    %wait E_0000022f59ff5c30;
    %load/vec4 v0000022f5a007be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022f5a0093a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022f5a008fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022f5a009620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022f5a009120_0, 0;
    %assign/vec4 v0000022f5a009260_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022f5a0093a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022f5a007e60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022f5a008f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022f5a008040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022f5a008fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022f5a009620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022f5a009120_0, 0, 1;
    %store/vec4 v0000022f5a009260_0, 0, 1;
    %load/vec4 v0000022f5a0091c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a0093a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a009260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %load/vec4 v0000022f5a007dc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a009260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f5a009260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a009120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a009620_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f5a008f40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022f5a007e60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022f59f369c0;
T_4 ;
    %wait E_0000022f59ff6030;
    %fork t_1, S_0000022f59f36b50;
    %jmp t_0;
    .scope S_0000022f59f36b50;
t_1 ;
    %load/vec4 v0000022f5a03a120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f5a0089a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022f5a0089a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022f5a0089a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b480, 0, 4;
    %load/vec4 v0000022f5a0089a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f5a0089a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022f5a03aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022f5a03b5c0_0;
    %load/vec4 v0000022f5a03a080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b480, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b480, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000022f59f369c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022f59f369c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f5a03ad00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022f5a03ad00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022f5a03ad00_0;
    %ix/getv/s 4, v0000022f5a03ad00_0;
    %load/vec4a v0000022f5a03b480, 4;
    %ix/getv/s 4, v0000022f5a03ad00_0;
    %load/vec4a v0000022f5a03b480, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022f5a03ad00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f5a03ad00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022f59f8dd60;
T_6 ;
    %wait E_0000022f59ff60f0;
    %load/vec4 v0000022f5a03a1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %add;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %sub;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %and;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %or;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %xor;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %or;
    %inv;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %load/vec4 v0000022f5a03b3e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022f5a03b3e0_0;
    %load/vec4 v0000022f5a03b8e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %ix/getv 4, v0000022f5a03b3e0_0;
    %shiftl 4;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022f5a03b8e0_0;
    %ix/getv 4, v0000022f5a03b3e0_0;
    %shiftr 4;
    %assign/vec4 v0000022f5a03b340_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022f59fd4bb0;
T_7 ;
    %wait E_0000022f59ff6830;
    %load/vec4 v0000022f5a03b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022f5a03bc00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022f5a03b020, 4;
    %assign/vec4 v0000022f5a03a3a0_0, 0;
T_7.0 ;
    %load/vec4 v0000022f5a03b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022f5a039fe0_0;
    %ix/getv 3, v0000022f5a03bc00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022f59fd4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f5a03a4e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022f5a03a4e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022f5a03a4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %load/vec4 v0000022f5a03a4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f5a03a4e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f5a03b020, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000022f59fd4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f5a03a4e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022f5a03a4e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022f5a03a4e0_0;
    %load/vec4a v0000022f5a03b020, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000022f5a03a4e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022f5a03a4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f5a03a4e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022f5a000570;
T_10 ;
    %wait E_0000022f59ff6030;
    %load/vec4 v0000022f5a0770e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022f5a078800_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022f5a078800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022f5a078800_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022f5a000250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f5a078940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f5a0777c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022f5a000250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022f5a078940_0;
    %inv;
    %assign/vec4 v0000022f5a078940_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022f5a000250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f5a0777c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f5a0777c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000022f5a076e60_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
