INFO-FLOW: Workspace C:/Users/User/PYNQ-HLS/QIO/QIO/solution4 opened at Thu Jan 28 22:00:14 -0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.24 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.359 sec.
Command     ap_source done; 0.359 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.345 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.804 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.34 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.346 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./QIO/solution4/directives.tcl 
Execute     set_directive_interface -mode axis -register -register_mode both QIO_accel input 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
Execute     set_directive_interface -mode axis -register -register_mode both QIO_accel output 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
Execute     set_directive_interface -mode axis -register -register_mode both QIO_accel output 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
Execute     set_directive_interface -mode s_axilite QIO_accel seed 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
Execute     set_directive_interface -mode s_axilite QIO_accel 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute     set_directive_pipeline QIO_accel_hw/QIO_hw_loop1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type block -factor 16 -dim 1 QIO_accel coef_list 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcoef_list block=positionBoolean0type factor=16 dim=1 
Execute     set_directive_array_partition -type block -factor 16 -dim 1 QIO_accel_hw current_val 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcoef_list block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcurrent_val block=positionBoolean0type factor=16 dim=1 
Execute     set_directive_unroll -factor 16 QIO_accel_hw/QIO_loop2 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcoef_list block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcurrent_val block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'UNROLL' factor=16 
Command   ap_source done; 0.152 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling QIO/QIO_accel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted QIO/QIO_accel.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "QIO/QIO_accel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E QIO/QIO_accel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp
Command       clang done; 3.664 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.716 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp"  -o "C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/useless.bc
Command       clang done; 8.845 sec.
INFO-FLOW: Done: GCC PP time: 15.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcoef_list block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcurrent_val block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'UNROLL' factor=16 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredseed 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcoef_list block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredcurrent_val block=positionBoolean0type factor=16 dim=1 
INFO-FLOW: Setting directive 'UNROLL' factor=16 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp std=gnu++98 -directive=C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.32 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp std=gnu++98 -directive=C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.482 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/xilinx-dataflow-lawyer.QIO_accel.pp.0.cpp.diag.yml C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/xilinx-dataflow-lawyer.QIO_accel.pp.0.cpp.out.log 2> C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/xilinx-dataflow-lawyer.QIO_accel.pp.0.cpp.err.log 
Command       ap_eval done; 2.492 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/tidy-3.1.QIO_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/tidy-3.1.QIO_accel.pp.0.cpp.out.log 2> C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/tidy-3.1.QIO_accel.pp.0.cpp.err.log 
Command         ap_eval done; 4.689 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/xilinx-legacy-rewriter.QIO_accel.pp.0.cpp.out.log 2> C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/xilinx-legacy-rewriter.QIO_accel.pp.0.cpp.err.log 
Command         ap_eval done; 2.192 sec.
Command       tidy_31 done; 7.003 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 14 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.135 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.bc
Command       clang done; 9.471 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.g.bc -hls-opt -except-internalize QIO_accel -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g 
Command       llvm-ld done; 3.398 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 888.469 ; gain = 794.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 888.469 ; gain = 794.660
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.pp.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.421 sec.
Execute         llvm-ld C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.739 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top QIO_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.0.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:75).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:77).
Command         transform done; 18.596 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:18 . Memory (MB): peak = 888.469 ; gain = 794.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.1.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
Command         transform done; 22.467 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.2.prechk.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.515 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:01:41 . Memory (MB): peak = 888.469 ; gain = 794.660
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.g.1.bc to C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.1.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:70).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-501] Unrolling loop 'QIO_loop2' (QIO/QIO_accel.cpp:50) in function 'QIO_accel_hw<int>' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:73) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 16.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
Command         transform done; 16.502 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.1.tmp.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.814 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:59 . Memory (MB): peak = 888.469 ; gain = 794.660
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.2.bc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:66:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:60:7)
Command         transform done; 9.029 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 888.469 ; gain = 794.660
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 73.232 sec.
Command     elaborate done; 124.115 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
Execute       ap_set_top_model QIO_accel 
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
Execute       get_model_list QIO_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model QIO_accel 
Execute       preproc_iomode -model QIO_accel_hw<int> 
Execute       preproc_iomode -model Galois_LFSR_32_33_hw 
Execute       get_model_list QIO_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel
INFO-FLOW: Configuring Module : Galois_LFSR_32_33_hw ...
Execute       set_default_model Galois_LFSR_32_33_hw 
Execute       apply_spec_resource_limit Galois_LFSR_32_33_hw 
INFO-FLOW: Configuring Module : QIO_accel_hw<int> ...
Execute       set_default_model QIO_accel_hw<int> 
Execute       apply_spec_resource_limit QIO_accel_hw<int> 
INFO-FLOW: Configuring Module : QIO_accel ...
Execute       set_default_model QIO_accel 
Execute       apply_spec_resource_limit QIO_accel 
INFO-FLOW: Model list for preprocess: Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel
INFO-FLOW: Preprocessing Module: Galois_LFSR_32_33_hw ...
Execute       set_default_model Galois_LFSR_32_33_hw 
Execute       cdfg_preprocess -model Galois_LFSR_32_33_hw 
Execute       rtl_gen_preprocess Galois_LFSR_32_33_hw 
INFO-FLOW: Preprocessing Module: QIO_accel_hw<int> ...
Execute       set_default_model QIO_accel_hw<int> 
Execute       cdfg_preprocess -model QIO_accel_hw<int> 
Command       cdfg_preprocess done; 0.178 sec.
Execute       rtl_gen_preprocess QIO_accel_hw<int> 
INFO-FLOW: Preprocessing Module: QIO_accel ...
Execute       set_default_model QIO_accel 
Execute       cdfg_preprocess -model QIO_accel 
Execute       rtl_gen_preprocess QIO_accel 
INFO-FLOW: Model list for synthesis: Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Galois_LFSR_32_33_hw 
Execute       schedule -model Galois_LFSR_32_33_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 128.992 seconds; current allocated memory: 355.602 MB.
Execute       syn_report -verbosereport -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.verbose.sched.rpt 
Execute       db_write -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.sched.adb -f 
INFO-FLOW: Finish scheduling Galois_LFSR_32_33_hw.
Execute       set_default_model Galois_LFSR_32_33_hw 
Execute       bind -model Galois_LFSR_32_33_hw 
BIND OPTION: model=Galois_LFSR_32_33_hw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 355.696 MB.
Execute       syn_report -verbosereport -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.verbose.bind.rpt 
Execute       db_write -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.bind.adb -f 
INFO-FLOW: Finish binding Galois_LFSR_32_33_hw.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QIO_accel_hw<int> 
Execute       schedule -model QIO_accel_hw<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.544 sec.
INFO: [HLS 200-111]  Elapsed time: 3.927 seconds; current allocated memory: 360.282 MB.
Execute       syn_report -verbosereport -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.verbose.sched.rpt 
Command       syn_report done; 3.5 sec.
Execute       db_write -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.sched.adb -f 
Command       db_write done; 1.099 sec.
INFO-FLOW: Finish scheduling QIO_accel_hw<int>.
Execute       set_default_model QIO_accel_hw<int> 
Execute       bind -model QIO_accel_hw<int> 
BIND OPTION: model=QIO_accel_hw<int>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.471 sec.
INFO: [HLS 200-111]  Elapsed time: 6.289 seconds; current allocated memory: 367.107 MB.
Execute       syn_report -verbosereport -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.verbose.bind.rpt 
Command       syn_report done; 4.157 sec.
Execute       db_write -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.bind.adb -f 
Command       db_write done; 1.08 sec.
INFO-FLOW: Finish binding QIO_accel_hw<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QIO_accel 
Execute       schedule -model QIO_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.322 sec.
INFO: [HLS 200-111]  Elapsed time: 5.801 seconds; current allocated memory: 367.740 MB.
Execute       syn_report -verbosereport -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.verbose.sched.rpt 
Command       syn_report done; 0.138 sec.
Execute       db_write -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.sched.adb -f 
Command       db_write done; 0.106 sec.
INFO-FLOW: Finish scheduling QIO_accel.
Execute       set_default_model QIO_accel 
Execute       bind -model QIO_accel 
BIND OPTION: model=QIO_accel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.456 sec.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 368.327 MB.
Execute       syn_report -verbosereport -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.verbose.bind.rpt 
Command       syn_report done; 1.159 sec.
Execute       db_write -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.bind.adb -f 
Command       db_write done; 0.137 sec.
INFO-FLOW: Finish binding QIO_accel.
Execute       get_model_list QIO_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Galois_LFSR_32_33_hw 
Execute       rtl_gen_preprocess QIO_accel_hw<int> 
Execute       rtl_gen_preprocess QIO_accel 
INFO-FLOW: Model list for RTL generation: Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Galois_LFSR_32_33_hw -vendor xilinx -mg_file C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.665 seconds; current allocated memory: 368.673 MB.
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Galois_LFSR_32_33_hw -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/systemc/Galois_LFSR_32_33_hw -synmodules Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel 
Execute       gen_rtl Galois_LFSR_32_33_hw -style xilinx -f -lang vhdl -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/vhdl/Galois_LFSR_32_33_hw 
Execute       gen_rtl Galois_LFSR_32_33_hw -style xilinx -f -lang vlog -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/verilog/Galois_LFSR_32_33_hw 
Execute       syn_report -csynth -model Galois_LFSR_32_33_hw -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/report/Galois_LFSR_32_33_hw_csynth.rpt 
Execute       syn_report -rtlxml -model Galois_LFSR_32_33_hw -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/report/Galois_LFSR_32_33_hw_csynth.xml 
Execute       syn_report -verbosereport -model Galois_LFSR_32_33_hw -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.verbose.rpt 
Execute       db_write -model Galois_LFSR_32_33_hw -f -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.adb 
Execute       gen_tb_info Galois_LFSR_32_33_hw -p C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QIO_accel_hw<int> -vendor xilinx -mg_file C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_2' to 'QIO_accel_hw_int_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_3' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_4' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_5' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_6' to 'QIO_accel_hw_int_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_7' to 'QIO_accel_hw_int_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_8' to 'QIO_accel_hw_int_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_9' to 'QIO_accel_hw_int_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_10' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_11' to 'QIO_accel_hw_int_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_12' to 'QIO_accel_hw_int_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_13' to 'QIO_accel_hw_int_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_14' to 'QIO_accel_hw_int_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_15' to 'QIO_accel_hw_int_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_1632_32_1_1' to 'QIO_accel_mux_163Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64zec': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64yd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32tde': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_163Bew': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_vdy': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_Aem': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
Command       create_rtl_model done; 2.09 sec.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 377.087 MB.
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl QIO_accel_hw<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/systemc/QIO_accel_hw_int_s -synmodules Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel 
Execute       gen_rtl QIO_accel_hw<int> -style xilinx -f -lang vhdl -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/vhdl/QIO_accel_hw_int_s 
Execute       gen_rtl QIO_accel_hw<int> -style xilinx -f -lang vlog -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/verilog/QIO_accel_hw_int_s 
Command       gen_rtl done; 0.132 sec.
Execute       syn_report -csynth -model QIO_accel_hw<int> -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/report/QIO_accel_hw_int_s_csynth.rpt 
Command       syn_report done; 0.594 sec.
Execute       syn_report -rtlxml -model QIO_accel_hw<int> -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/report/QIO_accel_hw_int_s_csynth.xml 
Command       syn_report done; 0.313 sec.
Execute       syn_report -verbosereport -model QIO_accel_hw<int> -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.verbose.rpt 
Command       syn_report done; 4.368 sec.
Execute       db_write -model QIO_accel_hw<int> -f -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.adb 
Command       db_write done; 1.889 sec.
Execute       gen_tb_info QIO_accel_hw<int> -p C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QIO_accel -vendor xilinx -mg_file C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_liCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_liDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_2' to 'QIO_accel_coef_liEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_3' to 'QIO_accel_coef_liFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_4' to 'QIO_accel_coef_liGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_5' to 'QIO_accel_coef_liHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_6' to 'QIO_accel_coef_liIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_7' to 'QIO_accel_coef_liJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_8' to 'QIO_accel_coef_liKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_9' to 'QIO_accel_coef_liLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_10' to 'QIO_accel_coef_liMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_11' to 'QIO_accel_coef_liNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_12' to 'QIO_accel_coef_liOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_13' to 'QIO_accel_coef_liPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_14' to 'QIO_accel_coef_liQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_15' to 'QIO_accel_coef_liRg6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
Command       create_rtl_model done; 0.746 sec.
INFO: [HLS 200-111]  Elapsed time: 13.459 seconds; current allocated memory: 397.715 MB.
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl QIO_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/systemc/QIO_accel -synmodules Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel 
Execute       gen_rtl QIO_accel -istop -style xilinx -f -lang vhdl -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/vhdl/QIO_accel 
Command       gen_rtl done; 0.238 sec.
Execute       gen_rtl QIO_accel -istop -style xilinx -f -lang vlog -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/verilog/QIO_accel 
Command       gen_rtl done; 0.127 sec.
Execute       syn_report -csynth -model QIO_accel -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/report/QIO_accel_csynth.rpt 
Command       syn_report done; 0.113 sec.
Execute       syn_report -rtlxml -model QIO_accel -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/syn/report/QIO_accel_csynth.xml 
Command       syn_report done; 0.103 sec.
Execute       syn_report -verbosereport -model QIO_accel -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.verbose.rpt 
Command       syn_report done; 1.127 sec.
Execute       db_write -model QIO_accel -f -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.adb 
Command       db_write done; 0.435 sec.
Execute       gen_tb_info QIO_accel -p C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel 
Execute       export_constraint_db -f -tool general -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.constraint.tcl 
Execute       syn_report -designview -model QIO_accel -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.design.xml 
Command       syn_report done; 0.803 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model QIO_accel -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model QIO_accel -o C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks QIO_accel 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain QIO_accel 
INFO-FLOW: Model list for RTL component generation: Galois_LFSR_32_33_hw QIO_accel_hw<int> QIO_accel
INFO-FLOW: Handling components in module [Galois_LFSR_32_33_hw] ... 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
INFO-FLOW: Handling components in module [QIO_accel_hw_int_s] ... 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
INFO-FLOW: Found component QIO_accel_fadd_32sc4.
INFO-FLOW: Append model QIO_accel_fadd_32sc4
INFO-FLOW: Found component QIO_accel_fmul_32tde.
INFO-FLOW: Append model QIO_accel_fmul_32tde
INFO-FLOW: Found component QIO_accel_fdiv_32udo.
INFO-FLOW: Append model QIO_accel_fdiv_32udo
INFO-FLOW: Found component QIO_accel_sitofp_vdy.
INFO-FLOW: Append model QIO_accel_sitofp_vdy
INFO-FLOW: Found component QIO_accel_fptruncwdI.
INFO-FLOW: Append model QIO_accel_fptruncwdI
INFO-FLOW: Found component QIO_accel_fcmp_32xdS.
INFO-FLOW: Append model QIO_accel_fcmp_32xdS
INFO-FLOW: Found component QIO_accel_dmul_64yd2.
INFO-FLOW: Append model QIO_accel_dmul_64yd2
INFO-FLOW: Found component QIO_accel_ddiv_64zec.
INFO-FLOW: Append model QIO_accel_ddiv_64zec
INFO-FLOW: Found component QIO_accel_uitodp_Aem.
INFO-FLOW: Append model QIO_accel_uitodp_Aem
INFO-FLOW: Found component QIO_accel_mux_163Bew.
INFO-FLOW: Append model QIO_accel_mux_163Bew
INFO-FLOW: Found component QIO_accel_hw_int_bkb.
INFO-FLOW: Append model QIO_accel_hw_int_bkb
INFO-FLOW: Found component QIO_accel_hw_int_rcU.
INFO-FLOW: Append model QIO_accel_hw_int_rcU
INFO-FLOW: Handling components in module [QIO_accel] ... 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
INFO-FLOW: Found component QIO_accel_coef_liCeG.
INFO-FLOW: Append model QIO_accel_coef_liCeG
INFO-FLOW: Found component QIO_accel_AXILiteS_s_axi.
INFO-FLOW: Append model QIO_accel_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Galois_LFSR_32_33_hw
INFO-FLOW: Append model QIO_accel_hw_int_s
INFO-FLOW: Append model QIO_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: QIO_accel_fadd_32sc4 QIO_accel_fmul_32tde QIO_accel_fdiv_32udo QIO_accel_sitofp_vdy QIO_accel_fptruncwdI QIO_accel_fcmp_32xdS QIO_accel_dmul_64yd2 QIO_accel_ddiv_64zec QIO_accel_uitodp_Aem QIO_accel_mux_163Bew QIO_accel_hw_int_bkb QIO_accel_hw_int_rcU QIO_accel_coef_liCeG QIO_accel_AXILiteS_s_axi regslice_core Galois_LFSR_32_33_hw QIO_accel_hw_int_s QIO_accel
INFO-FLOW: To file: write model QIO_accel_fadd_32sc4
INFO-FLOW: To file: write model QIO_accel_fmul_32tde
INFO-FLOW: To file: write model QIO_accel_fdiv_32udo
INFO-FLOW: To file: write model QIO_accel_sitofp_vdy
INFO-FLOW: To file: write model QIO_accel_fptruncwdI
INFO-FLOW: To file: write model QIO_accel_fcmp_32xdS
INFO-FLOW: To file: write model QIO_accel_dmul_64yd2
INFO-FLOW: To file: write model QIO_accel_ddiv_64zec
INFO-FLOW: To file: write model QIO_accel_uitodp_Aem
INFO-FLOW: To file: write model QIO_accel_mux_163Bew
INFO-FLOW: To file: write model QIO_accel_hw_int_bkb
INFO-FLOW: To file: write model QIO_accel_hw_int_rcU
INFO-FLOW: To file: write model QIO_accel_coef_liCeG
INFO-FLOW: To file: write model QIO_accel_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Galois_LFSR_32_33_hw
INFO-FLOW: To file: write model QIO_accel_hw_int_s
INFO-FLOW: To file: write model QIO_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model QIO_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/User/PYNQ-HLS/QIO/QIO/solution4
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.31 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.396 sec.
Command       ap_source done; 0.396 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_rcU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.659 sec.
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_liCeG_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.319 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/User/PYNQ-HLS/QIO/QIO/solution4
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.241 sec.
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.36 sec.
Command       ap_source done; 0.362 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=QIO_accel xml_exists=0
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.728 sec.
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.constraint.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=18 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.dataonly.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.dataonly.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.dataonly.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.constraint.tcl 
Execute       sc_get_clocks QIO_accel 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/misc/QIO_accel_ap_uitodp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.tbgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.tbgen.tcl 
Execute       source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:02:55 . Memory (MB): peak = 888.469 ; gain = 794.660
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
Command     autosyn done; 47.176 sec.
Command   csynth_design done; 171.318 sec.
Command ap_source done; 174.243 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/User/PYNQ-HLS/QIO/QIO/solution4 opened at Thu Jan 28 22:06:05 -0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.145 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.217 sec.
Command     ap_source done; 0.217 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.581 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.769 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.108 sec.
Execute   export_design -rtl vhdl -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl vhdl -sdx-target none
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.207 sec.
Command     ap_source done; 0.207 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.202 sec.
Command     ap_source done; 0.202 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=QIO_accel xml_exists=1
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.4 sec.
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/Galois_LFSR_32_33_hw.compgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel_hw_int_s.compgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.constraint.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.dataonly.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.compgen.dataonly.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=QIO_accel
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=QIO_accel
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.constraint.tcl 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/QIO_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.139 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.213 sec.
Command     ap_source done; 0.213 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/User/PYNQ-HLS/QIO/QIO/solution4/impl/ip/pack.bat
Command   export_design done; 117.447 sec.
Command ap_source done; 118.579 sec.
Execute cleanup_all 
