m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera/15.0
Elight
Z0 w1446669166
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light
Z4 8C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/light.vhd
Z5 FC:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/light.vhd
l0
L3
V5W^n2;E4VGBjz[^ljbBYb3
!s100 ^1GD_mJVWW00Na<RY@Ho82
Z6 OV;C;10.3d;59
32
Z7 !s110 1446669849
!i10b 1
Z8 !s108 1446669849.775000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/light.vhd|
Z10 !s107 C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/light.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1
Alogicfunction
R1
R2
DEx4 work 5 light 0 22 5W^n2;E4VGBjz[^ljbBYb3
l11
L10
VUFiDQNJaPm9Z^Uniz`MRo2
!s100 _Zd<R:^0>ko><I5:P?=G83
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Elightvhd
Z13 w1446669845
R1
R2
R3
Z14 8C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/lightVHD.vhd
Z15 FC:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/lightVHD.vhd
l0
L3
V1EVQT<n8cl6Y;54e6@l4W1
!s100 dQIP5ebZUlUPCIa@E2zOO3
R6
32
Z16 !s110 1446669851
!i10b 1
Z17 !s108 1446669851.072000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/lightVHD.vhd|
Z19 !s107 C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/test_light/lightVHD.vhd|
!i113 1
R11
R12
Abehav
R1
R2
DEx4 work 8 lightvhd 0 22 1EVQT<n8cl6Y;54e6@l4W1
l17
L6
V?YJMUXJAhIAPh?FloCW1g1
!s100 ]HCPRh<ZI>ZHzEB^0m^:L0
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
