/*
 * max97236.h - Header file for max97236 headphone amplifier
 *
 * Author: Ravindra Lokhande <rlokhande@nvidia.com>
 * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
 * 02110-1301 USA
 *
 */

#ifndef _MAX97236_H
#define _MAX97236_H

#include <linux/version.h>

/*
 * MAX97236 Register Definitions
 */

#define M97236_REG_00_STATUS1				0x00
#define M97236_REG_01_STATUS2				0x01
#define M97236_REG_02_STATUS3				0x02
#define M97236_REG_03_FOR_EXPANSION			0x03
#define M97236_REG_04_IRQ_MASK1				0x04
#define M97236_REG_05_IRQ_MASK2				0x05
#define M97236_REG_06_FOR_EXPANSION			0x06
#define M97236_REG_07_LEFT_VOLUME			0x07
#define M97236_REG_08_RIGHT_VOLUME			0x08
#define M97236_REG_09_MICROPHONE			0x09
#define M97236_REG_0A_FOR_EXPANSION			0x0A
#define M97236_REG_0B_VENDOR_ID_REGSITER	0x0B
#define M97236_REG_0C_FOR_EXPANSION			0x0C
#define M97236_REG_0D_FOR_EXPANSION			0x0D
#define M97236_REG_0E_FOR_EXPANSION			0x0E
#define M97236_REG_0F_FOR_EXPANSION			0x0F
#define M97236_REG_10_FOR_EXPANSION			0x10
#define M97236_REG_11_FOR_EXPANSION			0x11
#define M97236_REG_12_KEYSCAN_CLOCK_DIVIDER1	0x12
#define M97236_REG_13_KEYSCAN_CLOCK_DIVIDER2	0x13
#define M97236_REG_14_KEYSCAN_CLOCK_DIVIDER_ADC	0x14
#define M97236_REG_15_KEYSCAN_DEBOUNCE			0x15
#define M97236_REG_16_KEYSCAN_DELAY				0x16
#define M97236_REG_17_PASSIVE_MBH_KEYSCAN_DATA	0x17
#define M97236_REG_18_DC_TEST_SLEW_CONTROL		0x18
#define M97236_REG_19_STATE_FORCING				0x19
#define M97236_REG_1A_AC_TEST_CONTROL			0x1A
#define M97236_REG_1B_FOR_EXPANSION				0x1B
#define M97236_REG_1C_FOR_EXPANSION				0x1C
#define M97236_REG_1D_ENABLE1				0x1D
#define M97236_REG_1E_ENABLE2				0x1E

/*
 * M97236_REG_00_STATUS1
 */
#define M97236_ST1_JKIN_MASK		(1<<7)
#define M97236_ST1_JKIN_SHIFT		7
#define M97236_ST1_JKIN_WIDTH		1
#define M97236_ST1_DDONE_MASK		(1<<6)
#define M97236_ST1_DDONE_SHIFT		6
#define M97236_ST1_DDONE_WIDTH		1
#define M97236_ST1_VOL_MASK			(1<<5)
#define M97236_ST1_VOL_SHIFT		5
#define M97236_ST1_VOL_WIDTH		1
#define M97236_ST1_MIC_IN_MASK		(1<<3)
#define M97236_ST1_MIC_IN_SHIFT		3
#define M97236_ST1_MIC_IN_WIDTH		1
#define M97236_ST1_JACKSW_MASK		(1<<2)
#define M97236_ST1_JACKSW_SHIFT		2
#define M97236_ST1_JACKSW_WIDTH		1
#define M97236_ST1_MCSW_MASK		(1<<1)
#define M97236_ST1_MCSW_SHIFT		1
#define M97236_ST1_MCSW_WIDTH		1
#define M97236_ST1_MBH_MASK			(1<<0)
#define M97236_ST1_MBH_SHIFT		0
#define M97236_ST1_MBH_WIDTH		1

/*
 * M97236_REG_01_STATUS2
 */
#define M97236_ST2_LINE_L_MASK			(1<<7)
#define M97236_ST2_LINE_L_SHIFT			7
#define M97236_ST2_LINE_L_WIDTH			1
#define M97236_ST2_LINE_R_MASK			(1<<6)
#define M97236_ST2_LINE_R_SHIFT			6
#define M97236_ST2_LINE_R_WIDTH			1
#define M97236_ST2_HP_L_MASK			(1<<5)
#define M97236_ST2_HP_L_SHIFT			5
#define M97236_ST2_HP_L_WIDTH			1
#define M97236_ST2_HP_R_MASK			(1<<4)
#define M97236_ST2_HP_R_SHIFT			4
#define M97236_ST2_HP_R_WIDTH			1
#define M97236_ST2_JACKSWINC_MASK		(1<<3)
#define M97236_ST2_JACKSWINC_SHIFT		3
#define M97236_ST2_JACKSWINC_WIDTH		1
#define M97236_ST2_KEY_MASK				(1<<2)
#define M97236_ST2_KEY_SHIFT			2
#define M97236_ST2_KEY_WIDTH			1

/*
 * M97236_REG_02_STATUS3
 */
#define M97236_ST3_GND_MASK		(0x3<<0)
#define M97236_ST3_GND_SHIFT	0
#define M97236_ST3_GND_WIDTH	2

/*
 * M97236_REG_04_IRQ_MASK1
 */
#define M97236_IRQ_1_IJKIN_MASK		(1<<7)
#define M97236_IRQ_1_IJKIN_SHIFT	7
#define M97236_IRQ_1_IJKIN_WIDTH	1
#define M97236_IRQ_1_IDDONE_MASK	(1<<6)
#define M97236_IRQ_1_IDDONE_SHIFT	6
#define M97236_IRQ_1_IDDONE_WIDTH	1
#define M97236_IRQ_1_IVOL_MASK		(1<<5)
#define M97236_IRQ_1_IVOL_SHIFT		5
#define M97236_IRQ_1_IVOL_WIDTH		1
#define M97236_IRQ_1_IMIC_MASK		(1<<3)
#define M97236_IRQ_1_IMIC_SHIFT		3
#define M97236_IRQ_1_IMIC_WIDTH		1
#define M97236_IRQ_1_JACKSW_MASK	(1<<2)
#define M97236_IRQ_1_JACKSW_SHIFT	2
#define M97236_IRQ_1_JACKSW_WIDTH	1
#define M97236_IRQ_1_IMCSW_MASK		(1<<1)
#define M97236_IRQ_1_IMCSW_SHIFT	1
#define M97236_IRQ_1_IMCSW_WIDTH	1
#define M97236_IRQ_1_IMBH_MASK		(1<<0)
#define M97236_IRQ_1_IMBH_SHIFT		0
#define M97236_IRQ_1_IMBH_WIDTH		1

/*
 * M97236_REG_05_IRQ_MASK2
 */
#define M97236_IRQ_2_ILINE_L_MASK		(1<<7)
#define M97236_IRQ_2_ILINE_L_SHIFT		7
#define M97236_IRQ_2_ILINE_L_WIDTH		1
#define M97236_IRQ_2_ILINE_R_MASK		(1<<6)
#define M97236_IRQ_2_ILINE_R_SHIFT		6
#define M97236_IRQ_2_ILINE_R_WIDTH		1
#define M97236_IRQ_2_IHP_L_MASK			(1<<5)
#define M97236_IRQ_2_IHP_L_SHIFT		5
#define M97236_IRQ_2_IHP_L_WIDTH		1
#define M97236_IRQ_2_IHP_R_MASK			(1<<4)
#define M97236_IRQ_2_IHP_R_SHIFT		4
#define M97236_IRQ_2_IHP_R_WIDTH		1
#define M97236_IRQ_2_IJACKSW_MASK		(1<<3)
#define M97236_IRQ_2_IJACKSW_SHIFT		3
#define M97236_IRQ_2_IJACKSW_WIDTH		1
#define M97236_IRQ_2_IKEY_MASK			(1<<2)
#define M97236_IRQ_2_IKEY_SHIFT			2
#define M97236_IRQ_2_IKEY_WIDTH			1

/*
 * M97236_REG_07_LEFT_VOLUME
 */
#define M97236_LVOL_L_EQ_R			0x80
#define M97236_LVOL_L_EQ_R_MASK		(1<<7)
#define M97236_LVOL_L_EQ_R_SHIFT	7
#define M97236_LVOL_L_EQ_R_WIDTH	1

#define M97236_LVOL_MUTEL			0x40
#define M97236_LVOL_MUTEL_MASK		(1<<6)
#define M97236_LVOL_MUTEL_SHIFT		6
#define M97236_LVOL_MUTEL_WIDTH		1
#define M97236_LVOL_LVOL_MASK		(0x3F<<0)
#define M97236_LVOL_LVOL_SHIFT		0
#define M97236_LVOL_LVOL_WIDTH		6

/*
 * M97236_REG_08_RIGHT_VOLUME
 */
#define M97236_RVOL_MUTEL_MASK		(1<<6)
#define M97236_RVOL_MUTEL_SHIFT		6
#define M97236_RVOL_MUTEL_WIDTH		1
#define M97236_RVOL_RVOL_MASK		(0x3F<<0)
#define M97236_RVOL_RVOL_SHIFT		0
#define M97236_RVOL_RVOL_WIDTH		6

/*
 * M97236_REG_09_MICROPHONE
 */
#define M97236_MIC_GAIN_MASK		(1<<6)
#define M97236_MIC_GAIN_SHIFT		6
#define M97236_MIC_GAIN_WIDTH		1
#define M97236_MIC_MICR_MASK		(0x7<<3)
#define M97236_MIC_MICR_SHIFT		3
#define M97236_MIC_MICR_WIDTH		3
#define M97236_MIC_BIAS_MASK		(1<<2)
#define M97236_MIC_BIAS_SHIFT		2
#define M97236_MIC_BIAS_WIDTH		1

/*
 * M97236_REG_0B_VENDOR_ID_REGSITER
 */
#define M97236_VID_ID_MASK		(0xF<<4)
#define M97236_VID_ID_SHIFT		4
#define M97236_VID_ID_WIDTH		4

/*
 * M97236_REG_19_STATE_FORCING
 */
#define M97236_ST_FORCEFORCE_MASK		(1<<5)
#define M97236_ST_FORCEFORCE_SHIFT		5
#define M97236_ST_FORCEFORCE_WIDTH		1
#define M97236_ST_FORCESTATE_MASK		(0xF<<1)
#define M97236_ST_FORCESTATE_SHIFT		1
#define M97236_ST_FORCESTATE_WIDTH		4

/*
 * M97236_REG_1A_AC_TEST_CONTROL
 */
#define M97236_AC_TC_AC_REPEAT_MASK		(0x3<<4)
#define M97236_AC_TC_AC_REPEAT_SHIFT	4
#define M97236_AC_TC_AC_REPEAT_WIDTH	2
#define M97236_AC_TC_PULSE_WIDTH_MASK	(0x3<<2)
#define M97236_AC_TC_PULSE_WIDTH_SHIFT	2
#define M97236_AC_TC_PULSE_WIDTH_WIDTH	2
#define M97236_AC_TC_PULSE_AMP_MASK		(0x3<<0)
#define M97236_AC_TC_PULSE_AMP_SHIFT	0
#define M97236_AC_TC_PULSE_AMP_WIDTH	2

/*
 * M97236_REG_1D_ENABLE1
 */
#define M97236_EN1_SHDN				0x80
#define M97236_EN1_SHDN_MASK		(1<<7)
#define M97236_EN1_SHDN_SHIFT		7
#define M97236_EN1_SHDN_WIDTH		1

#define M97236_EN1_RESET			0x40
#define M97236_EN1_RESET_MASK		(1<<6)
#define M97236_EN1_RESET_SHIFT		6
#define M97236_EN1_RESET_WIDTH		1

#define M97236_EN1_MIC_BIAS			0x10
#define M97236_EN1_MIC_BIAS_MASK	(1<<4)
#define M97236_EN1_MIC_BIAS_SHIFT	4
#define M97236_EN1_MIC_BIAS_WIDTH	1

#define M97236_EN1_MIC_AMP			0x8
#define M97236_EN1_MIC_AMP_MASK		(1<<3)
#define M97236_EN1_MIC_AMP_SHIFT	3
#define M97236_EN1_MIC_AMP_WIDTH	1

#define M97236_EN1_KS				0x4
#define M97236_EN1_KS_MASK			(1<<2)
#define M97236_EN1_KS_SHIFT			2
#define M97236_EN1_KS_WIDTH			1

/*
 * M97236_REG_1E_ENABLE2
 */
#define M97236_EN2_LFTEN			0x80
#define M97236_EN2_LFTEN_MASK		(1<<7)
#define M97236_EN2_LFTEN_SHIFT		7
#define M97236_EN2_LFTEN_WIDTH		1

#define M97236_EN2_RGHEN			0x40
#define M97236_EN2_RGHEN_MASK		(1<<6)
#define M97236_EN2_RGHEN_SHIFT		6
#define M97236_EN2_RGHEN_WIDTH		1

#define M97236_EN2_VSEN				0x20
#define M97236_EN2_VSEN_MASK		(1<<5)
#define M97236_EN2_VSEN_SHIFT		5
#define M97236_EN2_VSEN_WIDTH		1

#define M97236_EN2_ZDEN				0x10
#define M97236_EN2_ZDEN_MASK		(1<<4)
#define M97236_EN2_ZDEN_SHIFT		4
#define M97236_EN2_ZDEN_WIDTH		1

#define M97236_EN2_FAST				0x8
#define M97236_EN2_FAST_MASK		(1<<3)
#define M97236_EN2_FAST_SHIFT		3
#define M97236_EN2_FAST_WIDTH		1

#define M97236_EN2_THRH				0x4
#define M97236_EN2_THRH_MASK		(1<<2)
#define M97236_EN2_THRH_SHIFT		2
#define M97236_EN2_THRH_WIDTH		1

#define M97236_EN2_AUTO
#define M97236_EN2_AUTO_MASK		(0x3<<0)
#define M97236_EN2_AUTO_SHIFT		0
#define M97236_EN2_AUTO_WIDTH		2

#endif
