| Wirelist created using version 5.4.
| Sch_Warning - Writing wir file newschematic.1 with unlimited text length suppo
+ rt.  This functionality may not be supported by all applications.
V 5.4
K 235001075000 newschematic
DW newschematic
Q Case
Q UTL
|Q Via_Models:via_cmp_oa 1
AS Via_Models:via_cmp_oa PLOT_QUANTITIES=STRESS_RATIO_AVDD3
AS Via_Models:via_cmp_oa VHDL_GENERIC_TC_VOS=INTEGER_VECTOR:=(20,20,20)
AS Via_Models:via_cmp_oa VHDL_GENERIC_TC_GM=INTEGER_VECTOR:=(-1400,-1400,-1400)
AS Via_Models:via_cmp_oa VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,12.7E-3,12.7E-3)
AS Via_Models:via_cmp_oa VHDL_GENERIC_TC_IDD=INTEGER_VECTOR:=(-1071,-1071,-1071)
+ 
AS Via_Models:via_cmp_oa VHDL_GENERIC_IDD=REAL_VECTOR:=(350.0,420.0,280.0)
AS Via_Models:via_cmp_oa VHDL_GENERIC_CIN=REAL_VECTOR:=(0.36,0.288,0.432)
AS Via_Models:via_cmp_oa VHDL_GENERIC_RIN=REAL_VECTOR:=(1.0,0.8,1.2)
AS Via_Models:via_cmp_oa MODEL
AS Via_Models:via_cmp_oa PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_cmp_oa PINORDER=AVDD AVSS DOUT EN INN INP
AS Via_Models:via_cmp_oa VHDL_GENERIC_AREA=INTEGER:=7800
AS Via_Models:via_cmp_oa VHDL_GENERIC_VOS=REAL_VECTOR:=(13.2,13.2,13.2)
AS Via_Models:via_cmp_oa VHDL_GENERIC_IDDNOM=INTEGER:=350
AS Via_Models:via_cmp_oa VHDL_GENERIC_COMPTYPE=STRING:=OA
AS Via_Models:via_cmp_oa VHDL_GENERIC_WIZARD=STRING:=COMP
AS Via_Models:via_cmp_oa SIMMODEL=VHDL
AS Via_Models:via_cmp_oa VHDL=WORK.VIA_CMP_OA(LEVEL_2)
AS Via_Models:via_cmp_oa VHDLFILE=VIA_CMP_OA.VHD
AS Via_Models:via_cmp_oa REFDES=CMP?
AS Via_Models:via_cmp_oa VHDL_GENERIC_VHYST=VOLTAGE:=0.0
AS Via_Models:via_cmp_oa INOV_VER_REC=13:58_11-30-12
AP Via_Models:via_cmp_oa 3 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cmp_oa 3 PINTYPE=TERMINAL
AP Via_Models:via_cmp_oa 5 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cmp_oa 5 PINTYPE=TERMINAL
AP Via_Models:via_cmp_oa 6 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cmp_oa 6 PINTYPE=TERMINAL
|Q Electrical:v_constant 1
AS Electrical:v_constant PINORDER=POS NEG
AS Electrical:v_constant SIMMODEL=VHDL
AS Electrical:v_constant VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_constant VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_constant VHDL_GENERIC_LEVEL=VOLTAGE
AS Electrical:v_constant VHDLFILE=V_CONSTANT.VHD
AS Electrical:v_constant VHDL=EDULIB.V_CONSTANT
AS Electrical:v_constant DESCRIPTION=CONSTANT VOLTAGE SOURCE
AS Electrical:v_constant REFDES=V?
AS Electrical:v_constant INOV_VER_REC=17:40_10-2-03
AP Electrical:v_constant 1 PINTYPE=TERMINAL
AP Electrical:v_constant 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_constant 2 PINTYPE=TERMINAL
AP Electrical:v_constant 2 VHDL_TYPE=ELECTRICAL
|Q Electrical:v_vs_time_from_file 1
AS Electrical:v_vs_time_from_file PINORDER=POS NEG
AS Electrical:v_vs_time_from_file VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_vs_time_from_file VHDL_GENERIC_AC_MAG=REAL:=0.0
AS Electrical:v_vs_time_from_file VHDL_GENERIC_PERIODIC_ON=BOOLEAN:=FALSE
AS Electrical:v_vs_time_from_file VHDL_GENERIC_END_ROW_NUMBER=INTEGER:=-1
AS Electrical:v_vs_time_from_file VHDL_GENERIC_START_ROW_NUMBER=INTEGER:=1
AS Electrical:v_vs_time_from_file VHDL_GENERIC_VOLTAGE_COLUMN_NUMBER=INTEGER:=2
AS Electrical:v_vs_time_from_file VHDL_GENERIC_TIME_COLUMN_NUMBER=INTEGER:=1
AS Electrical:v_vs_time_from_file VHDL_GENERIC_TEXT_FILE_NAME=STRING:=DATA.TXT
AS Electrical:v_vs_time_from_file VHDL_GENERIC_IN_CSV_FORMAT=BOOLEAN:=FALSE
AS Electrical:v_vs_time_from_file SIMMODEL=VHDL
AS Electrical:v_vs_time_from_file VHDL=EDULIB.V_VS_TIME_FROM_FILE(IDEAL)
AS Electrical:v_vs_time_from_file VHDLFILE=V_VS_TIME_FROM_FILE.VHD
AS Electrical:v_vs_time_from_file INOV_VER_REC=0:30_9-13-09
AP Electrical:v_vs_time_from_file 1 #=1
AP Electrical:v_vs_time_from_file 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_vs_time_from_file 1 PINTYPE=TERMINAL
AP Electrical:v_vs_time_from_file 2 #=2
AP Electrical:v_vs_time_from_file 2 VHDL_TYPE=ELECTRICAL
AP Electrical:v_vs_time_from_file 2 PINTYPE=TERMINAL
|Q Via_Models:via_flt_ct_bp 1
AS Via_Models:via_flt_ct_bp PLOT_QUANTITIES=STRESS_RATIO_AVDD3
AS Via_Models:via_flt_ct_bp PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SETTLETIMETEMPCO=REAL:=-500.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SETTLETIME=REAL_VECTOR:=(0.0000056,0.00
+ 00010,0.0000100)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFTEMPCO=REAL:=-5000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ISUPTEMPCO=REAL:=-2000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ISUP=REAL_VECTOR:=(950.0,1200.0,700.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ISUPNOM=INTEGER:=950
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_GAINBWTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_GAINBW=REAL_VECTOR:=(10000000.0,2500000
+ 0.0,5000000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OPENLOOPGAINTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OPENLOOPGAIN=REAL_VECTOR:=(10000.0,1000
+ 00.0,1000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SPECIFYSTARTSTOP=STRING:=TRUE
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OFFSETDIST=REAL:=0.2
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OFFSETNOM=REAL:=0.01
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MINOUTTEMPCO=REAL:=-100.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MINOUT=REAL_VECTOR:=(0.1,0.05,0.2)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MAXOUTTEMPCO=REAL:=-100.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MAXOUT=REAL_VECTOR:=(0.1,0.05,0.2)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWDOWNTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWDOWN=REAL_VECTOR:=(-1000000.0,-2000
+ 000.0,-500000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWUPTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWUP=REAL_VECTOR:=(1000000.0,2000000.
+ 0,500000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ROUTTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_INITDELAY=REAL:=0.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_NORMALIZINGGAIN=REAL:=1.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB9=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB9=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB8=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB8=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB7=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB7=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB6=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB6=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB5=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB5=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB4=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB4=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB0=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB0=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BW=REAL:=400.0
AS Via_Models:via_flt_ct_bp MODEL
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFPROCESS=REAL_VECTOR:=(0.0,-0.3,0.3
+ )
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BF=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AF=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB3=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB3=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB2=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB2=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB1=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB1=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AREA=INTEGER:=129510
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFLL=REAL:=-0.02
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFUL=REAL:=0.02
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ROUT=REAL_VECTOR:=(1000.0,900.0,1100.0)
+ 
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_WIZARD=STRING:=FILTER
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_STYLE=STRING:=BUTTER
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ORDER=INTEGER:=2
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_STOPATTEN=REAL:=40.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_PASSRIPPLE=REAL:=1.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FILTERTYPE=STRING
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SAMPLEFREQ=REAL:=2500.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SIGTYPE=STRING:=CONTINUOUS
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_B=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_A=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FC=REAL:=100.0
AS Via_Models:via_flt_ct_bp PINORDER=EN VIN VOUT AVDD AVSS VCM
AS Via_Models:via_flt_ct_bp SIMMODEL=VHDL
AS Via_Models:via_flt_ct_bp VHDL=WORK.VIA_FILTER_CONTINUOUS(LEVEL_2)
AS Via_Models:via_flt_ct_bp VHDLFILE=VIA_FLT_CT.VHD
AS Via_Models:via_flt_ct_bp REFDES=FLTR?
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FSTART=REAL:=100.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FSTOP=REAL:=500.0
AS Via_Models:via_flt_ct_bp INOV_VER_REC=19:01_11-20-12
AP Via_Models:via_flt_ct_bp 2 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_flt_ct_bp 2 PINTYPE=TERMINAL
AP Via_Models:via_flt_ct_bp 3 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_flt_ct_bp 3 PINTYPE=TERMINAL
|Q Via_Models:via_res_2p 1
AS Via_Models:via_res_2p PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_res_2p VHDL_GENERIC_RESISTORTYPE=STRING:=RES6K5W2P6
AS Via_Models:via_res_2p VHDL_GENERIC_AREARESISTORTOTAL=REAL:=33.8
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(4.97E-15,4.05E-15
+ ,8.50E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(4.97E-15,4.05E-15
+ ,8.50E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.55E-15,2.
+ 37E-15,2.79E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(2.55E-15,2.
+ 37E-15,2.79E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(2.42E-15,1.
+ 68E-15,5.71E-15)
AS Via_Models:via_res_2p VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(2.42E-15,1.
+ 68E-15,5.71E-15)
AS Via_Models:via_res_2p MODEL
AS Via_Models:via_res_2p VHDL_GENERIC_QUADTEMPCO=REAL:=3.82
AS Via_Models:via_res_2p VHDL_GENERIC_LINTEMPCO=REAL:=-750.0
AS Via_Models:via_res_2p VHDL_GENERIC_NUMUNITRESISTORS=INTEGER:=1
AS Via_Models:via_res_2p VHDL_GENERIC_DESIREDRESISTANCE=REAL:=6500.0
AS Via_Models:via_res_2p PINORDER=A B
AS Via_Models:via_res_2p VHDL_GENERIC_MISMATCH=REAL:=6.5
AS Via_Models:via_res_2p VHDL_GENERIC_WIZARD=STRING:=RESISTOR
AS Via_Models:via_res_2p VHDL_GENERIC_SHIELD=SHIELD_CONN:=SUBSTRATE
AS Via_Models:via_res_2p VHDL_GENERIC_AREA=INTEGER:=49
AS Via_Models:via_res_2p SIMMODEL=VHDL
AS Via_Models:via_res_2p VHDL=WORK.VIA_RES_2P(LEVEL_2)
AS Via_Models:via_res_2p VHDLFILE=VIA_RES_2P.VHD
AS Via_Models:via_res_2p VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(6500.0,5200
+ .0,7913.0)
AS Via_Models:via_res_2p VHDL_GENERIC_NOMINALRESISTANCE=REAL:=6500.0
AS Via_Models:via_res_2p REFDES=R?
AS Via_Models:via_res_2p INOV_VER_REC=14:43_6-1-12
AP Via_Models:via_res_2p 1 PINTYPE=TERMINAL
AP Via_Models:via_res_2p 1 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_res_2p 2 PINTYPE=TERMINAL
AP Via_Models:via_res_2p 2 VHDL_TYPE=ELECTRICAL
|Q Via_Models:via_sw_spst 1
AS Via_Models:via_sw_spst PLOT_QUANTITIES=STRESS_RATIO_AVDD3
AS Via_Models:via_sw_spst PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_sw_spst MODEL
AS Via_Models:via_sw_spst PINORDER=A C AVDD AVSS CNTRL
AS Via_Models:via_sw_spst VHDL_GENERIC_WIZARD=STRING:=SWITCH
AS Via_Models:via_sw_spst VHDL_GENERIC_CELL=STRING:=SPST2P1
AS Via_Models:via_sw_spst VHDL_GENERIC_AREA=REAL:=690.0
AS Via_Models:via_sw_spst VHDL_GENERIC_UN=REAL:=0.05
AS Via_Models:via_sw_spst VHDL_GENERIC_UP=REAL:=0.015
AS Via_Models:via_sw_spst VHDL_GENERIC_RO=REAL:=12000.0
AS Via_Models:via_sw_spst VHDL_GENERIC_ROFF=REAL:=90.0E9
AS Via_Models:via_sw_spst VHDL_GENERIC_NP=REAL:=2.0
AS Via_Models:via_sw_spst VHDL_GENERIC_MP=REAL:=1.0
AS Via_Models:via_sw_spst VHDL_GENERIC_NN=REAL:=2.0
AS Via_Models:via_sw_spst VHDL_GENERIC_MN=REAL:=1.0
AS Via_Models:via_sw_spst VHDL_GENERIC_AD_P=REAL:=0.7E-12
AS Via_Models:via_sw_spst VHDL_GENERIC_AS_P=REAL:=0.7E-12
AS Via_Models:via_sw_spst VHDL_GENERIC_AD_N=REAL:=0.7E-12
AS Via_Models:via_sw_spst VHDL_GENERIC_AS_N=REAL:=0.7E-12
AS Via_Models:via_sw_spst VHDL_GENERIC_LD=REAL:=0.05E-6
AS Via_Models:via_sw_spst VHDL_GENERIC_L=REAL:=0.35E-6
AS Via_Models:via_sw_spst VHDL_GENERIC_WP=REAL:=0.7E-6
AS Via_Models:via_sw_spst VHDL_GENERIC_WN=REAL:=0.7E-6
AS Via_Models:via_sw_spst VHDL_GENERIC_NUM_PMOS=INTEGER:=1
AS Via_Models:via_sw_spst VHDL_GENERIC_NUM_NMOS=INTEGER:=1
AS Via_Models:via_sw_spst VHDL_GENERIC_VTN_TC=REAL:=-1111.0
AS Via_Models:via_sw_spst VHDL_GENERIC_VTN_O=CORNERS_VOLTAGE:=(0.9,0.775,1.025)
AS Via_Models:via_sw_spst VHDL_GENERIC_VTP_TC=REAL:=-1111.0
AS Via_Models:via_sw_spst VHDL_GENERIC_VTP_O=CORNERS_VOLTAGE:=(0.9,0.775,1.025)
AS Via_Models:via_sw_spst VHDL_GENERIC_BETA_TC=REAL:=-1730.0
AS Via_Models:via_sw_spst VHDL_GENERIC_BETA_O=CORNERS_REAL:=(0.52,0.7,0.35)
AS Via_Models:via_sw_spst VHDL_GENERIC_ALPHA_TC=REAL:=-100.0
AS Via_Models:via_sw_spst VHDL_GENERIC_ALPHA_O=CORNERS_REAL:=(1.2,1.3,1.1)
AS Via_Models:via_sw_spst SIMMODEL=VHDL
AS Via_Models:via_sw_spst VHDL=WORK.VIA_SW_SPST(LEVEL_2)
AS Via_Models:via_sw_spst VHDLFILE=VIA_SW_SPST.VHD
AS Via_Models:via_sw_spst VHDL_GENERIC_RONMAX=REAL:=4300.0
AS Via_Models:via_sw_spst REFDES=SW?
AS Via_Models:via_sw_spst VHDL_GENERIC_SWITCHTYPE=STRING:=TGATER
AS Via_Models:via_sw_spst INOV_VER_REC=23:16_11-20-12
AP Via_Models:via_sw_spst 1 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_sw_spst 1 PINTYPE=TERMINAL
AP Via_Models:via_sw_spst 2 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_sw_spst 2 PINTYPE=TERMINAL
AP Via_Models:via_sw_spst 3 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_sw_spst 3 PINTYPE=TERMINAL
AP Via_Models:via_sw_spst 4 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_sw_spst 4 PINTYPE=TERMINAL
AP Via_Models:via_sw_spst 5 VHDL_TYPE=STD_LOGIC
AP Via_Models:via_sw_spst 5 PINTYPE=IN
|Q Via_Models:via_cap_2p 1
AS Via_Models:via_cap_2p PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_cap_2p VHDL_GENERIC_CAPACITORTYPE=STRING:=C1R0S
AS Via_Models:via_cap_2p VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(0.028E-12,0.025E-
+ 12,0.033E-12)
AS Via_Models:via_cap_2p VHDL_GENERIC_PARASITICT=REAL_VECTOR:=(0.013E-12,0.009E-
+ 12,0.035E-12)
AS Via_Models:via_cap_2p VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(0.023E-12,0
+ .021E-12,0.025E-12)
AS Via_Models:via_cap_2p VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(0.006E-12,0
+ .005E-12,0.008E-12)
AS Via_Models:via_cap_2p VHDL_GENERIC_PARASITICT2BELOW=REAL_VECTOR:=(0.0,0.0,0.0
+ )
AS Via_Models:via_cap_2p VHDL_GENERIC_PARASITICT2ABOVE=REAL_VECTOR:=(0.013E-12,0
+ .009E-12,0.035E-12)
AS Via_Models:via_cap_2p MODEL
AS Via_Models:via_cap_2p VHDL_GENERIC_AREACAPACITORTOTAL=REAL:=121.0
AS Via_Models:via_cap_2p VHDL_GENERIC_LINVOLTCO=REAL:=85.0
AS Via_Models:via_cap_2p VHDL_GENERIC_LINTEMPCO=REAL:=30.0
AS Via_Models:via_cap_2p VHDL_GENERIC_NUMUNITCAPACITORS=INTEGER:=1
AS Via_Models:via_cap_2p VHDL_GENERIC_DESIREDCAPACITANCE=REAL:=0.1
AS Via_Models:via_cap_2p VHDL_GENERIC_MISMATCH=REAL:=0.45
AS Via_Models:via_cap_2p VHDL_GENERIC_REMAINDER=INTEGER:=0
AS Via_Models:via_cap_2p VHDL_GENERIC_AREA=INTEGER:=169
AS Via_Models:via_cap_2p VHDL_GENERIC_WIZARD=STRING:=CAPACITOR
AS Via_Models:via_cap_2p VHDL_GENERIC_SHIELD=SHIELD_CONN:=SUBSTRATE
AS Via_Models:via_cap_2p VHDL=WORK.VIA_CAP_2P(LEVEL_2)
AS Via_Models:via_cap_2p PINORDER=T B
AS Via_Models:via_cap_2p SIMMODEL=VHDL
AS Via_Models:via_cap_2p VHDLFILE=VIA_CAP_2P.VHD
AS Via_Models:via_cap_2p DESCRIPTION=CAPACITOR
AS Via_Models:via_cap_2p VHDL_GENERIC_ACTUALCAPACITANCE=REAL_VECTOR:=(0.103E-12,
+ 0.0940E-12,0.115E-12)
AS Via_Models:via_cap_2p REFDES=C?
AS Via_Models:via_cap_2p VHDL_GENERIC_NOMINALCAPACITANCE=REAL:=0.103
AS Via_Models:via_cap_2p INOV_VER_REC=18:22_8-16-12
AP Via_Models:via_cap_2p 1 PINTYPE=TERMINAL
AP Via_Models:via_cap_2p 1 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cap_2p 2 PINTYPE=TERMINAL
AP Via_Models:via_cap_2p 2 VHDL_TYPE=ELECTRICAL
G ELECTRICAL_REF
M Via_Models:via_cmp_oa $1I97
I $1I97 Via_Models:via_cmp_oa AVDD AVSS DO_THE_HARLEM_SHAKE AVDD COMP2_REF SW_OU
+ T LEVEL=0`VHDL=WORK.VIA_CMP_OA(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_VHYST=
+ VOLTAGE:=50`VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,10.8E-3,14.86E-3)`REFDES=CMP
+ ?`LABEL=CMP2`
|R 13:58_11-30-12
M Electrical:v_constant $1I11
I $1I11 Electrical:v_constant AVDD VCM VHDL_GENERIC_LEVEL=VOLTAGE:=1.65`VHDL=EDU
+ LIB.V_CONSTANT(IDEAL)`LABEL=V3`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_constant $1I5
I $1I5 Electrical:v_constant AVSS ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLTAGE:=0.0
+ `VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V1`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_constant $1I9
I $1I9 Electrical:v_constant VCM AVSS VHDL_GENERIC_LEVEL=VOLTAGE:=1.65`VHDL=EDUL
+ IB.V_CONSTANT(IDEAL)`LABEL=V2`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_vs_time_from_file $1I43
I $1I43 Electrical:v_vs_time_from_file MUSIC VCM 
|R 0:30_9-13-09
API $1I43 Electrical:v_vs_time_from_file 1 #=1
API $1I43 Electrical:v_vs_time_from_file 2 #=2
M Via_Models:via_flt_ct_bp $1I51
I $1I51 Via_Models:via_flt_ct_bp AVDD MUSIC LOW_FREQUENCIES AVDD AVSS VCM VHDL_G
+ ENERIC_FSTOP=REAL:=250`VHDL_GENERIC_STOPATTEN=REAL:=60`VHDL_GENERIC_STYLE=STRI
+ NG:=ELLIP`VHDL_GENERIC_BW=REAL:=150.0`LEVEL=0`VHDL=WORK.VIA_FILTER_CONTINUOUS(
+ LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_A=REAL_VECTOR:=(8.76995679608E+59,7.6
+ 2397855445E+56,1.18475482273E+55,9.10242494647E+51,6.82744365675E+49,4.5616528
+ 4385E+46,2.1957548253E+44,1.25002687542E+41,4.33682265797E+38,2.04996861625E+3
+ 5,5.46958267798E+32,2.07705246628E+29,4.45217444485E+26,1.3002297964E+23,2.314
+ 11461013E+20,4.87106028026E+16,7.3868563328E+13,9978353579.54,13159231.3467,85
+ 7.993420542,1.0)`VHDL_GENERIC_B=REAL_VECTOR:=(8.76688554048E+56,0.0,2.49811726
+ 295E+52,0.0,2.40350009005E+47,0.0,1.11661512337E+42,0.0,2.79493536401E+36,0.0,
+ 3.84917080404E+30,0.0,2.869275685E+24,0.0,1.17680505179E+18,0.0,260043301032.0
+ ,0.0,27746.9248182,0.0,0.000999649798092)`VHDL_GENERIC_FILTERTYPE=STRING:=BAND
+ PASS`VHDL_GENERIC_FC=REAL:=158.1`VHDL_GENERIC_ORDER=INTEGER:=10`VHDL_GENERIC_A
+ REA=INTEGER:=3070200`VHDL_GENERIC_ISUPNOM=INTEGER:=9500`VHDL_GENERIC_SETTLETIM
+ E=REAL_VECTOR:=(5.6E-06,1E-06,1E-05)`REFDES=FLTR2`LABEL=FLTR2`
|R 19:01_11-20-12
M Electrical:v_constant $1I104
I $1I104 Electrical:v_constant COMP2_REF ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLTA
+ GE:=0.5`VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V5`REFDES=V?`
|R 17:40_10-2-03
M Via_Models:via_res_2p $1I93
I $1I93 Via_Models:via_res_2p AVSS SW_OUT VHDL_GENERIC_NOMINALRESISTANCE=REAL:=5
+ 00000`VHDL_GENERIC_DESIREDRESISTANCE=REAL:=500E3`VHDL_GENERIC_NUMUNITRESISTORS
+ =INTEGER:=83`VHDL_GENERIC_AREARESISTORTOTAL=REAL:=2600.0`LEVEL=0`VHDL=WORK.VIA
+ _RES_2P(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_AREA=INTEGER:=4058`VHDL_GENER
+ IC_ACTUALRESISTANCE=REAL_VECTOR:=(500000.0,400000.0,608695.652174)`VHDL_GENERI
+ C_PARASITICA2BELOW=REAL_VECTOR:=(2.1165E-13,1.9671E-13,2.3157E-13)`VHDL_GENERI
+ C_PARASITICB2BELOW=REAL_VECTOR:=(2.1165E-13,1.9671E-13,2.3157E-13)`VHDL_GENERI
+ C_PARASITICA2ABOVE=REAL_VECTOR:=(2.0086E-13,1.3944E-13,4.7393E-13)`VHDL_GENERI
+ C_PARASITICB2ABOVE=REAL_VECTOR:=(2.0086E-13,1.3944E-13,4.7393E-13)`VHDL_GENERI
+ C_PARASITICA=REAL_VECTOR:=(4.1251E-13,3.3615E-13,7.055E-13)`VHDL_GENERIC_PARAS
+ ITICB=REAL_VECTOR:=(4.1251E-13,3.3615E-13,7.055E-13)`REFDES=R4`LABEL=R4`
|R 14:43_6-1-12
M Via_Models:via_sw_spst $1I74
I $1I74 Via_Models:via_sw_spst AVDD SW_OUT AVDD AVSS SWITCH_ON LEVEL=0`VHDL=WORK
+ .VIA_SW_SPST(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_NUM_NMOS=INTEGER:=64.0`V
+ HDL_GENERIC_NUM_PMOS=INTEGER:=192.0`VHDL_GENERIC_RO=REAL:=300.0`VHDL_GENERIC_A
+ REA=REAL:=3999.0`VHDL_GENERIC_RONMAX=REAL:=100`REFDES=SW1`LABEL=SW1`
|R 23:16_11-20-12
M Via_Models:via_sw_spst $1I75
I $1I75 Via_Models:via_sw_spst AVDD SW_OUT AVDD AVSS SWITCH_ON LEVEL=0`VHDL=WORK
+ .VIA_SW_SPST(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_NUM_NMOS=INTEGER:=64.0`V
+ HDL_GENERIC_NUM_PMOS=INTEGER:=192.0`VHDL_GENERIC_RO=REAL:=300.0`VHDL_GENERIC_A
+ REA=REAL:=3999.0`VHDL_GENERIC_RONMAX=REAL:=100`REFDES=SW2`LABEL=SW2`
|R 23:16_11-20-12
M Via_Models:via_cap_2p $1I90
I $1I90 Via_Models:via_cap_2p SW_OUT AVSS LEVEL=0`VHDL=WORK.VIA_CAP_2P(LEVEL_0)`
+ HAS_WARNINGS=TRUE`VHDL_GENERIC_AREA=INTEGER:=8450000`VHDL_GENERIC_DESIREDCAPAC
+ ITANCE=REAL:=5000`VHDL_GENERIC_ACTUALCAPACITANCE=REAL_VECTOR:=(5.17E-09,4.699E
+ -09,5.757E-09)`VHDL_GENERIC_NUMUNITCAPACITORS=INTEGER:=49999`VHDL_GENERIC_AREA
+ CAPACITORTOTAL=REAL:=5.810E6`VHDL_GENERIC_NOMINALCAPACITANCE=REAL:=5.17E-9`VHD
+ L_GENERIC_PARASITICT2ABOVE=REAL_VECTOR:=(6.644E-10,4.3065E-10,1.7655E-09)`VHDL
+ _GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.808E-10,2.262E-10,3.978E-10)`VHDL_GE
+ NERIC_PARASITICB2BELOW=REAL_VECTOR:=(1.14335E-09,1.0452E-09,1.26685E-09)`VHDL_
+ GENERIC_PARASITICT=REAL_VECTOR:=(6.644E-10,4.3065E-10,1.7655E-09)`VHDL_GENERIC
+ _PARASITICB=REAL_VECTOR:=(1.42415E-09,1.2714E-09,1.66465E-09)`REFDES=C1`LABEL=
+ C1`
|R 18:22_8-16-12
M Via_Models:via_cmp_oa $1I60
I $1I60 Via_Models:via_cmp_oa AVDD AVSS SWITCH_ON AVDD SLICE_LEVEL LOW_FREQUENCI
+ ES LEVEL=0`VHDL=WORK.VIA_CMP_OA(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_VHYST
+ =VOLTAGE:=50`VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,10.8E-3,14.86E-3)`REFDES=CM
+ P1`LABEL=CMP1`
|R 13:58_11-30-12
M Electrical:v_constant $1I68
I $1I68 Electrical:v_constant SLICE_LEVEL ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLT
+ AGE:=1.67`VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V4`REFDES=V?`
|R 17:40_10-2-03
EW
