// Seed: 2040134110
module module_0 (
    output wor id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8
    , id_11,
    input tri id_9
);
  wire [-1 : ""] id_12;
  wire id_13;
  logic id_14 = -1, id_15;
  parameter id_16 = 1;
  assign module_1.id_8 = 0;
  wire id_17;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    output supply1 id_7,
    input uwire id_8
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_8,
      id_3,
      id_5,
      id_6,
      id_1,
      id_3,
      id_2
  );
endmodule
