<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel_p2xh.twx toplevel_p2xh.ncd -o toplevel_p2xh.twr
toplevel_p2xh.pcf -ucf pindefs-p2xh.ucf

</twCmdLine><twDesign>toplevel_p2xh.ncd</twDesign><twDesignPath>toplevel_p2xh.ncd</twDesignPath><twPCF>toplevel_p2xh.pcf</twPCF><twPcfPath>toplevel_p2xh.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s50a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_CLOCK_54 = PERIOD TIMEGRP &quot;CLOCK_54&quot; 54 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_54 = PERIOD TIMEGRP &quot;CLOCK_54&quot; 54 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="" slack="3.171" period="6.173" constraintValue="6.173" deviceLimit="3.002" freqLimit="333.111" physResource="Inst_ClockGen/audio_dcm_sp_inst/CLKFX" logResource="Inst_ClockGen/audio_dcm_sp_inst/CLKFX" locationPin="DCM_X1Y0.CLKFX" clockNet="Inst_ClockGen/adcm_clkfx"/><twPinLimit anchorID="10" type="MINPERIOD" name="" slack="4.405" period="7.407" constraintValue="7.407" deviceLimit="3.002" freqLimit="333.111" physResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX" logResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="Inst_ClockGen/dcm_clkfx"/><twPinLimit anchorID="11" type="MINPERIOD" name="" slack="4.405" period="7.407" constraintValue="7.407" deviceLimit="3.002" freqLimit="333.111" physResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX180" logResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX180" locationPin="DCM_X0Y0.CLKFX180" clockNet="Inst_ClockGen/dcm_clkfx180"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;         TS_CLOCK_54 * 3 HIGH 50%;</twConstName><twItemCnt>1472</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>383</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.034</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_SPDIFEnc/parity (SLICE_X18Y27.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_bits_2</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/parity</twDest><twTotPathDel>5.926</twTotPathDel><twClkSkew dest = "0.300" src = "0.408">0.108</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_bits_2</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/parity</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X16Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_bits&lt;2&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_bits_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_bits&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;5&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_even&lt;16&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/_n0202_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/_n0202_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/parity</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/parity</twBEL></twPathDel><twLogDel>3.555</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>5.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_bits_1</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/parity</twDest><twTotPathDel>5.948</twTotPathDel><twClkSkew dest = "0.075" src = "0.108">0.033</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_bits_1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/parity</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X19Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_bits&lt;1&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_bits_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;5&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_even&lt;16&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/_n0202_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/_n0202_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/parity</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/parity</twBEL></twPathDel><twLogDel>3.515</twLogDel><twRouteDel>2.433</twRouteDel><twTotDel>5.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_bits_3</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/parity</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew dest = "0.075" src = "0.108">0.033</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_bits_3</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/parity</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X19Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_bits&lt;3&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_bits_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y28.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_bits&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;5&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_even&lt;16&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/_n0202_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/_n0202_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/parity</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/parity</twBEL></twPathDel><twLogDel>3.515</twLogDel><twRouteDel>2.383</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_14 (SLICE_X7Y31.F2), 6 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.954</twTotPathDel><twClkSkew dest = "0.522" src = "0.595">0.073</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X18Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.694</twLogDel><twRouteDel>3.260</twRouteDel><twTotDel>5.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.752</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew dest = "0.522" src = "0.595">0.073</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X18Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>2.698</twRouteDel><twTotDel>5.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.303</twTotPathDel><twClkSkew dest = "0.522" src = "0.595">0.073</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X19Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.G1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.609</twLogDel><twRouteDel>2.694</twRouteDel><twTotDel>5.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_12 (SLICE_X7Y30.F2), 6 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_12</twDest><twTotPathDel>5.890</twTotPathDel><twClkSkew dest = "0.522" src = "0.595">0.073</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X18Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_12</twBEL></twPathDel><twLogDel>2.694</twLogDel><twRouteDel>3.196</twRouteDel><twTotDel>5.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_12</twDest><twTotPathDel>5.283</twTotPathDel><twClkSkew dest = "0.522" src = "0.595">0.073</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X18Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_12</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>2.634</twRouteDel><twTotDel>5.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.860</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_12</twDest><twTotPathDel>5.239</twTotPathDel><twClkSkew dest = "0.522" src = "0.595">0.073</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X19Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.G1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_12</twBEL></twPathDel><twLogDel>2.609</twLogDel><twRouteDel>2.630</twRouteDel><twTotDel>5.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;
        TS_CLOCK_54 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_I2SDec/shifter_6 (SLICE_X17Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.928</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/shifter_5</twSrc><twDest BELType="FF">Inst_Audio/Inst_I2SDec/shifter_6</twDest><twTotPathDel>1.002</twTotPathDel><twClkSkew dest = "0.385" src = "0.311">-0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_5</twSrc><twDest BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X19Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;5&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;6&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_6</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>1.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_I2SDec/shifter_5 (SLICE_X19Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.992</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/shifter_4</twSrc><twDest BELType="FF">Inst_Audio/Inst_I2SDec/shifter_5</twDest><twTotPathDel>1.019</twTotPathDel><twClkSkew dest = "0.102" src = "0.075">-0.027</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_4</twSrc><twDest BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X18Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;4&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;5&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_5</twBEL></twPathDel><twLogDel>0.630</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>1.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_I2SDec/Right_13 (SLICE_X5Y25.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.038</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/shifter_13</twSrc><twDest BELType="FF">Inst_Audio/Inst_I2SDec/Right_13</twDest><twTotPathDel>1.041</twTotPathDel><twClkSkew dest = "0.306" src = "0.303">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_13</twSrc><twDest BELType='FF'>Inst_Audio/Inst_I2SDec/Right_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X6Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;13&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;13&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Right_13</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>0.396</twRouteDel><twTotDel>1.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;
        TS_CLOCK_54 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Twpl" slack="4.158" period="6.172" constraintValue="3.086" deviceLimit="1.007" physResource="Inst_Audio/Deglitch_AData/syncer&lt;3&gt;/CLK" logResource="Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS" locationPin="SLICE_X16Y0.CLK" clockNet="ClockAudio"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Twph" slack="4.158" period="6.172" constraintValue="3.086" deviceLimit="1.007" physResource="Inst_Audio/Deglitch_AData/syncer&lt;3&gt;/CLK" logResource="Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS" locationPin="SLICE_X16Y0.CLK" clockNet="ClockAudio"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tcp" slack="4.158" period="6.172" constraintValue="6.172" deviceLimit="2.014" freqLimit="496.524" physResource="Inst_Audio/Deglitch_AData/syncer&lt;3&gt;/CLK" logResource="Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS" locationPin="SLICE_X16Y0.CLK" clockNet="ClockAudio"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;         TS_CLOCK_54 HIGH 50%;</twConstName><twItemCnt>366488</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3473</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.120</twMinPer></twConstHead><twPathRptBanner iPaths="6581" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/TDMS_encoder_green/encoded_2 (SLICE_X2Y13.F2), 6581 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.398</twSlack><twSrc BELType="FF">Inst_DVI/green_d_0</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_green/encoded_2</twDest><twTotPathDel>16.961</twTotPathDel><twClkSkew dest = "0.254" src = "0.413">0.159</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/green_d_0</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_green/encoded_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X4Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X4Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp><twBEL>Inst_DVI/green_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y10.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_data_word31</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_xor&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_03</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N92</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Madd_GND_14_o_data_word_disparity[3]_add_30_OUT_cy&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y5.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT31</twBEL><twBEL>Inst_DVI/TDMS_encoder_green/encoded_2</twBEL></twPathDel><twLogDel>8.915</twLogDel><twRouteDel>8.046</twRouteDel><twTotDel>16.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.452</twSlack><twSrc BELType="FF">Inst_DVI/green_d_0</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_green/encoded_2</twDest><twTotPathDel>16.907</twTotPathDel><twClkSkew dest = "0.254" src = "0.413">0.159</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/green_d_0</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_green/encoded_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X4Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X4Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp><twBEL>Inst_DVI/green_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y10.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_data_word31</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>VGA_Green&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_cy&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Madd_GND_14_o_data_word_disparity[3]_add_30_OUT_cy&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y5.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT31</twBEL><twBEL>Inst_DVI/TDMS_encoder_green/encoded_2</twBEL></twPathDel><twLogDel>8.851</twLogDel><twRouteDel>8.056</twRouteDel><twTotDel>16.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.647</twSlack><twSrc BELType="FF">Inst_DVI/green_d_0</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_green/encoded_2</twDest><twTotPathDel>16.712</twTotPathDel><twClkSkew dest = "0.254" src = "0.413">0.159</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/green_d_0</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_green/encoded_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X4Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X4Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp><twBEL>Inst_DVI/green_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelG&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y10.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_data_word31</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_xor&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_03</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N92</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>VGA_Green&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Green&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y5.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.574</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT31</twBEL><twBEL>Inst_DVI/TDMS_encoder_green/encoded_2</twBEL></twPathDel><twLogDel>8.910</twLogDel><twRouteDel>7.802</twRouteDel><twTotDel>16.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6729" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/TDMS_encoder_blue/dc_bias_3 (SLICE_X21Y1.F2), 6729 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.614</twSlack><twSrc BELType="FF">Inst_DVI/blue_d_6</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>16.886</twTotPathDel><twClkSkew dest = "0.383" src = "0.401">0.018</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/blue_d_6</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X16Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp><twBEL>Inst_DVI/blue_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_odd&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/hsync_delay&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_blue_5_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_data_word71</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/data_word&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/shift_blue_6_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>VGA_Blue&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y5.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT&lt;3:0&gt;_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT&lt;3:0&gt;_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N199</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_360_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y0.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>N199</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/blank_delay&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_360</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Eqn_360</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y1.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_3109</twBEL><twBEL>Inst_DVI/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>9.629</twLogDel><twRouteDel>7.257</twRouteDel><twTotDel>16.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.897</twSlack><twSrc BELType="FF">Inst_DVI/blue_d_6</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>16.603</twTotPathDel><twClkSkew dest = "0.383" src = "0.401">0.018</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/blue_d_6</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X16Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp><twBEL>Inst_DVI/blue_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_odd&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket4_even&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_DVI/left_buffer&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_blue_5_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_data_word71</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/data_word&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/shift_blue_6_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>VGA_Blue&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y5.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT&lt;3:0&gt;_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT&lt;3:0&gt;_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N199</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_360_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y0.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>N199</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/blank_delay&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_360</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Eqn_360</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y1.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_3109</twBEL><twBEL>Inst_DVI/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>9.595</twLogDel><twRouteDel>7.008</twRouteDel><twTotDel>16.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="FF">Inst_DVI/blue_d_6</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_blue/dc_bias_3</twDest><twTotPathDel>16.476</twTotPathDel><twClkSkew dest = "0.383" src = "0.401">0.018</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/blue_d_6</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_blue/dc_bias_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X16Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp><twBEL>Inst_DVI/blue_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_odd&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o17/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_DVI/left_buffer&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_blue_5_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_data_word71</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/data_word&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/shift_blue_6_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>VGA_Blue&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y5.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT&lt;3:0&gt;_cy&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT&lt;3:0&gt;_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N199</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_360_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y0.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>N199</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/blank_delay&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_360</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Eqn_360</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y1.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/dc_bias&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Eqn_3109</twBEL><twBEL>Inst_DVI/TDMS_encoder_blue/dc_bias_3</twBEL></twPathDel><twLogDel>9.536</twLogDel><twRouteDel>6.940</twRouteDel><twTotDel>16.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6544" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/TDMS_encoder_blue/encoded_4 (SLICE_X22Y8.F1), 6544 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.640</twSlack><twSrc BELType="FF">Inst_DVI/blue_d_6</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_blue/encoded_4</twDest><twTotPathDel>16.795</twTotPathDel><twClkSkew dest = "0.318" src = "0.401">0.083</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/blue_d_6</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_blue/encoded_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X16Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp><twBEL>Inst_DVI/blue_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_odd&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/hsync_delay&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_blue_5_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_data_word71</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/data_word&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/shift_blue_6_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>VGA_Blue&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Blue&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/encoded&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT51</twBEL><twBEL>Inst_DVI/TDMS_encoder_blue/encoded_4</twBEL></twPathDel><twLogDel>8.929</twLogDel><twRouteDel>7.866</twRouteDel><twTotDel>16.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.923</twSlack><twSrc BELType="FF">Inst_DVI/blue_d_6</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_blue/encoded_4</twDest><twTotPathDel>16.512</twTotPathDel><twClkSkew dest = "0.318" src = "0.401">0.083</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/blue_d_6</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_blue/encoded_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X16Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X16Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp><twBEL>Inst_DVI/blue_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>Inst_DVI/blue_d&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_odd&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket4_even&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_DVI/left_buffer&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_blue_5_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_data_word71</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/data_word&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/shift_blue_6_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>VGA_Blue&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Blue&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/encoded&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT51</twBEL><twBEL>Inst_DVI/TDMS_encoder_blue/encoded_4</twBEL></twPathDel><twLogDel>8.895</twLogDel><twRouteDel>7.617</twRouteDel><twTotDel>16.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.020</twSlack><twSrc BELType="FF">Inst_DVI/blue_d_4</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_blue/encoded_4</twDest><twTotPathDel>16.389</twTotPathDel><twClkSkew dest = "0.318" src = "0.427">0.109</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/blue_d_4</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_blue/encoded_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X20Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X20Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/vsync_d</twComp><twBEL>Inst_DVI/blue_d_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>Inst_DVI/blue_d&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/subpacket2_odd&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/left_buffer&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/hsync_delay&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_blue_5_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_data_word71</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/data_word&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/shift_blue_6_BRB2</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>VGA_Blue&lt;5&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/VideoOut_PixelB&lt;3&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>VGA_Blue&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/TDMS_encoder_blue/encoded&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT51</twBEL><twBEL>Inst_DVI/TDMS_encoder_blue/encoded_4</twBEL></twPathDel><twLogDel>8.974</twLogDel><twRouteDel>7.415</twRouteDel><twTotDel>16.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;
        TS_CLOCK_54 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/Mshreg_right_en_sync_1 (SLICE_X4Y30.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/RightEnable</twSrc><twDest BELType="FF">Inst_DVI/Mshreg_right_en_sync_1</twDest><twTotPathDel>0.776</twTotPathDel><twClkSkew dest = "1.232" src = "0.868">-0.364</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/RightEnable</twSrc><twDest BELType='FF'>Inst_DVI/Mshreg_right_en_sync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X6Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/RightEnable</twComp><twBEL>Inst_Audio/Inst_I2SDec/RightEnable</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/RightEnable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y30.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_DVI/right_enable</twComp><twBEL>Inst_DVI/Mshreg_right_en_sync_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/Mshreg_red_d_7 (SLICE_X8Y3.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.635</twSlack><twSrc BELType="FF">VGA_Red_7</twSrc><twDest BELType="FF">Inst_DVI/Mshreg_red_d_7</twDest><twTotPathDel>0.670</twTotPathDel><twClkSkew dest = "0.151" src = "0.116">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>VGA_Red_7</twSrc><twDest BELType='FF'>Inst_DVI/Mshreg_red_d_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X9Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>VGA_Red&lt;6&gt;</twComp><twBEL>VGA_Red_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y3.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>VGA_Red&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y3.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_DVI/red_d&lt;7&gt;</twComp><twBEL>Inst_DVI/Mshreg_red_d_7</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/Mshreg_green_d_1 (SLICE_X2Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.641</twSlack><twSrc BELType="FF">VGA_Green_1</twSrc><twDest BELType="FF">Inst_DVI/Mshreg_green_d_1</twDest><twTotPathDel>0.659</twTotPathDel><twClkSkew dest = "0.081" src = "0.063">-0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>VGA_Green_1</twSrc><twDest BELType='FF'>Inst_DVI/Mshreg_green_d_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X3Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>VGA_Green&lt;1&gt;</twComp><twBEL>VGA_Green_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>VGA_Green&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y4.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>Inst_DVI/green_d&lt;1&gt;</twComp><twBEL>Inst_DVI/Mshreg_green_d_1</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;
        TS_CLOCK_54 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA" slack="15.342" period="18.518" constraintValue="18.518" deviceLimit="3.176" freqLimit="314.861" physResource="Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA" logResource="Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="Clock54M"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="15.342" period="18.518" constraintValue="18.518" deviceLimit="3.176" freqLimit="314.861" physResource="Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA" logResource="Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA" locationPin="RAMB16_X0Y1.CLKA" clockNet="Clock54M"/><twPinLimit anchorID="69" type="MINLOWPULSE" name="Twpl" slack="16.504" period="18.518" constraintValue="9.259" deviceLimit="1.007" physResource="Inst_DVI/channel_status&lt;0&gt;/CLK" logResource="Inst_DVI/Mshreg_channel_status_0_11/WS" locationPin="SLICE_X22Y20.CLK" clockNet="Clock54M"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;         TS_CLOCK_54 * 2.5 HIGH 50%;</twConstName><twItemCnt>184</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>112</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.539</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_green_0 (SLICE_X10Y22.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">Inst_DVI/latched_green_0</twSrc><twDest BELType="FF">Inst_DVI/shift_green_0</twDest><twTotPathDel>3.102</twTotPathDel><twClkSkew dest = "0.890" src = "1.058">0.168</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/latched_green_0</twSrc><twDest BELType='FF'>Inst_DVI/shift_green_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X5Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_DVI/latched_green&lt;0&gt;</twComp><twBEL>Inst_DVI/latched_green_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>Inst_DVI/latched_green&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>Inst_DVI/shift_clock&lt;2&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_green[9]_mux_262_OUT11</twBEL><twBEL>Inst_DVI/shift_green_0</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>1.694</twRouteDel><twTotDel>3.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.222">DVIClockP</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_green_1 (SLICE_X13Y22.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.564</twSlack><twSrc BELType="FF">Inst_DVI/latched_green_1</twSrc><twDest BELType="FF">Inst_DVI/shift_green_1</twDest><twTotPathDel>2.950</twTotPathDel><twClkSkew dest = "0.880" src = "1.070">0.190</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/latched_green_1</twSrc><twDest BELType='FF'>Inst_DVI/shift_green_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X2Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/latched_green&lt;1&gt;</twComp><twBEL>Inst_DVI/latched_green_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>Inst_DVI/latched_green&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y22.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/shift_green&lt;1&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_green[9]_mux_262_OUT21</twBEL><twBEL>Inst_DVI/shift_green_1</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.222">DVIClockP</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_blue_1 (SLICE_X16Y22.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.847</twSlack><twSrc BELType="FF">Inst_DVI/latched_blue_1</twSrc><twDest BELType="FF">Inst_DVI/shift_blue_1</twDest><twTotPathDel>2.699</twTotPathDel><twClkSkew dest = "0.896" src = "1.054">0.158</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/latched_blue_1</twSrc><twDest BELType='FF'>Inst_DVI/shift_blue_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X16Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_DVI/latched_blue&lt;1&gt;</twComp><twBEL>Inst_DVI/latched_blue_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>Inst_DVI/latched_blue&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y22.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>Inst_DVI/shift_clock&lt;0&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_blue[9]_mux_263_OUT21</twBEL><twBEL>Inst_DVI/shift_blue_1</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>1.251</twRouteDel><twTotDel>2.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.222">DVIClockP</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;
        TS_CLOCK_54 * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0 (P93.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.790</twSlack><twSrc BELType="FF">Inst_DVI/shift_red_0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0</twDest><twTotPathDel>0.851</twTotPathDel><twClkSkew dest = "0.280" src = "0.219">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/shift_red_0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X11Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>Inst_DVI/shift_red&lt;0&gt;</twComp><twBEL>Inst_DVI/shift_red_0</twBEL></twPathDel><twPathDel><twSite>P93.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>Inst_DVI/shift_red&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P93.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>DVI_Red&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 (P94.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.044</twSlack><twSrc BELType="FF">Inst_DVI/shift_red_1</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twDest><twTotPathDel>1.105</twTotPathDel><twClkSkew dest = "0.280" src = "0.219">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/shift_red_1</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X10Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_DVI/shift_red&lt;1&gt;</twComp><twBEL>Inst_DVI/shift_red_1</twBEL></twPathDel><twPathDel><twSite>P94.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.612</twDelInfo><twComp>Inst_DVI/shift_red&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P94.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>DVI_Red&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twBEL></twPathDel><twLogDel>0.493</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>1.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_clock_4 (SLICE_X13Y23.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.051</twSlack><twSrc BELType="FF">Inst_DVI/shift_clock_6</twSrc><twDest BELType="FF">Inst_DVI/shift_clock_4</twDest><twTotPathDel>1.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/shift_clock_6</twSrc><twDest BELType='FF'>Inst_DVI/shift_clock_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X13Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>Inst_DVI/shift_clock&lt;4&gt;</twComp><twBEL>Inst_DVI/shift_clock_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.498</twDelInfo><twComp>Inst_DVI/shift_clock&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Inst_DVI/shift_clock&lt;4&gt;</twComp><twBEL>Inst_DVI/shift_clock_4</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;
        TS_CLOCK_54 * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINLOWPULSE" name="Tcl" slack="5.805" period="7.407" constraintValue="3.703" deviceLimit="0.801" physResource="Inst_DVI/shift_blue&lt;0&gt;/CLK" logResource="Inst_DVI/shift_blue_0/CK" locationPin="SLICE_X16Y10.CLK" clockNet="DVIClockP"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Tch" slack="5.805" period="7.407" constraintValue="3.703" deviceLimit="0.801" physResource="Inst_DVI/shift_blue&lt;0&gt;/CLK" logResource="Inst_DVI/shift_blue_0/CK" locationPin="SLICE_X16Y10.CLK" clockNet="DVIClockP"/><twPinLimit anchorID="86" type="MINLOWPULSE" name="Tcl" slack="5.805" period="7.407" constraintValue="3.703" deviceLimit="0.801" physResource="Inst_DVI/shift_red_6_BRB1/CLK" logResource="Inst_DVI/shift_red_6_BRB1/CK" locationPin="SLICE_X8Y8.CLK" clockNet="DVIClockP"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;         TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.766</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (P93.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.820</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "0.865" src = "1.131">0.266</twClkSkew><twDelConst>3.703</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P94.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>P94.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>DVI_Red&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P93.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_DVI/ODDR2_red/ODDR2D1IN.Q</twComp></twPathDel><twPathDel><twSite>P93.OTCLK2</twSite><twDelType>Tioddrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DVI_Red&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>96.9</twPctLog><twPctRoute>3.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.824</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "0.878" src = "1.140">0.262</twClkSkew><twDelConst>3.703</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P78.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>P78.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>DVI_Clock&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P77.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_DVI/ODDR2_clock/ODDR2D1IN.Q</twComp></twPathDel><twPathDel><twSite>P77.OTCLK2</twSite><twDelType>Tioddrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DVI_Clock&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>96.9</twPctLog><twPctRoute>3.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (P88.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.824</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "0.848" src = "1.110">0.262</twClkSkew><twDelConst>3.703</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P89.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>P89.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>DVI_Green&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P88.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_DVI/ODDR2_green/ODDR2D1IN.Q</twComp></twPathDel><twPathDel><twSite>P88.OTCLK2</twSite><twDelType>Tioddrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DVI_Green&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>96.9</twPctLog><twPctRoute>3.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.216</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.093" src = "0.916">-0.177</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P78.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>P78.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">0.814</twDelInfo><twComp>DVI_Clock&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P77.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>Inst_DVI/ODDR2_clock/ODDR2D1IN.Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P77.OTCLK2</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>DVI_Clock&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1 (P83.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.219</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.059" src = "0.885">-0.174</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P84.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>P84.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">0.814</twDelInfo><twComp>DVI_Blue&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P83.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>Inst_DVI/ODDR2_blue/ODDR2D1IN.Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P83.OTCLK2</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>DVI_Blue&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (P93.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.224</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.078" src = "0.909">-0.169</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P94.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>P94.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">0.814</twDelInfo><twComp>DVI_Red&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P93.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>Inst_DVI/ODDR2_red/ODDR2D1IN.Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P93.OTCLK2</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>DVI_Red&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tcl" slack="5.925" period="7.407" constraintValue="3.703" deviceLimit="0.741" physResource="DVI_Clock&lt;0&gt;/OTCLK2" logResource="Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK" locationPin="P77.OTCLK2" clockNet="DVIClockN"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Twc" slack="5.925" period="7.407" constraintValue="3.703" deviceLimit="0.741" physResource="DVI_Clock&lt;0&gt;/OTCLK2" logResource="Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK" locationPin="P77.OTCLK2" clockNet="DVIClockN"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tcl" slack="5.925" period="7.407" constraintValue="3.703" deviceLimit="0.741" physResource="DVI_Green&lt;0&gt;/OTCLK2" logResource="Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1/CK" locationPin="P88.OTCLK2" clockNet="DVIClockN"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;7&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.153</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffIn anchorID="106" twDataPathType="twDataPathMaxDelay"><twSlack>3.847</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_7</twDest><twClkDel>3.620</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;7&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_7</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>3.620</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffIn anchorID="108" twDataPathType="twDataPathMaxDelay"><twSlack>4.316</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.787</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.100</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>4.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn anchorID="110" twDataPathType="twDataPathMaxDelay"><twSlack>6.139</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twClkDel>3.700</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.731</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>0.731</twRouteDel><twTotDel>2.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.077</twRouteDel><twTotDel>3.700</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;7&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstOffIn anchorID="112" twDataPathType="twDataPathMinDelay"><twSlack>4.355</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twClkDel>4.534</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.584</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>0.584</twRouteDel><twTotDel>1.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.810</twRouteDel><twTotDel>4.534</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffIn anchorID="114" twDataPathType="twDataPathMinDelay"><twSlack>5.616</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_7</twDest><twClkDel>4.440</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;7&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P16.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_7</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.716</twRouteDel><twTotDel>4.440</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffIn anchorID="116" twDataPathType="twDataPathMinDelay"><twSlack>5.948</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.522</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.630</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.450</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>3.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>70.6</twPctLog><twPctRoute>29.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.522</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="117" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;6&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.153</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstOffIn anchorID="119" twDataPathType="twDataPathMaxDelay"><twSlack>3.847</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_6</twDest><twClkDel>3.620</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;6&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_6</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P15.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>3.620</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffIn anchorID="121" twDataPathType="twDataPathMaxDelay"><twSlack>4.424</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.787</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.100</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>4.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X4Y11.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffIn anchorID="123" twDataPathType="twDataPathMaxDelay"><twSlack>6.122</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twClkDel>3.680</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.728</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>0.728</twRouteDel><twTotDel>2.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.680</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;6&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X4Y11.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn anchorID="125" twDataPathType="twDataPathMinDelay"><twSlack>4.376</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twClkDel>4.511</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.582</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.787</twRouteDel><twTotDel>4.511</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstOffIn anchorID="127" twDataPathType="twDataPathMinDelay"><twSlack>5.616</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_6</twDest><twClkDel>4.440</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;6&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P15.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_6</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P15.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.716</twRouteDel><twTotDel>4.440</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstOffIn anchorID="129" twDataPathType="twDataPathMinDelay"><twSlack>5.861</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.522</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.630</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.450</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>3.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.522</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="130" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;5&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.316</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstOffIn anchorID="132" twDataPathType="twDataPathMaxDelay"><twSlack>3.684</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.787</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.100</twLogDel><twRouteDel>1.906</twRouteDel><twTotDel>5.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffIn anchorID="134" twDataPathType="twDataPathMaxDelay"><twSlack>3.855</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_5</twDest><twClkDel>3.628</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;5&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_5</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P13.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.005</twRouteDel><twTotDel>3.628</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X0Y15.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstOffIn anchorID="136" twDataPathType="twDataPathMaxDelay"><twSlack>5.159</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twClkDel>3.632</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_4_BRB1</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.643</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_4_BRB1</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>1.643</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>3.632</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;5&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_5 (SLICE_X0Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffIn anchorID="138" twDataPathType="twDataPathMinDelay"><twSlack>4.443</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_5</twDest><twClkDel>4.488</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.327</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;4&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_5</twBEL></twPathDel><twLogDel>1.604</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>4.488</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X0Y15.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstOffIn anchorID="140" twDataPathType="twDataPathMinDelay"><twSlack>5.166</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twClkDel>4.453</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_4_BRB1</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.314</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_4_BRB1</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>2.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.729</twRouteDel><twTotDel>4.453</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstOffIn anchorID="142" twDataPathType="twDataPathMinDelay"><twSlack>5.607</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_5</twDest><twClkDel>4.449</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;5&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P13.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_5</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P13.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.725</twRouteDel><twTotDel>4.449</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="143" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;4&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.145</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn anchorID="145" twDataPathType="twDataPathMaxDelay"><twSlack>3.855</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_4</twDest><twClkDel>3.628</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;4&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_4</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P12.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.005</twRouteDel><twTotDel>3.628</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffIn anchorID="147" twDataPathType="twDataPathMaxDelay"><twSlack>4.187</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.787</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.100</twLogDel><twRouteDel>1.403</twRouteDel><twTotDel>4.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y15.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstOffIn anchorID="149" twDataPathType="twDataPathMaxDelay"><twSlack>6.067</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twClkDel>3.632</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_4_BRB1</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.760</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_4_BRB1</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>2.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>3.632</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;4&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y15.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffIn anchorID="151" twDataPathType="twDataPathMinDelay"><twSlack>4.440</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twClkDel>4.453</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_4_BRB1</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.608</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_4_BRB1</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.729</twRouteDel><twTotDel>4.453</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_4 (SLICE_X0Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstOffIn anchorID="153" twDataPathType="twDataPathMinDelay"><twSlack>4.455</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_4</twDest><twClkDel>4.488</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;4&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_4</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>80.8</twPctLog><twPctRoute>19.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>4.488</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstOffIn anchorID="155" twDataPathType="twDataPathMinDelay"><twSlack>5.607</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_4</twDest><twClkDel>4.449</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P12.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_4</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P12.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.725</twRouteDel><twTotDel>4.449</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="156" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;3&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.137</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMaxDelay"><twSlack>3.863</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_3</twDest><twClkDel>3.636</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;3&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_3</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.013</twRouteDel><twTotDel>3.636</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffIn anchorID="160" twDataPathType="twDataPathMaxDelay"><twSlack>5.101</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.164</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>3.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>88.2</twPctLog><twPctRoute>11.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X6Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstOffIn anchorID="162" twDataPathType="twDataPathMaxDelay"><twSlack>5.833</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twClkDel>3.625</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_3_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.962</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_3_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.002</twRouteDel><twTotDel>3.625</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;3&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X6Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstOffIn anchorID="164" twDataPathType="twDataPathMinDelay"><twSlack>4.628</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twClkDel>4.446</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_3_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.769</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_3_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>2.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.722</twRouteDel><twTotDel>4.446</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstOffIn anchorID="166" twDataPathType="twDataPathMinDelay"><twSlack>5.320</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.522</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.566</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.502</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>2.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>88.0</twPctLog><twPctRoute>12.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.522</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstOffIn anchorID="168" twDataPathType="twDataPathMinDelay"><twSlack>5.597</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_3</twDest><twClkDel>4.459</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;3&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P10.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_3</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.735</twRouteDel><twTotDel>4.459</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="169" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;2&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.137</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstOffIn anchorID="171" twDataPathType="twDataPathMaxDelay"><twSlack>3.863</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_2</twDest><twClkDel>3.636</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;2&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_2</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P9.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.013</twRouteDel><twTotDel>3.636</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffIn anchorID="173" twDataPathType="twDataPathMaxDelay"><twSlack>5.109</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.164</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>3.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>88.4</twPctLog><twPctRoute>11.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X12Y20.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstOffIn anchorID="175" twDataPathType="twDataPathMaxDelay"><twSlack>5.292</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twClkDel>3.608</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_2_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.486</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_2_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>1.486</twRouteDel><twTotDel>3.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>2.985</twRouteDel><twTotDel>3.608</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;2&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X12Y20.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffIn anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>5.069</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twClkDel>4.425</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_2_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.189</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y20.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_2_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.701</twRouteDel><twTotDel>4.425</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstOffIn anchorID="179" twDataPathType="twDataPathMinDelay"><twSlack>5.313</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.522</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.566</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.502</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>2.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>88.3</twPctLog><twPctRoute>11.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.522</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstOffIn anchorID="181" twDataPathType="twDataPathMinDelay"><twSlack>5.597</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_2</twDest><twClkDel>4.459</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P9.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_2</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P9.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.735</twRouteDel><twTotDel>4.459</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="182" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;1&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.127</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_1 (P7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstOffIn anchorID="184" twDataPathType="twDataPathMaxDelay"><twSlack>3.873</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_1</twDest><twClkDel>3.646</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_1</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P7.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.023</twRouteDel><twTotDel>3.646</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffIn anchorID="186" twDataPathType="twDataPathMaxDelay"><twSlack>4.768</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.164</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>3.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X4Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffIn anchorID="188" twDataPathType="twDataPathMaxDelay"><twSlack>5.360</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twClkDel>3.680</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.515</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>1.515</twRouteDel><twTotDel>3.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.680</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;1&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_1 (SLICE_X1Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffIn anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>4.804</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_1</twDest><twClkDel>4.522</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.755</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_1</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>0.755</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.522</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X4Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstOffIn anchorID="192" twDataPathType="twDataPathMinDelay"><twSlack>4.986</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twClkDel>4.511</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.212</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>2.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.787</twRouteDel><twTotDel>4.511</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_1 (P7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstOffIn anchorID="194" twDataPathType="twDataPathMinDelay"><twSlack>5.586</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_1</twDest><twClkDel>4.470</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;1&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P7.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_1</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P7.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>4.470</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="195" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;0&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.124</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMaxDelay"><twSlack>3.876</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_0</twDest><twClkDel>3.649</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;0&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.773</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_0</twBEL></twPathDel><twLogDel>4.773</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P6.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>3.649</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMaxDelay"><twSlack>4.560</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.690</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>3.164</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>4.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.690</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X0Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMaxDelay"><twSlack>5.799</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twClkDel>3.662</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_IsPAL</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.655</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.033</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_IsPAL</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>1.033</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>3.662</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;0&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X0Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twSlack>4.643</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twClkDel>4.488</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_IsPAL</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.826</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_IsPAL</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>0.826</twRouteDel><twTotDel>2.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>4.488</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_0 (SLICE_X1Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstOffIn anchorID="205" twDataPathType="twDataPathMinDelay"><twSlack>4.675</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_0</twDest><twClkDel>4.522</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.677</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_0</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>0.677</twRouteDel><twTotDel>2.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.522</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstOffIn anchorID="207" twDataPathType="twDataPathMinDelay"><twSlack>5.582</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_0</twDest><twClkDel>4.474</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P6.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.056</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_0</twBEL></twPathDel><twLogDel>3.056</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P6.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>4.474</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="208" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;CSel&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>48</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.623</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE (SLICE_X4Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstOffIn anchorID="210" twDataPathType="twDataPathMaxDelay"><twSlack>2.377</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="RAM">Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE</twDest><twClkDel>3.680</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='RAM'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">2.512</twDelInfo><twComp>Inst_GCVideo/prev_csel_CSel_XOR_122_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twFalling">0.586</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE</twBEL></twPathDel><twLogDel>2.884</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>6.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='RAM'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.680</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE (SLICE_X0Y7.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffIn anchorID="212" twDataPathType="twDataPathMaxDelay"><twSlack>2.397</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="RAM">Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twDest><twClkDel>3.700</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='RAM'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">2.512</twDelInfo><twComp>Inst_GCVideo/prev_csel_CSel_XOR_122_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twFalling">0.586</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twBEL></twPathDel><twLogDel>2.884</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>6.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='RAM'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.077</twRouteDel><twTotDel>3.700</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Video_PixelY_7_BRB0 (SLICE_X0Y7.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstOffIn anchorID="214" twDataPathType="twDataPathMaxDelay"><twSlack>2.931</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/Video_PixelY_7_BRB0</twDest><twClkDel>3.700</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/Video_PixelY_7_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">2.253</twDelInfo><twComp>Inst_GCVideo/prev_csel_CSel_XOR_122_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Video_PixelY_7_BRB0</twBEL></twPathDel><twLogDel>2.609</twLogDel><twRouteDel>3.160</twRouteDel><twTotDel>5.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Video_PixelY_7_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.481</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>3.077</twRouteDel><twTotDel>3.700</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;CSel&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/prev_csel (SLICE_X0Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffIn anchorID="216" twDataPathType="twDataPathMinDelay"><twSlack>4.363</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/prev_csel</twDest><twClkDel>4.600</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/prev_csel</twClkDest><twOff>7.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/prev_csel</twDest><twLogLvls>1</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_GCVideo/prev_csel</twComp><twBEL>Inst_GCVideo/prev_csel</twBEL></twPathDel><twLogDel>1.604</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>1.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>81.7</twPctLog><twPctRoute>18.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/prev_csel</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.876</twRouteDel><twTotDel>4.600</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/PixelClockEnable (SLICE_X5Y22.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstOffIn anchorID="218" twDataPathType="twDataPathMinDelay"><twSlack>5.093</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/PixelClockEnable</twDest><twClkDel>4.530</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/PixelClockEnable</twClkDest><twOff>7.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/PixelClockEnable</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.431</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.726</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y22.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL><twBEL>Inst_GCVideo/PixelClockEnable</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>2.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>72.3</twPctLog><twPctRoute>27.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/PixelClockEnable</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.806</twRouteDel><twTotDel>4.530</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_0 (P6.ICE), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstOffIn anchorID="220" twDataPathType="twDataPathMinDelay"><twSlack>5.318</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_0</twDest><twClkDel>4.474</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>Inst_422_to_444/current_cb&lt;0&gt;</twComp><twBEL>Inst_GCVideo/_n0084_inv1</twBEL></twPathDel><twPathDel><twSite>P6.ICE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>Inst_GCVideo/_n0084_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P6.ICLK1</twSite><twDelType>Tiockice</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>Inst_GCVideo/current_flags_0</twBEL></twPathDel><twLogDel>1.714</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/subpacket3_odd&lt;26&gt;</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.800</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P6.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>550</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>4.474</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="221"><twConstRollup name="TS_CLOCK_54" fullName="TS_CLOCK_54 = PERIOD TIMEGRP &quot;CLOCK_54&quot; 54 MHz HIGH 50%;" type="origin" depth="0" requirement="18.519" prefType="period" actual="6.000" actualRollup="18.102" errors="0" errorRollup="0" items="0" itemsRollup="368148"/><twConstRollup name="TS_Inst_ClockGen_adcm_clkfx" fullName="TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;         TS_CLOCK_54 * 3 HIGH 50%;" type="child" depth="1" requirement="6.173" prefType="period" actual="6.034" actualRollup="N/A" errors="0" errorRollup="0" items="1472" itemsRollup="0"/><twConstRollup name="TS_Inst_ClockGen_dcm_clk2x" fullName="TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;         TS_CLOCK_54 HIGH 50%;" type="child" depth="1" requirement="18.519" prefType="period" actual="17.120" actualRollup="N/A" errors="0" errorRollup="0" items="366488" itemsRollup="0"/><twConstRollup name="TS_Inst_ClockGen_dcm_clkfx" fullName="TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;         TS_CLOCK_54 * 2.5 HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="6.539" actualRollup="N/A" errors="0" errorRollup="0" items="184" itemsRollup="0"/><twConstRollup name="TS_Inst_ClockGen_dcm_clkfx180" fullName="TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;         TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="3.766" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="222">0</twUnmetConstCnt><twDataSheet anchorID="223" twNameLen="15"><twSUH2ClkList anchorID="224" twDestWidth="8" twPhaseWidth="8"><twDest>VClockN</twDest><twSUH2Clk ><twSrc>CSel</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.637</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.357</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.127</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.196</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.931</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.372</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.557</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.153</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.624</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.153</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.645</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="225" twDestWidth="7"><twDest>VClockN</twDest><twClk2SU><twSrc>VClockN</twSrc><twRiseRise>17.120</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="226" twDestWidth="8" twWorstWindow="3.798" twWorstSetup="1.153" twWorstHold="2.645" twWorstSetupSlack="3.847" twWorstHoldSlack="4.355" ><twConstName>COMP &quot;VData&lt;7&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.847" twHoldSlack = "4.355" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.153</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.645</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="227" twDestWidth="8" twWorstWindow="3.777" twWorstSetup="1.153" twWorstHold="2.624" twWorstSetupSlack="3.847" twWorstHoldSlack="4.376" ><twConstName>COMP &quot;VData&lt;6&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.847" twHoldSlack = "4.376" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.153</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.624</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="228" twDestWidth="8" twWorstWindow="3.873" twWorstSetup="1.316" twWorstHold="2.557" twWorstSetupSlack="3.684" twWorstHoldSlack="4.443" ><twConstName>COMP &quot;VData&lt;5&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.684" twHoldSlack = "4.443" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.557</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="229" twDestWidth="8" twWorstWindow="3.705" twWorstSetup="1.145" twWorstHold="2.560" twWorstSetupSlack="3.855" twWorstHoldSlack="4.440" ><twConstName>COMP &quot;VData&lt;4&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.855" twHoldSlack = "4.440" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.560</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="230" twDestWidth="8" twWorstWindow="3.509" twWorstSetup="1.137" twWorstHold="2.372" twWorstSetupSlack="3.863" twWorstHoldSlack="4.628" ><twConstName>COMP &quot;VData&lt;3&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.863" twHoldSlack = "4.628" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.372</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="231" twDestWidth="8" twWorstWindow="3.068" twWorstSetup="1.137" twWorstHold="1.931" twWorstSetupSlack="3.863" twWorstHoldSlack="5.069" ><twConstName>COMP &quot;VData&lt;2&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.863" twHoldSlack = "5.069" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.931</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="232" twDestWidth="8" twWorstWindow="3.323" twWorstSetup="1.127" twWorstHold="2.196" twWorstSetupSlack="3.873" twWorstHoldSlack="4.804" ><twConstName>COMP &quot;VData&lt;1&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.873" twHoldSlack = "4.804" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.127</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.196</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="233" twDestWidth="8" twWorstWindow="3.481" twWorstSetup="1.124" twWorstHold="2.357" twWorstSetupSlack="3.876" twWorstHoldSlack="4.643" ><twConstName>COMP &quot;VData&lt;0&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.876" twHoldSlack = "4.643" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.357</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="234" twDestWidth="4" twWorstWindow="5.260" twWorstSetup="2.623" twWorstHold="2.637" twWorstSetupSlack="2.377" twWorstHoldSlack="4.363" ><twConstName>COMP &quot;CSel&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>CSel</twSrc><twSUHSlackTime twSetupSlack = "2.377" twHoldSlack = "4.363" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.637</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="235"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>368224</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5977</twConnCnt></twConstCov><twStats anchorID="236"><twMinPer>17.120</twMinPer><twFootnote number="1" /><twMaxFreq>58.411</twMaxFreq><twMinInBeforeClk>2.623</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Oct 20 14:40:09 2018 </twTimestamp></twFoot><twClientInfo anchorID="237"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 193 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
