// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FetchUnit(	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
                aresetn,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
  output        io_iCache_unmappped,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_iCache_valid,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  output [31:0] io_iCache_addr,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  output        io_iCache_coreReady,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input  [31:0] io_iCache_data,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input         io_iCache_stall,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_jinfo_jwen,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input  [31:0] io_jinfo_jwaddr,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input         io_execute_binfo_bwen,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input  [31:0] io_execute_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input         io_decode_binfo_bwen,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input  [31:0] io_decode_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input         io_cp0_isex,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_cp0_eret,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input  [31:0] io_cp0_eretpc,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  input         io_slotSignal_decode,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_slotSignal_execute,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_ctrl_flush,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  output        io_ctrlreq_block,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  output [31:0] io_out_bits_pc,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
                io_out_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  output        io_out_bits_slot,	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
  output [31:0] io_out_bits_inst	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
);

  reg  [31:0] pcReg;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
  wire [31:0] _pcNextTmp_T = pcReg + 32'h4;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24, :38:25
  wire [31:0] pcNext =
    io_cp0_isex
      ? 32'hBFC00380
      : io_cp0_eret
          ? io_cp0_eretpc
          : io_jinfo_jwen
              ? io_jinfo_jwaddr
              : io_execute_binfo_bwen
                  ? io_execute_binfo_bwaddr
                  : io_decode_binfo_bwen ? io_decode_binfo_bwaddr : _pcNextTmp_T;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:38:25
  reg         resetTmp;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:49:25
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
    if (aresetn)	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
      pcReg <= 32'hBFBFFFFC;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
    else if (~io_iCache_stall
             & (~(io_ctrl_stall | io_ctrl_ex) | io_cp0_isex | io_cp0_eret)) begin	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:31:34, :36:{5,22,26,38}
      if (io_cp0_isex)	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
        pcReg <= 32'hBFC00380;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
      else if (io_cp0_eret)	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
        pcReg <= io_cp0_eretpc;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
      else if (io_jinfo_jwen)	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
        pcReg <= io_jinfo_jwaddr;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
      else if (io_execute_binfo_bwen)	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
        pcReg <= io_execute_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
      else if (io_decode_binfo_bwen)	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
        pcReg <= io_decode_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24
      else	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:11:14
        pcReg <= _pcNextTmp_T;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:33:24, :38:25
    end
    resetTmp <= aresetn;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:49:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
        end	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
        pcReg = _RANDOM[1'h0];	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :33:24
        resetTmp = _RANDOM[1'h1][0];	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :49:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_iCache_unmappped = pcNext[31] & pcNext[31:30] != 2'h3;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, src/main/scala/cpu/utils/Functions.scala:41:{17,25,33}
  assign io_iCache_valid = ~aresetn;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :51:26
  assign io_iCache_addr = pcNext;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7
  assign io_iCache_coreReady = ~io_ctrl_stall;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :52:26
  assign io_ctrlreq_block = resetTmp;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :49:25
  assign io_out_bits_pc = _pcNextTmp_T;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :38:25
  assign io_out_bits_debug_pc = pcReg;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :33:24
  assign io_out_bits_slot = io_slotSignal_decode | io_slotSignal_execute;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :63:43
  assign io_out_bits_inst = io_ctrl_flush ? 32'h0 : io_iCache_data;	// src/main/scala/cpu/core/pipeline/top/FetchUnit.scala:10:7, :57:40, :65:25
endmodule

module Decoder(	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7
  input  [31:0] io_rawInst,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output        io_instInfo_wb,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output [3:0]  io_instInfo_fu,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
                io_instInfo_fuop,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output [4:0]  io_instInfo_rd,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output        io_instInfo_op1,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
                io_instInfo_op2,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output [31:0] io_instInfo_imm,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output [4:0]  io_rsaddr,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
                io_rtaddr,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
  output        io_isex	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:12:14
);

  wire             _res_T_1 = io_rawInst == 32'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:144:39
  wire [16:0]      _GEN = {io_rawInst[31:26], io_rawInst[10:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_3 = _GEN == 17'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_5 = io_rawInst[31:26] == 6'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_7 = _GEN == 17'h21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_9 = io_rawInst[31:26] == 6'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_11 = _GEN == 17'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_13 = _GEN == 17'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_15 = _GEN == 17'h2A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_17 = io_rawInst[31:26] == 6'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_19 = _GEN == 17'h2B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_21 = io_rawInst[31:26] == 6'hB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [21:0]      _GEN_0 = {io_rawInst[31:26], io_rawInst[15:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_23 = _GEN_0 == 22'h1A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_25 = _GEN_0 == 22'h1B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_27 = _GEN_0 == 22'h18;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_29 = _GEN_0 == 22'h19;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_31 = _GEN == 17'h24;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_33 = io_rawInst[31:26] == 6'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_35 = io_rawInst[31:21] == 11'h1E0;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_37 = _GEN == 17'h27;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_39 = _GEN == 17'h25;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_41 = io_rawInst[31:26] == 6'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_43 = _GEN == 17'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_45 = io_rawInst[31:26] == 6'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_47 = _GEN == 17'h4;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0]      _GEN_1 = {io_rawInst[31:21], io_rawInst[5:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_49 = _GEN_1 == 17'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:144:39
  wire             _res_T_51 = _GEN == 17'h7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_53 = _GEN_1 == 17'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_55 = _GEN == 17'h6;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_57 = _GEN_1 == 17'h2;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_59 = io_rawInst[31:26] == 6'h4;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_61 = io_rawInst[31:26] == 6'h5;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [10:0]      _GEN_2 = {io_rawInst[31:26], io_rawInst[20:16]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_63 = _GEN_2 == 11'h21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_65 = _GEN_2 == 11'hE0;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_67 = _GEN_2 == 11'hC0;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_69 = _GEN_2 == 11'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_71 = _GEN_2 == 11'h30;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_73 = _GEN_2 == 11'h31;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_75 = io_rawInst[31:26] == 6'h2;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_77 = io_rawInst[31:26] == 6'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_79 =
    {io_rawInst[31:26], io_rawInst[20:11], io_rawInst[5:0]} == 22'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_81 =
    {io_rawInst[31:26], io_rawInst[20:16], io_rawInst[5:0]} == 17'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [26:0]      _GEN_3 = {io_rawInst[31:16], io_rawInst[10:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_83 = _GEN_3 == 27'h10;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_85 = _GEN_3 == 27'h12;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [26:0]      _GEN_4 = {io_rawInst[31:26], io_rawInst[20:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_87 = _GEN_4 == 27'h11;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_89 = _GEN_4 == 27'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [11:0]      _GEN_5 = {io_rawInst[31:26], io_rawInst[5:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_91 = _GEN_5 == 12'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_93 = _GEN_5 == 12'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_95 = io_rawInst[31:26] == 6'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_97 = io_rawInst[31:26] == 6'h24;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_99 = io_rawInst[31:26] == 6'h21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_101 = io_rawInst[31:26] == 6'h25;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_103 = io_rawInst[31:26] == 6'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_105 = io_rawInst[31:26] == 6'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_107 = io_rawInst[31:26] == 6'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_109 = io_rawInst[31:26] == 6'h28;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_111 = io_rawInst[31:26] == 6'h29;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_113 = io_rawInst[31:26] == 6'h2B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_115 = io_rawInst[31:26] == 6'h2A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_117 = io_rawInst[31:26] == 6'h2E;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_119 = io_rawInst == 32'h42000018;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [18:0]      _GEN_6 = {io_rawInst[31:21], io_rawInst[10:3]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_247 = _GEN_6 == 19'h20000;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_124 = _GEN_6 == 19'h20400;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _GEN_7 =
    _res_T_95 | _res_T_97 | _res_T_99 | _res_T_101 | _res_T_103 | _res_T_105 | _res_T_107
    | _res_T_109 | _res_T_111 | _res_T_113 | _res_T_115 | _res_T_117;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_8 = _res_T_91 | _res_T_93;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_9 = _res_T_83 | _res_T_85 | _res_T_87 | _res_T_89;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_10 = _res_T_71 | _res_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_11 =
    _res_T_59 | _res_T_61 | _res_T_63 | _res_T_65 | _res_T_67 | _res_T_69;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [2:0]       res_1 =
    _res_T_1 | _res_T_3
      ? 3'h0
      : _res_T_5
          ? 3'h2
          : _res_T_7
              ? 3'h0
              : _res_T_9
                  ? 3'h2
                  : _res_T_11 | _res_T_13 | _res_T_15
                      ? 3'h0
                      : _res_T_17
                          ? 3'h2
                          : _res_T_19
                              ? 3'h0
                              : _res_T_21
                                  ? 3'h2
                                  : _res_T_23 | _res_T_25 | _res_T_27 | _res_T_29
                                    | _res_T_31
                                      ? 3'h0
                                      : _res_T_33
                                          ? 3'h3
                                          : _res_T_35
                                              ? 3'h4
                                              : _res_T_37 | _res_T_39
                                                  ? 3'h0
                                                  : _res_T_41
                                                      ? 3'h3
                                                      : _res_T_43
                                                          ? 3'h0
                                                          : _res_T_45
                                                              ? 3'h3
                                                              : _res_T_47
                                                                  ? 3'h0
                                                                  : _res_T_49
                                                                      ? 3'h1
                                                                      : _res_T_51
                                                                          ? 3'h0
                                                                          : _res_T_53
                                                                              ? 3'h1
                                                                              : _res_T_55
                                                                                  ? 3'h0
                                                                                  : _res_T_57
                                                                                      ? 3'h1
                                                                                      : _GEN_11
                                                                                          ? 3'h2
                                                                                          : _GEN_10
                                                                                              ? 3'h6
                                                                                              : _res_T_75
                                                                                                | _res_T_77
                                                                                                  ? 3'h5
                                                                                                  : _res_T_79
                                                                                                    | _res_T_81
                                                                                                    | _GEN_9
                                                                                                      ? 3'h0
                                                                                                      : _GEN_8
                                                                                                          ? 3'h7
                                                                                                          : {1'h0,
                                                                                                             _GEN_7,
                                                                                                             1'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_12 = _res_T_55 | _res_T_57;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_13 =
    _res_T_31 | _res_T_33 | _res_T_35 | _res_T_37 | _res_T_39 | _res_T_41 | _res_T_43
    | _res_T_45 | _res_T_47 | _res_T_49 | _res_T_51 | _res_T_53 | _GEN_12;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_14 = _res_T_27 | _res_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_15 = _res_T_19 | _res_T_21;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _io_instInfo_imm_T_26 = res_1 == 3'h1;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33
  wire             _io_instInfo_imm_T_28 = res_1 == 3'h2;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33
  wire             _io_instInfo_imm_T_30 = res_1 == 3'h3;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33
  wire             _GEN_16 = _io_instInfo_imm_T_30 | _io_instInfo_imm_T_28;	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33
  wire             _io_instInfo_imm_T_34 = res_1 == 3'h6;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33
  wire             _io_instInfo_imm_T_36 = res_1 == 3'h4;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33
  wire [7:0][31:0] _GEN_17 =
    {{32'h0},
     {{{16{io_rawInst[15]}}, io_rawInst[15:0]}},
     {{{6{io_rawInst[25]}}, io_rawInst[25:0]}},
     {{io_rawInst[15:0], 16'h0}},
     {{16'h0, io_rawInst[15:0]}},
     {{{16{io_rawInst[15]}}, io_rawInst[15:0]}},
     {{27'h0, io_rawInst[10:6]}},
     {{21'h0, io_rawInst[10:0]}}};	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:101:33, :131:38, :144:39, :146:32, :147:32, :148:34, :150:34, src/main/scala/cpu/utils/Functions.scala:12:{15,20,38}, :16:{15,20}, :20:8
  assign io_instInfo_wb =
    ~_res_T_1
    & (_res_T_3 | _res_T_5 | _res_T_7 | _res_T_9 | _res_T_11 | _res_T_13 | _res_T_15
       | _res_T_17 | _res_T_19 | _res_T_21 | _res_T_23 | _res_T_25 | ~_GEN_14
       & (_GEN_13 | ~_GEN_11
          & (_GEN_10 | ~_res_T_75
             & (_res_T_77 | ~_res_T_79
                & (_res_T_81 | _res_T_83 | _res_T_85 | ~(_res_T_87 | _res_T_89 | _GEN_8)
                   & (_res_T_95 | _res_T_97 | _res_T_99 | _res_T_101 | _res_T_103
                      | _res_T_105 | _res_T_107
                      | ~(_res_T_109 | _res_T_111 | _res_T_113 | _res_T_115 | _res_T_117
                          | _res_T_119) & _res_T_247))))));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7
  assign io_instInfo_fu =
    _res_T_1
      ? 4'h0
      : _res_T_3 | _res_T_5 | _res_T_7 | _res_T_9 | _res_T_11 | _res_T_13 | _res_T_15
        | _res_T_17 | _GEN_15
          ? 4'h1
          : _res_T_23 | _res_T_25 | _GEN_14
              ? 4'h4
              : _GEN_13
                  ? 4'h1
                  : _res_T_59 | _res_T_61 | _res_T_63 | _res_T_65 | _res_T_67 | _res_T_69
                    | _GEN_10
                      ? 4'h2
                      : _res_T_75 | _res_T_77 | _res_T_79 | _res_T_81
                          ? 4'h3
                          : _GEN_9
                              ? 4'h5
                              : _GEN_8
                                  ? 4'h7
                                  : _GEN_7
                                      ? 4'h6
                                      : _res_T_119 | _res_T_247 | _res_T_124
                                          ? 4'h7
                                          : 4'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7
  assign io_instInfo_fuop =
    _res_T_1
      ? 4'h0
      : _res_T_3 | _res_T_5
          ? 4'hE
          : _res_T_7 | _res_T_9
              ? 4'h2
              : _res_T_11
                  ? 4'hF
                  : _res_T_13
                      ? 4'h3
                      : _res_T_15 | _res_T_17
                          ? 4'hD
                          : _GEN_15
                              ? 4'h5
                              : _res_T_23
                                  ? 4'hA
                                  : _res_T_25
                                      ? 4'h2
                                      : _res_T_27
                                          ? 4'h9
                                          : _res_T_29
                                              ? 4'h1
                                              : _res_T_31 | _res_T_33
                                                  ? 4'h4
                                                  : _res_T_35
                                                      ? 4'h7
                                                      : _res_T_37
                                                          ? 4'h6
                                                          : _res_T_39 | _res_T_41
                                                              ? 4'h7
                                                              : _res_T_43 | _res_T_45
                                                                  ? 4'h8
                                                                  : _res_T_47 | _res_T_49
                                                                      ? 4'h9
                                                                      : _res_T_51
                                                                        | _res_T_53
                                                                          ? 4'hB
                                                                          : _GEN_12
                                                                              ? 4'hA
                                                                              : _res_T_59
                                                                                  ? 4'h1
                                                                                  : _res_T_61
                                                                                      ? 4'h2
                                                                                      : _res_T_63
                                                                                          ? 4'h3
                                                                                          : _res_T_65
                                                                                              ? 4'h4
                                                                                              : _res_T_67
                                                                                                  ? 4'h5
                                                                                                  : _res_T_69
                                                                                                      ? 4'h6
                                                                                                      : _res_T_71
                                                                                                          ? 4'hE
                                                                                                          : _res_T_73
                                                                                                              ? 4'hB
                                                                                                              : _res_T_75
                                                                                                                  ? 4'h1
                                                                                                                  : _res_T_77
                                                                                                                      ? 4'h9
                                                                                                                      : _res_T_79
                                                                                                                          ? 4'h5
                                                                                                                          : _res_T_81
                                                                                                                              ? 4'hD
                                                                                                                              : _res_T_83
                                                                                                                                  ? 4'hA
                                                                                                                                  : _res_T_85
                                                                                                                                      ? 4'h8
                                                                                                                                      : _res_T_87
                                                                                                                                          ? 4'hB
                                                                                                                                          : _res_T_89
                                                                                                                                              ? 4'h9
                                                                                                                                              : _res_T_91
                                                                                                                                                  ? 4'h1
                                                                                                                                                  : _res_T_93
                                                                                                                                                      ? 4'h2
                                                                                                                                                      : _res_T_95
                                                                                                                                                          ? 4'h4
                                                                                                                                                          : _res_T_97
                                                                                                                                                              ? 4'h5
                                                                                                                                                              : _res_T_99
                                                                                                                                                                  ? 4'h6
                                                                                                                                                                  : _res_T_101
                                                                                                                                                                      ? 4'h7
                                                                                                                                                                      : _res_T_103
                                                                                                                                                                          ? 4'h3
                                                                                                                                                                          : _res_T_105
                                                                                                                                                                              ? 4'h1
                                                                                                                                                                              : _res_T_107
                                                                                                                                                                                  ? 4'h2
                                                                                                                                                                                  : _res_T_109
                                                                                                                                                                                      ? 4'h8
                                                                                                                                                                                      : _res_T_111
                                                                                                                                                                                          ? 4'h9
                                                                                                                                                                                          : _res_T_113
                                                                                                                                                                                              ? 4'hA
                                                                                                                                                                                              : _res_T_115
                                                                                                                                                                                                  ? 4'hB
                                                                                                                                                                                                  : _res_T_117
                                                                                                                                                                                                      ? 4'hC
                                                                                                                                                                                                      : {1'h0,
                                                                                                                                                                                                         _res_T_119
                                                                                                                                                                                                           ? 3'h3
                                                                                                                                                                                                           : _res_T_247
                                                                                                                                                                                                               ? 3'h4
                                                                                                                                                                                                               : _res_T_124
                                                                                                                                                                                                                   ? 3'h5
                                                                                                                                                                                                                   : 3'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7
  assign io_instInfo_rd =
    res_1 == 3'h5 | _io_instInfo_imm_T_34
      ? 5'h1F
      : _io_instInfo_imm_T_36 | _GEN_16
          ? io_rawInst[20:16]
          : _io_instInfo_imm_T_26 | res_1 == 3'h0 ? io_rawInst[15:11] : 5'h0;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :101:33, :130:20, :131:38, :133:21
  assign io_instInfo_op1 =
    ~(_io_instInfo_imm_T_36 | _io_instInfo_imm_T_34 | _GEN_16) & _io_instInfo_imm_T_26;	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :101:33
  assign io_instInfo_op2 =
    _io_instInfo_imm_T_36 | _io_instInfo_imm_T_30 | _io_instInfo_imm_T_28;	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :101:33, :111:33
  assign io_instInfo_imm = _GEN_17[res_1];	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :101:33, :131:38, :144:39
  assign io_rsaddr = io_rawInst[25:21];	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :129:20
  assign io_rtaddr = io_rawInst[20:16];	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :130:20
  assign io_isex =
    ~(_res_T_1 | _res_T_3 | _res_T_5 | _res_T_7 | _res_T_9 | _res_T_11 | _res_T_13
      | _res_T_15 | _res_T_17 | _res_T_19 | _res_T_21 | _res_T_23 | _res_T_25 | _res_T_27
      | _res_T_29 | _res_T_31 | _res_T_33 | _res_T_35 | _res_T_37 | _res_T_39 | _res_T_41
      | _res_T_43 | _res_T_45 | _res_T_47 | _res_T_49 | _res_T_51 | _res_T_53 | _res_T_55
      | _res_T_57 | _res_T_59 | _res_T_61 | _res_T_63 | _res_T_65 | _res_T_67 | _res_T_69
      | _res_T_71 | _res_T_73 | _res_T_75 | _res_T_77 | _res_T_79 | _res_T_81 | _res_T_83
      | _res_T_85 | _res_T_87 | _res_T_89 | _res_T_91 | _res_T_93 | _res_T_95 | _res_T_97
      | _res_T_99 | _res_T_101 | _res_T_103 | _res_T_105 | _res_T_107 | _res_T_109
      | _res_T_111 | _res_T_113 | _res_T_115 | _res_T_117 | _res_T_119 | _res_T_247
      | _res_T_124);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:7, :156:14
endmodule

module RegFile(	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
                io_wb_wen,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
  input  [31:0] io_wb_wdata,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
  input  [4:0]  io_wb_waddr,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
                io_rsaddr,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
                io_rtaddr,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
  output [31:0] io_rsdata,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
                io_rtdata	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:10:14
);

  reg  [31:0]       reg_0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_1;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_2;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_3;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_4;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_5;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_6;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_7;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_8;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_9;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_10;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_11;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_12;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_13;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_14;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_15;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_16;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_17;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_18;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_19;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_20;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_21;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_22;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_23;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_24;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_25;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_26;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_27;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_28;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_29;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_30;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  reg  [31:0]       reg_31;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
  wire [31:0][31:0] _GEN =
    {{reg_31},
     {reg_30},
     {reg_29},
     {reg_28},
     {reg_27},
     {reg_26},
     {reg_25},
     {reg_24},
     {reg_23},
     {reg_22},
     {reg_21},
     {reg_20},
     {reg_19},
     {reg_18},
     {reg_17},
     {reg_16},
     {reg_15},
     {reg_14},
     {reg_13},
     {reg_12},
     {reg_11},
     {reg_10},
     {reg_9},
     {reg_8},
     {reg_7},
     {reg_6},
     {reg_5},
     {reg_4},
     {reg_3},
     {reg_2},
     {reg_1},
     {reg_0}};	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20, :18:13
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      reg_0 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_1 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_2 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_3 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_4 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_5 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_6 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_7 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_8 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_9 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_10 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_11 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_12 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_13 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_14 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_15 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_16 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_17 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_18 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_19 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_20 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_21 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_22 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_23 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_24 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_25 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_26 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_27 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_28 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_29 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_30 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
      reg_31 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:{20,28}
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      if (io_wb_wen & io_wb_waddr == 5'h0)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_0 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h1)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_1 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h2)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_2 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h3)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_3 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h4)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_4 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h5)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_5 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h6)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_6 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h7)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_7 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h8)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_8 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h9)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_9 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'hA)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_10 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'hB)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_11 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'hC)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_12 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'hD)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_13 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'hE)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_14 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'hF)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_15 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h10)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_16 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h11)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_17 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h12)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_18 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h13)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_19 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h14)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_20 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h15)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_21 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h16)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_22 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h17)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_23 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h18)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_24 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h19)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_25 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h1A)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_26 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h1B)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_27 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h1C)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_28 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h1D)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_29 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & io_wb_waddr == 5'h1E)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20, :20:19, :21:22
        reg_30 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
      if (io_wb_wen & (&io_wb_waddr))	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20, :20:19, :21:22
        reg_31 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:17:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
        end	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
        reg_0 = _RANDOM[5'h0];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_1 = _RANDOM[5'h1];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_2 = _RANDOM[5'h2];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_3 = _RANDOM[5'h3];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_4 = _RANDOM[5'h4];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_5 = _RANDOM[5'h5];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_6 = _RANDOM[5'h6];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_7 = _RANDOM[5'h7];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_8 = _RANDOM[5'h8];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_9 = _RANDOM[5'h9];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_10 = _RANDOM[5'hA];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_11 = _RANDOM[5'hB];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_12 = _RANDOM[5'hC];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_13 = _RANDOM[5'hD];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_14 = _RANDOM[5'hE];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_15 = _RANDOM[5'hF];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_16 = _RANDOM[5'h10];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_17 = _RANDOM[5'h11];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_18 = _RANDOM[5'h12];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_19 = _RANDOM[5'h13];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_20 = _RANDOM[5'h14];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_21 = _RANDOM[5'h15];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_22 = _RANDOM[5'h16];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_23 = _RANDOM[5'h17];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_24 = _RANDOM[5'h18];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_25 = _RANDOM[5'h19];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_26 = _RANDOM[5'h1A];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_27 = _RANDOM[5'h1B];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_28 = _RANDOM[5'h1C];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_29 = _RANDOM[5'h1D];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_30 = _RANDOM[5'h1E];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
        reg_31 = _RANDOM[5'h1F];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :17:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rsdata = _GEN[io_rsaddr];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :18:13
  assign io_rtdata = _GEN[io_rtaddr];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:7, :18:13, :19:13
endmodule

module JumpCtrl(	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:7
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
                io_regData,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
                io_pc,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
  output        io_isex,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
                io_out_jwen,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
  output [31:0] io_out_jwaddr	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:10:14
);

  wire [31:0] io_out_jwaddr_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:24:23
  wire        valid = io_inst_fu == 4'h3;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:18:27
  wire        io_isex_0 = valid & (|(io_out_jwaddr_0[1:0]));	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:18:27, :22:{26,42,49}, :24:23
  assign io_out_jwaddr_0 =
    io_inst_fuop[2] ? io_regData : {io_pc[31:28], io_inst_imm[25:0], 2'h0};	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:19:{19,32,55,60}, :20:29, :24:23
  assign io_isex = io_isex_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:7, :22:26
  assign io_out_jwen = valid & ~io_ctrl_ex & ~io_isex_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:7, :18:27, :22:26, :23:{29,41,44}
  assign io_out_jwaddr = io_out_jwaddr_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:7, :24:23
endmodule

module BranchPredict(	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
                io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
                io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
  input  [31:0] io_pc,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
                io_inst,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
  input         io_isb,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
  output        io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
  output [31:0] io_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
  input         io_bres_isb,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
                io_bres_bwen,	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
  input  [5:0]  io_bres_index	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:18:14
);

  reg  [1:0]       pht_0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_1;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_3;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_4;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_5;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_6;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_7;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_8;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_9;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_10;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_11;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_12;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_13;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_14;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_15;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_16;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_17;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_18;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_19;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_20;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_21;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_22;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_23;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_24;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_25;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_26;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_27;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_28;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_29;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_30;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_31;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_32;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_33;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_34;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_35;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_36;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_37;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_38;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_39;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_40;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_41;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_42;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_43;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_44;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_45;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_46;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_47;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_48;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_49;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_50;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_51;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_52;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_53;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_54;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_55;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_56;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_57;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_58;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_59;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_60;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_61;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_62;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [1:0]       pht_63;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20
  reg  [5:0]       bht_0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_1;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_3;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_4;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_5;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_6;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_7;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_8;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_9;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_10;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_11;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_12;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_13;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_14;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_15;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_16;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_17;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_18;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_19;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_20;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_21;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_22;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_23;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_24;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_25;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_26;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_27;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_28;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_29;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_30;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_31;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_32;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_33;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_34;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_35;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_36;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_37;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_38;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_39;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_40;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_41;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_42;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_43;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_44;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_45;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_46;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_47;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_48;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_49;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_50;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_51;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_52;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_53;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_54;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_55;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_56;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_57;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_58;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_59;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_60;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_61;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_62;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  reg  [5:0]       bht_63;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20
  wire [63:0][5:0] _GEN =
    {{bht_63},
     {bht_62},
     {bht_61},
     {bht_60},
     {bht_59},
     {bht_58},
     {bht_57},
     {bht_56},
     {bht_55},
     {bht_54},
     {bht_53},
     {bht_52},
     {bht_51},
     {bht_50},
     {bht_49},
     {bht_48},
     {bht_47},
     {bht_46},
     {bht_45},
     {bht_44},
     {bht_43},
     {bht_42},
     {bht_41},
     {bht_40},
     {bht_39},
     {bht_38},
     {bht_37},
     {bht_36},
     {bht_35},
     {bht_34},
     {bht_33},
     {bht_32},
     {bht_31},
     {bht_30},
     {bht_29},
     {bht_28},
     {bht_27},
     {bht_26},
     {bht_25},
     {bht_24},
     {bht_23},
     {bht_22},
     {bht_21},
     {bht_20},
     {bht_19},
     {bht_18},
     {bht_17},
     {bht_16},
     {bht_15},
     {bht_14},
     {bht_13},
     {bht_12},
     {bht_11},
     {bht_10},
     {bht_9},
     {bht_8},
     {bht_7},
     {bht_6},
     {bht_5},
     {bht_4},
     {bht_3},
     {bht_2},
     {bht_1},
     {bht_0}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, src/main/scala/cpu/utils/Functions.scala:29:13
  wire [63:0][1:0] _GEN_0 =
    {{pht_63},
     {pht_62},
     {pht_61},
     {pht_60},
     {pht_59},
     {pht_58},
     {pht_57},
     {pht_56},
     {pht_55},
     {pht_54},
     {pht_53},
     {pht_52},
     {pht_51},
     {pht_50},
     {pht_49},
     {pht_48},
     {pht_47},
     {pht_46},
     {pht_45},
     {pht_44},
     {pht_43},
     {pht_42},
     {pht_41},
     {pht_40},
     {pht_39},
     {pht_38},
     {pht_37},
     {pht_36},
     {pht_35},
     {pht_34},
     {pht_33},
     {pht_32},
     {pht_31},
     {pht_30},
     {pht_29},
     {pht_28},
     {pht_27},
     {pht_26},
     {pht_25},
     {pht_24},
     {pht_23},
     {pht_22},
     {pht_21},
     {pht_20},
     {pht_19},
     {pht_18},
     {pht_17},
     {pht_16},
     {pht_15},
     {pht_14},
     {pht_13},
     {pht_12},
     {pht_11},
     {pht_10},
     {pht_9},
     {pht_8},
     {pht_7},
     {pht_6},
     {pht_5},
     {pht_4},
     {pht_3},
     {pht_2},
     {pht_1},
     {pht_0}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      pht_0 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_1 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_2 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_3 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_4 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_5 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_6 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_7 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_8 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_9 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_10 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_11 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_12 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_13 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_14 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_15 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_16 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_17 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_18 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_19 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_20 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_21 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_22 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_23 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_24 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_25 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_26 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_27 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_28 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_29 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_30 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_31 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_32 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_33 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_34 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_35 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_36 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_37 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_38 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_39 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_40 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_41 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_42 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_43 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_44 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_45 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_46 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_47 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_48 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_49 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_50 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_51 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_52 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_53 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_54 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_55 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_56 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_57 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_58 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_59 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_60 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_61 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_62 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      pht_63 <= 2'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}
      bht_0 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_1 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_2 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_3 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_4 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_5 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_6 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_7 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_8 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_9 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_10 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_11 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_12 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_13 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_14 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_15 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_16 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_17 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_18 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_19 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_20 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_21 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_22 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_23 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_24 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_25 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_26 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_27 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_28 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_29 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_30 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_31 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_32 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_33 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_34 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_35 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_36 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_37 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_38 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_39 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_40 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_41 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_42 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_43 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_44 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_45 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_46 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_47 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_48 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_49 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_50 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_51 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_52 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_53 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_54 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_55 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_56 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_57 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_58 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_59 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_60 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_61 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_62 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
      bht_63 <= 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      automatic logic       _GEN_1 = io_bres_isb & ~io_ctrl_stall & ~io_ctrl_cache_iStall;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:31:{23,38,41}
      automatic logic [5:0] _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11
      _GEN_2 = {1'h0, _GEN[io_bres_index][4:1], io_bres_bwen};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:31:23, :38:11, src/main/scala/cpu/utils/Functions.scala:29:13
      if (_GEN_1) begin	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:31:38
        automatic logic [1:0]      _GEN_3 = _GEN_0[_GEN[io_bres_index]];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_4 = _GEN[io_bres_index] == 6'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:28, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_5 = _GEN[io_bres_index] == 6'h1;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_6 = _GEN[io_bres_index] == 6'h2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_7 = _GEN[io_bres_index] == 6'h3;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_8 = _GEN[io_bres_index] == 6'h4;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_9 = _GEN[io_bres_index] == 6'h5;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_10 = _GEN[io_bres_index] == 6'h6;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_11 = _GEN[io_bres_index] == 6'h7;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_12 = _GEN[io_bres_index] == 6'h8;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_13 = _GEN[io_bres_index] == 6'h9;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_14 = _GEN[io_bres_index] == 6'hA;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_15 = _GEN[io_bres_index] == 6'hB;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_16 = _GEN[io_bres_index] == 6'hC;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_17 = _GEN[io_bres_index] == 6'hD;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_18 = _GEN[io_bres_index] == 6'hE;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_19 = _GEN[io_bres_index] == 6'hF;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_20 = _GEN[io_bres_index] == 6'h10;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_21 = _GEN[io_bres_index] == 6'h11;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_22 = _GEN[io_bres_index] == 6'h12;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_23 = _GEN[io_bres_index] == 6'h13;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_24 = _GEN[io_bres_index] == 6'h14;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_25 = _GEN[io_bres_index] == 6'h15;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_26 = _GEN[io_bres_index] == 6'h16;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_27 = _GEN[io_bres_index] == 6'h17;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_28 = _GEN[io_bres_index] == 6'h18;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_29 = _GEN[io_bres_index] == 6'h19;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_30 = _GEN[io_bres_index] == 6'h1A;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_31 = _GEN[io_bres_index] == 6'h1B;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_32 = _GEN[io_bres_index] == 6'h1C;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_33 = _GEN[io_bres_index] == 6'h1D;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_34 = _GEN[io_bres_index] == 6'h1E;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_35 = _GEN[io_bres_index] == 6'h1F;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_36 = _GEN[io_bres_index] == 6'h20;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_37 = _GEN[io_bres_index] == 6'h21;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_38 = _GEN[io_bres_index] == 6'h22;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_39 = _GEN[io_bres_index] == 6'h23;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_40 = _GEN[io_bres_index] == 6'h24;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_41 = _GEN[io_bres_index] == 6'h25;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_42 = _GEN[io_bres_index] == 6'h26;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_43 = _GEN[io_bres_index] == 6'h27;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_44 = _GEN[io_bres_index] == 6'h28;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_45 = _GEN[io_bres_index] == 6'h29;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_46 = _GEN[io_bres_index] == 6'h2A;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_47 = _GEN[io_bres_index] == 6'h2B;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_48 = _GEN[io_bres_index] == 6'h2C;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_49 = _GEN[io_bres_index] == 6'h2D;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_50 = _GEN[io_bres_index] == 6'h2E;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_51 = _GEN[io_bres_index] == 6'h2F;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_52 = _GEN[io_bres_index] == 6'h30;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_53 = _GEN[io_bres_index] == 6'h31;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_54 = _GEN[io_bres_index] == 6'h32;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_55 = _GEN[io_bres_index] == 6'h33;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_56 = _GEN[io_bres_index] == 6'h34;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_57 = _GEN[io_bres_index] == 6'h35;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_58 = _GEN[io_bres_index] == 6'h36;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_59 = _GEN[io_bres_index] == 6'h37;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_60 = _GEN[io_bres_index] == 6'h38;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_61 = _GEN[io_bres_index] == 6'h39;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_62 = _GEN[io_bres_index] == 6'h3A;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_63 = _GEN[io_bres_index] == 6'h3B;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_64 = _GEN[io_bres_index] == 6'h3C;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_65 = _GEN[io_bres_index] == 6'h3D;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic            _GEN_66 = _GEN[io_bres_index] == 6'h3E;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:38:11, :42:17, src/main/scala/cpu/utils/Functions.scala:29:13
        automatic logic [1:0]      _GEN_67 = {1'h1, ~io_bres_bwen};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :42:17, :44:17, :51:17
        automatic logic [1:0]      _GEN_68 = io_bres_bwen ? 2'h2 : 2'h1;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:{20,28}, :42:17, :51:17
        automatic logic [1:0]      _GEN_69 = {2{io_bres_bwen}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :44:17, :58:17
        automatic logic            _GEN_70 = _GEN_3 == 2'h0;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :75:46
        automatic logic [1:0]      _GEN_71 = {1'h0, io_bres_bwen};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :31:23, :51:17, :58:17
        automatic logic [3:0][1:0] _GEN_72;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_73;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_74;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_75;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_76;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_77;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_78;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_79;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_80;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_81;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_82;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_83;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_84;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_85;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_86;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_87;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_88;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_89;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_90;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_91;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_92;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_93;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_94;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_95;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_96;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_97;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_98;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_99;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_100;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_101;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_102;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_103;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_104;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_105;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_106;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_107;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_108;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_109;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_110;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_111;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_112;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_113;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_114;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_115;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_116;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_117;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_118;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_119;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_120;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_121;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_122;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_123;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_124;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_125;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_126;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_127;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_128;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_129;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_130;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_131;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_132;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_133;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_134;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        automatic logic [3:0][1:0] _GEN_135;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:39:19, :41:20, :48:20, :55:20
        _GEN_72 =
          {{_GEN_4 ? _GEN_68 : pht_0},
           {_GEN_4 ? _GEN_67 : pht_0},
           {_GEN_4 ? _GEN_69 : pht_0},
           {_GEN_70 & _GEN_4 ? _GEN_71 : pht_0}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_0 <= _GEN_72[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_73 =
          {{_GEN_5 ? _GEN_68 : pht_1},
           {_GEN_5 ? _GEN_67 : pht_1},
           {_GEN_5 ? _GEN_69 : pht_1},
           {_GEN_70 & _GEN_5 ? _GEN_71 : pht_1}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_1 <= _GEN_73[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_74 =
          {{_GEN_6 ? _GEN_68 : pht_2},
           {_GEN_6 ? _GEN_67 : pht_2},
           {_GEN_6 ? _GEN_69 : pht_2},
           {_GEN_70 & _GEN_6 ? _GEN_71 : pht_2}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_2 <= _GEN_74[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_75 =
          {{_GEN_7 ? _GEN_68 : pht_3},
           {_GEN_7 ? _GEN_67 : pht_3},
           {_GEN_7 ? _GEN_69 : pht_3},
           {_GEN_70 & _GEN_7 ? _GEN_71 : pht_3}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_3 <= _GEN_75[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_76 =
          {{_GEN_8 ? _GEN_68 : pht_4},
           {_GEN_8 ? _GEN_67 : pht_4},
           {_GEN_8 ? _GEN_69 : pht_4},
           {_GEN_70 & _GEN_8 ? _GEN_71 : pht_4}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_4 <= _GEN_76[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_77 =
          {{_GEN_9 ? _GEN_68 : pht_5},
           {_GEN_9 ? _GEN_67 : pht_5},
           {_GEN_9 ? _GEN_69 : pht_5},
           {_GEN_70 & _GEN_9 ? _GEN_71 : pht_5}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_5 <= _GEN_77[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_78 =
          {{_GEN_10 ? _GEN_68 : pht_6},
           {_GEN_10 ? _GEN_67 : pht_6},
           {_GEN_10 ? _GEN_69 : pht_6},
           {_GEN_70 & _GEN_10 ? _GEN_71 : pht_6}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_6 <= _GEN_78[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_79 =
          {{_GEN_11 ? _GEN_68 : pht_7},
           {_GEN_11 ? _GEN_67 : pht_7},
           {_GEN_11 ? _GEN_69 : pht_7},
           {_GEN_70 & _GEN_11 ? _GEN_71 : pht_7}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_7 <= _GEN_79[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_80 =
          {{_GEN_12 ? _GEN_68 : pht_8},
           {_GEN_12 ? _GEN_67 : pht_8},
           {_GEN_12 ? _GEN_69 : pht_8},
           {_GEN_70 & _GEN_12 ? _GEN_71 : pht_8}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_8 <= _GEN_80[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_81 =
          {{_GEN_13 ? _GEN_68 : pht_9},
           {_GEN_13 ? _GEN_67 : pht_9},
           {_GEN_13 ? _GEN_69 : pht_9},
           {_GEN_70 & _GEN_13 ? _GEN_71 : pht_9}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_9 <= _GEN_81[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_82 =
          {{_GEN_14 ? _GEN_68 : pht_10},
           {_GEN_14 ? _GEN_67 : pht_10},
           {_GEN_14 ? _GEN_69 : pht_10},
           {_GEN_70 & _GEN_14 ? _GEN_71 : pht_10}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_10 <= _GEN_82[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_83 =
          {{_GEN_15 ? _GEN_68 : pht_11},
           {_GEN_15 ? _GEN_67 : pht_11},
           {_GEN_15 ? _GEN_69 : pht_11},
           {_GEN_70 & _GEN_15 ? _GEN_71 : pht_11}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_11 <= _GEN_83[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_84 =
          {{_GEN_16 ? _GEN_68 : pht_12},
           {_GEN_16 ? _GEN_67 : pht_12},
           {_GEN_16 ? _GEN_69 : pht_12},
           {_GEN_70 & _GEN_16 ? _GEN_71 : pht_12}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_12 <= _GEN_84[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_85 =
          {{_GEN_17 ? _GEN_68 : pht_13},
           {_GEN_17 ? _GEN_67 : pht_13},
           {_GEN_17 ? _GEN_69 : pht_13},
           {_GEN_70 & _GEN_17 ? _GEN_71 : pht_13}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_13 <= _GEN_85[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_86 =
          {{_GEN_18 ? _GEN_68 : pht_14},
           {_GEN_18 ? _GEN_67 : pht_14},
           {_GEN_18 ? _GEN_69 : pht_14},
           {_GEN_70 & _GEN_18 ? _GEN_71 : pht_14}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_14 <= _GEN_86[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_87 =
          {{_GEN_19 ? _GEN_68 : pht_15},
           {_GEN_19 ? _GEN_67 : pht_15},
           {_GEN_19 ? _GEN_69 : pht_15},
           {_GEN_70 & _GEN_19 ? _GEN_71 : pht_15}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_15 <= _GEN_87[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_88 =
          {{_GEN_20 ? _GEN_68 : pht_16},
           {_GEN_20 ? _GEN_67 : pht_16},
           {_GEN_20 ? _GEN_69 : pht_16},
           {_GEN_70 & _GEN_20 ? _GEN_71 : pht_16}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_16 <= _GEN_88[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_89 =
          {{_GEN_21 ? _GEN_68 : pht_17},
           {_GEN_21 ? _GEN_67 : pht_17},
           {_GEN_21 ? _GEN_69 : pht_17},
           {_GEN_70 & _GEN_21 ? _GEN_71 : pht_17}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_17 <= _GEN_89[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_90 =
          {{_GEN_22 ? _GEN_68 : pht_18},
           {_GEN_22 ? _GEN_67 : pht_18},
           {_GEN_22 ? _GEN_69 : pht_18},
           {_GEN_70 & _GEN_22 ? _GEN_71 : pht_18}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_18 <= _GEN_90[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_91 =
          {{_GEN_23 ? _GEN_68 : pht_19},
           {_GEN_23 ? _GEN_67 : pht_19},
           {_GEN_23 ? _GEN_69 : pht_19},
           {_GEN_70 & _GEN_23 ? _GEN_71 : pht_19}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_19 <= _GEN_91[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_92 =
          {{_GEN_24 ? _GEN_68 : pht_20},
           {_GEN_24 ? _GEN_67 : pht_20},
           {_GEN_24 ? _GEN_69 : pht_20},
           {_GEN_70 & _GEN_24 ? _GEN_71 : pht_20}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_20 <= _GEN_92[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_93 =
          {{_GEN_25 ? _GEN_68 : pht_21},
           {_GEN_25 ? _GEN_67 : pht_21},
           {_GEN_25 ? _GEN_69 : pht_21},
           {_GEN_70 & _GEN_25 ? _GEN_71 : pht_21}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_21 <= _GEN_93[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_94 =
          {{_GEN_26 ? _GEN_68 : pht_22},
           {_GEN_26 ? _GEN_67 : pht_22},
           {_GEN_26 ? _GEN_69 : pht_22},
           {_GEN_70 & _GEN_26 ? _GEN_71 : pht_22}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_22 <= _GEN_94[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_95 =
          {{_GEN_27 ? _GEN_68 : pht_23},
           {_GEN_27 ? _GEN_67 : pht_23},
           {_GEN_27 ? _GEN_69 : pht_23},
           {_GEN_70 & _GEN_27 ? _GEN_71 : pht_23}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_23 <= _GEN_95[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_96 =
          {{_GEN_28 ? _GEN_68 : pht_24},
           {_GEN_28 ? _GEN_67 : pht_24},
           {_GEN_28 ? _GEN_69 : pht_24},
           {_GEN_70 & _GEN_28 ? _GEN_71 : pht_24}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_24 <= _GEN_96[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_97 =
          {{_GEN_29 ? _GEN_68 : pht_25},
           {_GEN_29 ? _GEN_67 : pht_25},
           {_GEN_29 ? _GEN_69 : pht_25},
           {_GEN_70 & _GEN_29 ? _GEN_71 : pht_25}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_25 <= _GEN_97[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_98 =
          {{_GEN_30 ? _GEN_68 : pht_26},
           {_GEN_30 ? _GEN_67 : pht_26},
           {_GEN_30 ? _GEN_69 : pht_26},
           {_GEN_70 & _GEN_30 ? _GEN_71 : pht_26}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_26 <= _GEN_98[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_99 =
          {{_GEN_31 ? _GEN_68 : pht_27},
           {_GEN_31 ? _GEN_67 : pht_27},
           {_GEN_31 ? _GEN_69 : pht_27},
           {_GEN_70 & _GEN_31 ? _GEN_71 : pht_27}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_27 <= _GEN_99[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_100 =
          {{_GEN_32 ? _GEN_68 : pht_28},
           {_GEN_32 ? _GEN_67 : pht_28},
           {_GEN_32 ? _GEN_69 : pht_28},
           {_GEN_70 & _GEN_32 ? _GEN_71 : pht_28}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_28 <= _GEN_100[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_101 =
          {{_GEN_33 ? _GEN_68 : pht_29},
           {_GEN_33 ? _GEN_67 : pht_29},
           {_GEN_33 ? _GEN_69 : pht_29},
           {_GEN_70 & _GEN_33 ? _GEN_71 : pht_29}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_29 <= _GEN_101[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_102 =
          {{_GEN_34 ? _GEN_68 : pht_30},
           {_GEN_34 ? _GEN_67 : pht_30},
           {_GEN_34 ? _GEN_69 : pht_30},
           {_GEN_70 & _GEN_34 ? _GEN_71 : pht_30}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_30 <= _GEN_102[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_103 =
          {{_GEN_35 ? _GEN_68 : pht_31},
           {_GEN_35 ? _GEN_67 : pht_31},
           {_GEN_35 ? _GEN_69 : pht_31},
           {_GEN_70 & _GEN_35 ? _GEN_71 : pht_31}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_31 <= _GEN_103[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_104 =
          {{_GEN_36 ? _GEN_68 : pht_32},
           {_GEN_36 ? _GEN_67 : pht_32},
           {_GEN_36 ? _GEN_69 : pht_32},
           {_GEN_70 & _GEN_36 ? _GEN_71 : pht_32}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_32 <= _GEN_104[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_105 =
          {{_GEN_37 ? _GEN_68 : pht_33},
           {_GEN_37 ? _GEN_67 : pht_33},
           {_GEN_37 ? _GEN_69 : pht_33},
           {_GEN_70 & _GEN_37 ? _GEN_71 : pht_33}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_33 <= _GEN_105[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_106 =
          {{_GEN_38 ? _GEN_68 : pht_34},
           {_GEN_38 ? _GEN_67 : pht_34},
           {_GEN_38 ? _GEN_69 : pht_34},
           {_GEN_70 & _GEN_38 ? _GEN_71 : pht_34}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_34 <= _GEN_106[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_107 =
          {{_GEN_39 ? _GEN_68 : pht_35},
           {_GEN_39 ? _GEN_67 : pht_35},
           {_GEN_39 ? _GEN_69 : pht_35},
           {_GEN_70 & _GEN_39 ? _GEN_71 : pht_35}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_35 <= _GEN_107[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_108 =
          {{_GEN_40 ? _GEN_68 : pht_36},
           {_GEN_40 ? _GEN_67 : pht_36},
           {_GEN_40 ? _GEN_69 : pht_36},
           {_GEN_70 & _GEN_40 ? _GEN_71 : pht_36}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_36 <= _GEN_108[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_109 =
          {{_GEN_41 ? _GEN_68 : pht_37},
           {_GEN_41 ? _GEN_67 : pht_37},
           {_GEN_41 ? _GEN_69 : pht_37},
           {_GEN_70 & _GEN_41 ? _GEN_71 : pht_37}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_37 <= _GEN_109[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_110 =
          {{_GEN_42 ? _GEN_68 : pht_38},
           {_GEN_42 ? _GEN_67 : pht_38},
           {_GEN_42 ? _GEN_69 : pht_38},
           {_GEN_70 & _GEN_42 ? _GEN_71 : pht_38}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_38 <= _GEN_110[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_111 =
          {{_GEN_43 ? _GEN_68 : pht_39},
           {_GEN_43 ? _GEN_67 : pht_39},
           {_GEN_43 ? _GEN_69 : pht_39},
           {_GEN_70 & _GEN_43 ? _GEN_71 : pht_39}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_39 <= _GEN_111[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_112 =
          {{_GEN_44 ? _GEN_68 : pht_40},
           {_GEN_44 ? _GEN_67 : pht_40},
           {_GEN_44 ? _GEN_69 : pht_40},
           {_GEN_70 & _GEN_44 ? _GEN_71 : pht_40}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_40 <= _GEN_112[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_113 =
          {{_GEN_45 ? _GEN_68 : pht_41},
           {_GEN_45 ? _GEN_67 : pht_41},
           {_GEN_45 ? _GEN_69 : pht_41},
           {_GEN_70 & _GEN_45 ? _GEN_71 : pht_41}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_41 <= _GEN_113[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_114 =
          {{_GEN_46 ? _GEN_68 : pht_42},
           {_GEN_46 ? _GEN_67 : pht_42},
           {_GEN_46 ? _GEN_69 : pht_42},
           {_GEN_70 & _GEN_46 ? _GEN_71 : pht_42}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_42 <= _GEN_114[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_115 =
          {{_GEN_47 ? _GEN_68 : pht_43},
           {_GEN_47 ? _GEN_67 : pht_43},
           {_GEN_47 ? _GEN_69 : pht_43},
           {_GEN_70 & _GEN_47 ? _GEN_71 : pht_43}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_43 <= _GEN_115[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_116 =
          {{_GEN_48 ? _GEN_68 : pht_44},
           {_GEN_48 ? _GEN_67 : pht_44},
           {_GEN_48 ? _GEN_69 : pht_44},
           {_GEN_70 & _GEN_48 ? _GEN_71 : pht_44}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_44 <= _GEN_116[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_117 =
          {{_GEN_49 ? _GEN_68 : pht_45},
           {_GEN_49 ? _GEN_67 : pht_45},
           {_GEN_49 ? _GEN_69 : pht_45},
           {_GEN_70 & _GEN_49 ? _GEN_71 : pht_45}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_45 <= _GEN_117[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_118 =
          {{_GEN_50 ? _GEN_68 : pht_46},
           {_GEN_50 ? _GEN_67 : pht_46},
           {_GEN_50 ? _GEN_69 : pht_46},
           {_GEN_70 & _GEN_50 ? _GEN_71 : pht_46}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_46 <= _GEN_118[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_119 =
          {{_GEN_51 ? _GEN_68 : pht_47},
           {_GEN_51 ? _GEN_67 : pht_47},
           {_GEN_51 ? _GEN_69 : pht_47},
           {_GEN_70 & _GEN_51 ? _GEN_71 : pht_47}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_47 <= _GEN_119[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_120 =
          {{_GEN_52 ? _GEN_68 : pht_48},
           {_GEN_52 ? _GEN_67 : pht_48},
           {_GEN_52 ? _GEN_69 : pht_48},
           {_GEN_70 & _GEN_52 ? _GEN_71 : pht_48}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_48 <= _GEN_120[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_121 =
          {{_GEN_53 ? _GEN_68 : pht_49},
           {_GEN_53 ? _GEN_67 : pht_49},
           {_GEN_53 ? _GEN_69 : pht_49},
           {_GEN_70 & _GEN_53 ? _GEN_71 : pht_49}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_49 <= _GEN_121[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_122 =
          {{_GEN_54 ? _GEN_68 : pht_50},
           {_GEN_54 ? _GEN_67 : pht_50},
           {_GEN_54 ? _GEN_69 : pht_50},
           {_GEN_70 & _GEN_54 ? _GEN_71 : pht_50}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_50 <= _GEN_122[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_123 =
          {{_GEN_55 ? _GEN_68 : pht_51},
           {_GEN_55 ? _GEN_67 : pht_51},
           {_GEN_55 ? _GEN_69 : pht_51},
           {_GEN_70 & _GEN_55 ? _GEN_71 : pht_51}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_51 <= _GEN_123[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_124 =
          {{_GEN_56 ? _GEN_68 : pht_52},
           {_GEN_56 ? _GEN_67 : pht_52},
           {_GEN_56 ? _GEN_69 : pht_52},
           {_GEN_70 & _GEN_56 ? _GEN_71 : pht_52}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_52 <= _GEN_124[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_125 =
          {{_GEN_57 ? _GEN_68 : pht_53},
           {_GEN_57 ? _GEN_67 : pht_53},
           {_GEN_57 ? _GEN_69 : pht_53},
           {_GEN_70 & _GEN_57 ? _GEN_71 : pht_53}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_53 <= _GEN_125[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_126 =
          {{_GEN_58 ? _GEN_68 : pht_54},
           {_GEN_58 ? _GEN_67 : pht_54},
           {_GEN_58 ? _GEN_69 : pht_54},
           {_GEN_70 & _GEN_58 ? _GEN_71 : pht_54}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_54 <= _GEN_126[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_127 =
          {{_GEN_59 ? _GEN_68 : pht_55},
           {_GEN_59 ? _GEN_67 : pht_55},
           {_GEN_59 ? _GEN_69 : pht_55},
           {_GEN_70 & _GEN_59 ? _GEN_71 : pht_55}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_55 <= _GEN_127[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_128 =
          {{_GEN_60 ? _GEN_68 : pht_56},
           {_GEN_60 ? _GEN_67 : pht_56},
           {_GEN_60 ? _GEN_69 : pht_56},
           {_GEN_70 & _GEN_60 ? _GEN_71 : pht_56}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_56 <= _GEN_128[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_129 =
          {{_GEN_61 ? _GEN_68 : pht_57},
           {_GEN_61 ? _GEN_67 : pht_57},
           {_GEN_61 ? _GEN_69 : pht_57},
           {_GEN_70 & _GEN_61 ? _GEN_71 : pht_57}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_57 <= _GEN_129[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_130 =
          {{_GEN_62 ? _GEN_68 : pht_58},
           {_GEN_62 ? _GEN_67 : pht_58},
           {_GEN_62 ? _GEN_69 : pht_58},
           {_GEN_70 & _GEN_62 ? _GEN_71 : pht_58}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_58 <= _GEN_130[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_131 =
          {{_GEN_63 ? _GEN_68 : pht_59},
           {_GEN_63 ? _GEN_67 : pht_59},
           {_GEN_63 ? _GEN_69 : pht_59},
           {_GEN_70 & _GEN_63 ? _GEN_71 : pht_59}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_59 <= _GEN_131[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_132 =
          {{_GEN_64 ? _GEN_68 : pht_60},
           {_GEN_64 ? _GEN_67 : pht_60},
           {_GEN_64 ? _GEN_69 : pht_60},
           {_GEN_70 & _GEN_64 ? _GEN_71 : pht_60}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_60 <= _GEN_132[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_133 =
          {{_GEN_65 ? _GEN_68 : pht_61},
           {_GEN_65 ? _GEN_67 : pht_61},
           {_GEN_65 ? _GEN_69 : pht_61},
           {_GEN_70 & _GEN_65 ? _GEN_71 : pht_61}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_61 <= _GEN_133[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_134 =
          {{_GEN_66 ? _GEN_68 : pht_62},
           {_GEN_66 ? _GEN_67 : pht_62},
           {_GEN_66 ? _GEN_69 : pht_62},
           {_GEN_70 & _GEN_66 ? _GEN_71 : pht_62}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20
        pht_62 <= _GEN_134[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
        _GEN_135 =
          {{(&_GEN[io_bres_index]) ? _GEN_68 : pht_63},
           {(&_GEN[io_bres_index]) ? _GEN_67 : pht_63},
           {(&_GEN[io_bres_index]) ? _GEN_69 : pht_63},
           {_GEN_70 & (&_GEN[io_bres_index]) ? _GEN_71 : pht_63}};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :42:17, :44:17, :48:20, :49:17, :51:17, :55:20, :56:17, :58:17, :62:20, src/main/scala/cpu/utils/Functions.scala:29:13
        pht_63 <= _GEN_135[_GEN_3];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:27:20, :39:19, :41:20, :48:20, :55:20
      end
      if (_GEN_1 & io_bres_index == 6'h0)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:{20,28}, :31:{38,64}, :38:11
        bht_0 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_1 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_2 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h3)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_3 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h4)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_4 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h5)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_5 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h6)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_6 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h7)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_7 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h8)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_8 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h9)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_9 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'hA)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_10 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'hB)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_11 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'hC)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_12 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'hD)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_13 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'hE)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_14 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'hF)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_15 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h10)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_16 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h11)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_17 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h12)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_18 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h13)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_19 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h14)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_20 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h15)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_21 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h16)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_22 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h17)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_23 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h18)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_24 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h19)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_25 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1A)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_26 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1B)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_27 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1C)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_28 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1D)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_29 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1E)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_30 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h1F)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_31 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h20)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_32 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h21)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_33 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h22)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_34 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h23)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_35 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h24)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_36 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h25)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_37 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h26)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_38 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h27)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_39 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h28)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_40 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h29)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_41 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2A)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_42 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2B)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_43 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2C)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_44 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2D)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_45 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2E)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_46 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h2F)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_47 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h30)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_48 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h31)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_49 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h32)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_50 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h33)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_51 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h34)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_52 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h35)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_53 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h36)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_54 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h37)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_55 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h38)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_56 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h39)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_57 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h3A)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_58 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h3B)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_59 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h3C)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_60 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h3D)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_61 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & io_bres_index == 6'h3E)	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_62 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
      if (_GEN_1 & (&io_bres_index))	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :31:{38,64}, :38:11
        bht_63 <= _GEN_2;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:28:20, :38:11
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      automatic logic [31:0] _RANDOM[0:15];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
        end	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
        pht_0 = _RANDOM[4'h0][1:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_1 = _RANDOM[4'h0][3:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_2 = _RANDOM[4'h0][5:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_3 = _RANDOM[4'h0][7:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_4 = _RANDOM[4'h0][9:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_5 = _RANDOM[4'h0][11:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_6 = _RANDOM[4'h0][13:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_7 = _RANDOM[4'h0][15:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_8 = _RANDOM[4'h0][17:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_9 = _RANDOM[4'h0][19:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_10 = _RANDOM[4'h0][21:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_11 = _RANDOM[4'h0][23:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_12 = _RANDOM[4'h0][25:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_13 = _RANDOM[4'h0][27:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_14 = _RANDOM[4'h0][29:28];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_15 = _RANDOM[4'h0][31:30];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_16 = _RANDOM[4'h1][1:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_17 = _RANDOM[4'h1][3:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_18 = _RANDOM[4'h1][5:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_19 = _RANDOM[4'h1][7:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_20 = _RANDOM[4'h1][9:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_21 = _RANDOM[4'h1][11:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_22 = _RANDOM[4'h1][13:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_23 = _RANDOM[4'h1][15:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_24 = _RANDOM[4'h1][17:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_25 = _RANDOM[4'h1][19:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_26 = _RANDOM[4'h1][21:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_27 = _RANDOM[4'h1][23:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_28 = _RANDOM[4'h1][25:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_29 = _RANDOM[4'h1][27:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_30 = _RANDOM[4'h1][29:28];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_31 = _RANDOM[4'h1][31:30];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_32 = _RANDOM[4'h2][1:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_33 = _RANDOM[4'h2][3:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_34 = _RANDOM[4'h2][5:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_35 = _RANDOM[4'h2][7:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_36 = _RANDOM[4'h2][9:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_37 = _RANDOM[4'h2][11:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_38 = _RANDOM[4'h2][13:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_39 = _RANDOM[4'h2][15:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_40 = _RANDOM[4'h2][17:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_41 = _RANDOM[4'h2][19:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_42 = _RANDOM[4'h2][21:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_43 = _RANDOM[4'h2][23:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_44 = _RANDOM[4'h2][25:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_45 = _RANDOM[4'h2][27:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_46 = _RANDOM[4'h2][29:28];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_47 = _RANDOM[4'h2][31:30];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_48 = _RANDOM[4'h3][1:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_49 = _RANDOM[4'h3][3:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_50 = _RANDOM[4'h3][5:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_51 = _RANDOM[4'h3][7:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_52 = _RANDOM[4'h3][9:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_53 = _RANDOM[4'h3][11:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_54 = _RANDOM[4'h3][13:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_55 = _RANDOM[4'h3][15:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_56 = _RANDOM[4'h3][17:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_57 = _RANDOM[4'h3][19:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_58 = _RANDOM[4'h3][21:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_59 = _RANDOM[4'h3][23:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_60 = _RANDOM[4'h3][25:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_61 = _RANDOM[4'h3][27:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_62 = _RANDOM[4'h3][29:28];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        pht_63 = _RANDOM[4'h3][31:30];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :27:20
        bht_0 = _RANDOM[4'h4][5:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_1 = _RANDOM[4'h4][11:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_2 = _RANDOM[4'h4][17:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_3 = _RANDOM[4'h4][23:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_4 = _RANDOM[4'h4][29:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_5 = {_RANDOM[4'h4][31:30], _RANDOM[4'h5][3:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_6 = _RANDOM[4'h5][9:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_7 = _RANDOM[4'h5][15:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_8 = _RANDOM[4'h5][21:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_9 = _RANDOM[4'h5][27:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_10 = {_RANDOM[4'h5][31:28], _RANDOM[4'h6][1:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_11 = _RANDOM[4'h6][7:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_12 = _RANDOM[4'h6][13:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_13 = _RANDOM[4'h6][19:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_14 = _RANDOM[4'h6][25:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_15 = _RANDOM[4'h6][31:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_16 = _RANDOM[4'h7][5:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_17 = _RANDOM[4'h7][11:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_18 = _RANDOM[4'h7][17:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_19 = _RANDOM[4'h7][23:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_20 = _RANDOM[4'h7][29:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_21 = {_RANDOM[4'h7][31:30], _RANDOM[4'h8][3:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_22 = _RANDOM[4'h8][9:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_23 = _RANDOM[4'h8][15:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_24 = _RANDOM[4'h8][21:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_25 = _RANDOM[4'h8][27:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_26 = {_RANDOM[4'h8][31:28], _RANDOM[4'h9][1:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_27 = _RANDOM[4'h9][7:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_28 = _RANDOM[4'h9][13:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_29 = _RANDOM[4'h9][19:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_30 = _RANDOM[4'h9][25:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_31 = _RANDOM[4'h9][31:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_32 = _RANDOM[4'hA][5:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_33 = _RANDOM[4'hA][11:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_34 = _RANDOM[4'hA][17:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_35 = _RANDOM[4'hA][23:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_36 = _RANDOM[4'hA][29:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_37 = {_RANDOM[4'hA][31:30], _RANDOM[4'hB][3:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_38 = _RANDOM[4'hB][9:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_39 = _RANDOM[4'hB][15:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_40 = _RANDOM[4'hB][21:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_41 = _RANDOM[4'hB][27:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_42 = {_RANDOM[4'hB][31:28], _RANDOM[4'hC][1:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_43 = _RANDOM[4'hC][7:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_44 = _RANDOM[4'hC][13:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_45 = _RANDOM[4'hC][19:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_46 = _RANDOM[4'hC][25:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_47 = _RANDOM[4'hC][31:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_48 = _RANDOM[4'hD][5:0];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_49 = _RANDOM[4'hD][11:6];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_50 = _RANDOM[4'hD][17:12];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_51 = _RANDOM[4'hD][23:18];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_52 = _RANDOM[4'hD][29:24];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_53 = {_RANDOM[4'hD][31:30], _RANDOM[4'hE][3:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_54 = _RANDOM[4'hE][9:4];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_55 = _RANDOM[4'hE][15:10];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_56 = _RANDOM[4'hE][21:16];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_57 = _RANDOM[4'hE][27:22];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_58 = {_RANDOM[4'hE][31:28], _RANDOM[4'hF][1:0]};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_59 = _RANDOM[4'hF][7:2];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_60 = _RANDOM[4'hF][13:8];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_61 = _RANDOM[4'hF][19:14];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_62 = _RANDOM[4'hF][25:20];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
        bht_63 = _RANDOM[4'hF][31:26];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :28:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_binfo_bwen = io_isb & _GEN_0[_GEN[io_pc[7:2]]][1];	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :39:19, :72:21, :74:{25,46}, src/main/scala/cpu/utils/Functions.scala:29:13
  assign io_binfo_bwaddr = io_pc + {{14{io_inst[15]}}, io_inst[15:0], 2'h0};	// src/main/scala/cpu/core/pipeline/components/decode/BranchPredict.scala:17:7, :75:{28,46,54}, src/main/scala/cpu/utils/Functions.scala:12:{20,38}
endmodule

module DecodeUnit(	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
                aresetn,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
                io_wb_wen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [31:0] io_wb_wdata,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [4:0]  io_wb_waddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_jinfo_jwen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [31:0] io_jinfo_jwaddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_ctrlreq_block,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [31:0] io_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input         io_execute_bres_isb,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_execute_bres_bwen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [5:0]  io_execute_bres_index,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_fetch_isJmp,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input         io_exeDHazard_wen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [4:0]  io_exeDHazard_waddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [31:0] io_exeDHazard_wdata,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input         io_exeDHazard_isload,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_memDHazard_wen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [4:0]  io_memDHazard_waddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [31:0] io_memDHazard_wdata,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input         io_wbDHazard_wen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [4:0]  io_wbDHazard_waddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [31:0] io_wbDHazard_wdata,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input         io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [31:0] io_in_bits_pc,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_in_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input         io_in_bits_slot,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_in_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_in_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [4:0]  io_in_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  input  [31:0] io_in_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_in_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_in_bits_inst,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [31:0] io_out_bits_pc,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_out_bits_slot,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [4:0]  io_out_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [31:0] io_out_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_out_bits_inst_wb,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [3:0]  io_out_bits_inst_fu,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_inst_fuop,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [4:0]  io_out_bits_inst_rd,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_out_bits_inst_op1,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_inst_op2,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [31:0] io_out_bits_inst_imm,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_op1,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
                io_out_bits_op2,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output        io_out_bits_binfo_bwen,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [31:0] io_out_bits_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
  output [4:0]  io_out_bits_rtaddr	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:12:14
);

  wire        _BranchPredict_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:32:23
  wire [31:0] _BranchPredict_io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:32:23
  wire        _JumpCtrl_io_isex;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:31:23
  wire [31:0] _JumpCtrl_io_out_jwaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:31:23
  wire [31:0] _RegFile_io_rsdata;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:30:23
  wire [31:0] _RegFile_io_rtdata;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:30:23
  wire [3:0]  _Decoder_io_instInfo_fu;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
  wire [3:0]  _Decoder_io_instInfo_fuop;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
  wire [31:0] _Decoder_io_instInfo_imm;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
  wire [4:0]  _Decoder_io_rsaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
  wire [4:0]  _Decoder_io_rtaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
  wire        _Decoder_io_isex;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
  wire        _isLoadHazard_T = io_exeDHazard_waddr == _Decoder_io_rsaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :41:49
  wire [31:0] rsdata =
    io_exeDHazard_wen & _isLoadHazard_T
      ? io_exeDHazard_wdata
      : io_memDHazard_wen & io_memDHazard_waddr == _Decoder_io_rsaddr
          ? io_memDHazard_wdata
          : io_wbDHazard_wen & io_wbDHazard_waddr == _Decoder_io_rsaddr
              ? io_wbDHazard_wdata
              : _RegFile_io_rsdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :30:23, :41:{26,49}, :42:{26,49}, :43:{25,47}
  wire        _isLoadHazard_T_1 = io_exeDHazard_waddr == _Decoder_io_rtaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :49:49
  wire        _io_fetch_isJmp_T_1 = _Decoder_io_instInfo_fu == 4'h2;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :74:35
  wire        _GEN = _Decoder_io_instInfo_fu == 4'h7;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :83:20
  wire        _GEN_0 = _Decoder_io_instInfo_fuop == 4'h2;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :74:35, :84:24
  wire        _GEN_1 = _Decoder_io_instInfo_fuop == 4'h1;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23, :89:24
  wire        _GEN_2 = _GEN & (_GEN_1 | _GEN_0);	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:80:29, :83:{20,31}, :84:{24,41}, :85:21, :89:{24,39}, :90:21
  Decoder Decoder (	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
    .io_rawInst       (io_in_bits_inst),
    .io_instInfo_wb   (io_out_bits_inst_wb),
    .io_instInfo_fu   (_Decoder_io_instInfo_fu),
    .io_instInfo_fuop (_Decoder_io_instInfo_fuop),
    .io_instInfo_rd   (io_out_bits_inst_rd),
    .io_instInfo_op1  (io_out_bits_inst_op1),
    .io_instInfo_op2  (io_out_bits_inst_op2),
    .io_instInfo_imm  (_Decoder_io_instInfo_imm),
    .io_rsaddr        (_Decoder_io_rsaddr),
    .io_rtaddr        (_Decoder_io_rtaddr),
    .io_isex          (_Decoder_io_isex)
  );
  RegFile RegFile (	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:30:23
    .aclk       (aclk),
    .aresetn       (aresetn),
    .io_wb_wen   (io_wb_wen),
    .io_wb_wdata (io_wb_wdata),
    .io_wb_waddr (io_wb_waddr),
    .io_rsaddr   (_Decoder_io_rsaddr),	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
    .io_rtaddr   (_Decoder_io_rtaddr),	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
    .io_rsdata   (_RegFile_io_rsdata),
    .io_rtdata   (_RegFile_io_rtdata)
  );
  JumpCtrl JumpCtrl (	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:31:23
    .io_ctrl_ex    (io_ctrl_ex),
    .io_inst_fu    (_Decoder_io_instInfo_fu),	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
    .io_inst_fuop  (_Decoder_io_instInfo_fuop),	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
    .io_inst_imm   (_Decoder_io_instInfo_imm),	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:29:23
    .io_regData    (rsdata),	// src/main/scala/chisel3/util/Mux.scala:126:16
    .io_pc         (io_in_bits_pc),
    .io_isex       (_JumpCtrl_io_isex),
    .io_out_jwen   (io_jinfo_jwen),
    .io_out_jwaddr (_JumpCtrl_io_out_jwaddr)
  );
  BranchPredict BranchPredict (	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:32:23
    .aclk                (aclk),
    .aresetn                (aresetn),
    .io_ctrl_stall        (io_ctrl_stall),
    .io_ctrl_cache_iStall (io_ctrl_cache_iStall),
    .io_pc                (io_in_bits_pc),
    .io_inst              (io_in_bits_inst),
    .io_isb               (_io_fetch_isJmp_T_1),	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:74:35
    .io_binfo_bwen        (_BranchPredict_io_binfo_bwen),
    .io_binfo_bwaddr      (_BranchPredict_io_binfo_bwaddr),
    .io_bres_isb          (io_execute_bres_isb),
    .io_bres_bwen         (io_execute_bres_bwen),
    .io_bres_index        (io_execute_bres_index)
  );
  assign io_jinfo_jwaddr = _JumpCtrl_io_out_jwaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :31:23
  assign io_ctrlreq_block = io_exeDHazard_isload & (_isLoadHazard_T | _isLoadHazard_T_1);	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :41:49, :49:49, :110:43, :111:41
  assign io_binfo_bwen = _BranchPredict_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :32:23
  assign io_binfo_bwaddr = _BranchPredict_io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :32:23
  assign io_fetch_isJmp = _Decoder_io_instInfo_fu == 4'h3 | _io_fetch_isJmp_T_1;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23, :74:35, :82:{33,44}
  assign io_out_bits_pc = io_in_bits_pc;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
  assign io_out_bits_debug_pc = io_in_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
  assign io_out_bits_slot = io_in_bits_slot;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
  assign io_out_bits_exInfo_en =
    _Decoder_io_isex | _JumpCtrl_io_isex | _GEN_2 | io_in_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23, :31:23, :80:29, :83:31, :84:41, :85:21, :89:39, :90:21, :98:18, :99:21, :104:22, :105:19
  assign io_out_bits_exInfo_eret =
    _GEN & _Decoder_io_instInfo_fuop == 4'h3 | io_in_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23, :80:29, :82:33, :83:{20,31}, :94:{24,38}, :95:19
  assign io_out_bits_exInfo_excode =
    _Decoder_io_isex
      ? 5'hA
      : _JumpCtrl_io_isex
          ? 5'h4
          : _GEN
              ? (_GEN_1 ? 5'h9 : _GEN_0 ? 5'h8 : io_in_bits_exInfo_excode)
              : io_in_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23, :31:23, :80:29, :83:{20,31}, :84:{24,41}, :86:21, :89:{24,39}, :91:21, :98:18, :100:21, :104:22, :106:19
  assign io_out_bits_exInfo_badvaddr =
    _JumpCtrl_io_isex ? _JumpCtrl_io_out_jwaddr : io_in_bits_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :31:23, :80:29, :98:18, :102:21
  assign io_out_bits_exInfo_pc =
    _JumpCtrl_io_isex
      ? _JumpCtrl_io_out_jwaddr
      : _GEN_2 ? io_in_bits_debug_pc : io_in_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :31:23, :80:29, :83:31, :84:41, :85:21, :87:21, :89:39, :90:21, :92:21, :98:18, :101:21
  assign io_out_bits_inst_fu = _Decoder_io_instInfo_fu;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23
  assign io_out_bits_inst_fuop = _Decoder_io_instInfo_fuop;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23
  assign io_out_bits_inst_imm = _Decoder_io_instInfo_imm;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23
  assign io_out_bits_op1 = rsdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7
  assign io_out_bits_op2 =
    io_exeDHazard_wen & _isLoadHazard_T_1
      ? io_exeDHazard_wdata
      : io_memDHazard_wen & io_memDHazard_waddr == _Decoder_io_rtaddr
          ? io_memDHazard_wdata
          : io_wbDHazard_wen & io_wbDHazard_waddr == _Decoder_io_rtaddr
              ? io_wbDHazard_wdata
              : _RegFile_io_rtdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23, :30:23, :49:{26,49}, :50:{26,49}, :51:{25,47}
  assign io_out_bits_binfo_bwen = _BranchPredict_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :32:23
  assign io_out_bits_binfo_bwaddr = _BranchPredict_io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :32:23
  assign io_out_bits_rtaddr = _Decoder_io_rtaddr;	// src/main/scala/cpu/core/pipeline/top/DecodeUnit.scala:11:7, :29:23
endmodule

module ALU(	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:7
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
  input         io_inst_op1,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
                io_inst_op2,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
                io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
  output        io_ex,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
  output [31:0] io_out	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:11:14
);

  wire              en = io_inst_fu == 4'h1;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:23
  wire [31:0]       op1 = io_inst_op1 ? io_inst_imm : io_op1;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:19:40
  wire [31:0]       op2 = io_inst_op2 ? io_inst_imm : io_op2;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:25:40
  wire [31:0]       _signop2_T = io_inst_fuop[0] ? 32'h0 - op2 : op2;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:25:40, :33:29, :34:16, :37:33, :54:33
  wire [32:0]       _calcRes_T = {op1[31], op1} + {_signop2_T[31], _signop2_T};	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:19:40, :37:33, :38:25, src/main/scala/cpu/utils/Functions.scala:12:38
  wire [31:0]       orRes = op1 | op2;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:19:40, :25:40, :43:21
  wire [62:0]       lshift = {31'h0, op2} << op1[4:0];	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:19:40, :25:40, :46:{21,27}, src/main/scala/cpu/utils/Functions.scala:16:20
  wire [31:0]       _GEN = {27'h0, op1[4:0]};	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:19:40, :46:27, :47:21
  wire [15:0][31:0] _GEN_0 =
    {{_calcRes_T[31:0]},
     {_calcRes_T[31:0]},
     {{31'h0, $signed(_calcRes_T) < 33'sh0}},
     {32'h0},
     {$signed($signed(op2) >>> _GEN)},
     {op2 >> _GEN},
     {lshift[31:0]},
     {op1 ^ op2},
     {orRes},
     {~orRes},
     {{31'h0, op1 < op2}},
     {op1 & op2},
     {_calcRes_T[31:0]},
     {_calcRes_T[31:0]},
     {32'h0},
     {32'h0}};	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:19:40, :25:40, :34:16, :38:25, :39:24, :43:21, :44:21, :45:21, :46:21, :47:21, :48:29, :49:44, :50:32, :54:33, :59:21, src/main/scala/cpu/utils/Functions.scala:16:20
  assign io_ex = en & (&(io_inst_fuop[3:1])) & (_calcRes_T[32] ^ _calcRes_T[31]);	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:7, :18:23, :38:25, :40:31, :41:{13,25,34}, :73:15
  assign io_out = en ? _GEN_0[io_inst_fuop] : 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:7, :18:23, :52:16, :54:33
endmodule

module Mul(	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
                io_en,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  input         io_isSigned,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  output        io_ready,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  output [63:0] io_wdata	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
);

  reg [1:0]  cnt;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22
  reg [63:0] signed_0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27
  reg [63:0] unsigned_0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:54:27
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      cnt <= 2'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22
      signed_0 <= 64'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27
      unsigned_0 <= 64'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27, :54:27
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      if (io_en & ~(cnt[1]))	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22, :52:{22,25}, :59:21
        cnt <= cnt + 2'h1;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22, :52:40
      else	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:52:22
        cnt <= 2'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22
      if (io_en) begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
        signed_0 <= {{32{io_op1[31]}}, io_op1} * {{32{io_op2[31]}}, io_op2};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27, :56:34
        unsigned_0 <= {32'h0, io_op1} * {32'h0, io_op2};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:54:27, :57:26
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        cnt = _RANDOM[3'h0][1:0];	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :51:22
        signed_0 = {_RANDOM[3'h0][31:2], _RANDOM[3'h1], _RANDOM[3'h2][1:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :51:22, :53:27
        unsigned_0 = {_RANDOM[3'h2][31:2], _RANDOM[3'h3], _RANDOM[3'h4][1:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :53:27, :54:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ready = cnt[1];	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :51:22, :59:21
  assign io_wdata = io_isSigned ? signed_0 : unsigned_0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :53:27, :54:27, :60:20
endmodule

module Div(	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
                io_en,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
  input         io_isSigned,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
  output        io_ready,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
  output [63:0] io_wdata	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
);

  reg [3:0]  cnt;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:22
  reg [31:0] quotient;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:123:28
  reg [31:0] remainder;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:124:28
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      cnt <= 4'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:22
      quotient <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:123:28
      remainder <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:123:28, :124:28
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      if (io_en & ~(cnt[3]))	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:22, :109:{22,25}, :131:21
        cnt <= cnt + 4'h1;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:22, :109:40
      else	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:109:22
        cnt <= 4'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:22
      if (io_en) begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:50:14
        automatic logic [31:0] dividendAbs =
          io_op1[31] & io_isSigned ? 32'h0 - io_op1 : io_op1;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:109:25, :111:{32,37}, :114:{26,44}, :123:28
        automatic logic [31:0] divisorAbs =
          io_op2[31] & io_isSigned ? 32'h0 - io_op2 : io_op2;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:109:25, :112:{32,37}, :115:{26,42}, :123:28
        automatic logic [31:0] quotientAbs = dividendAbs / divisorAbs;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:114:26, :115:26, :120:36
        automatic logic [31:0] _remainderAbs_T_1 = dividendAbs - quotientAbs * divisorAbs;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:114:26, :115:26, :120:36, :121:{36,50}
        quotient <=
          (io_op1[31] ^ io_op2[31]) & io_isSigned ? 32'h0 - quotientAbs : quotientAbs;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:109:25, :111:32, :112:32, :117:{39,53}, :120:36, :123:28, :127:{23,41}
        remainder <=
          io_op1[31] & io_isSigned ? 32'h0 - _remainderAbs_T_1 : _remainderAbs_T_1;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:109:25, :111:32, :118:38, :121:36, :123:28, :124:28, :128:{23,42}
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
        cnt = _RANDOM[2'h0][3:0];	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7, :108:22
        quotient = {_RANDOM[2'h0][31:4], _RANDOM[2'h1][3:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7, :108:22, :123:28
        remainder = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7, :123:28, :124:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ready = cnt[3];	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7, :108:22, :131:21
  assign io_wdata = {remainder, quotient};	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:7, :123:28, :124:28, :132:20
endmodule

module MulDiv(	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:7
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
  output        io_block,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
                io_wen,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
  output [63:0] io_wdata	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:11:14
);

  wire        _Div_io_ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:21:19
  wire [63:0] _Div_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:21:19
  wire        _Mul_io_ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19
  wire [63:0] _Mul_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19
  wire        en = io_inst_fu == 4'h4;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:23:29
  wire        isSigned = io_inst_fuop[3] & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:24:{31,46,49}
  wire        ready = io_inst_fuop[0] ? _Mul_io_ready : _Div_io_ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19, :21:19, :25:31, :36:18
  Mul Mul (	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19
    .aclk       (aclk),
    .aresetn       (aresetn),
    .io_en       (en & io_inst_fuop[0] & ~io_ctrl_ex),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:23:29, :24:49, :25:31, :26:32
    .io_op1      (io_op1),
    .io_op2      (io_op2),
    .io_isSigned (isSigned),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:24:46
    .io_ready    (_Mul_io_ready),
    .io_wdata    (_Mul_io_wdata)
  );
  Div Div (	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:21:19
    .aclk       (aclk),
    .aresetn       (aresetn),
    .io_en       (en & ~(io_inst_fuop[0]) & ~io_ctrl_ex),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:23:29, :24:49, :25:31, :27:{26,33}
    .io_op1      (io_op1),
    .io_op2      (io_op2),
    .io_isSigned (isSigned),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:24:46
    .io_ready    (_Div_io_ready),
    .io_wdata    (_Div_io_wdata)
  );
  assign io_block = en & ~ready & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:7, :23:29, :24:49, :36:18, :38:{21,28}
  assign io_wen = en & ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:7, :23:29, :36:18, :39:18
  assign io_wdata = io_inst_fuop[0] ? _Mul_io_wdata : _Div_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:7, :20:19, :21:19, :25:31, :37:18
endmodule

module Hilo(	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
                io_wen,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
  input  [63:0] io_wdata,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
  input  [31:0] io_movdata,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
  output [31:0] io_hi,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
                io_lo	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
);

  reg [63:0] reg_0;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:19:22
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
    if (aresetn)	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
      reg_0 <= 64'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:19:22
    else if (io_inst_fu == 4'h5 & io_inst_fuop[0] & ~io_ctrl_ex) begin	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:20:{19,46,60,63}
      if (io_inst_fuop[1])	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:22:20
        reg_0 <= {io_movdata, reg_0[31:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:19:22, :23:{10,26}
      else	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:22:20
        reg_0 <= {reg_0[63:32], io_movdata};	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:19:22, :24:{10,14}
    end
    else if (io_wen)	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:10:14
      reg_0 <= io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:19:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
        reg_0 = {_RANDOM[1'h0], _RANDOM[1'h1]};	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7, :19:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_hi = reg_0[63:32];	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7, :19:22, :27:15
  assign io_lo = reg_0[31:0];	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:7, :19:22, :28:15
endmodule

module BranchCtrl(	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
                io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  input  [31:0] io_pc,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_pcNext,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  input         io_predict_bwen,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  input  [31:0] io_predict_bwaddr,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  output        io_bres_isb,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
                io_bres_bwen,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  output [5:0]  io_bres_index,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  output        io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
  output [31:0] io_binfo_bwaddr	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:10:14
);

  wire        gtzRes = $signed(io_op1) > 32'sh0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:27:20, :52:32
  wire        ltzRes = $signed(io_op1) < 32'sh0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:28:20, :52:32
  wire        eqzRes = io_op1 == 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:22:20, :29:20, :52:32
  wire        gezRes = gtzRes | eqzRes;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:22:20, :27:20, :29:20, :30:23
  wire        io_bres_isb_0 = ~io_ctrl_ex & io_inst_fu == 4'h2;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:33:{20,32,46}
  wire        io_bres_bwen_0 =
    io_bres_isb_0
    & (io_inst_fuop == 4'hE
         ? ltzRes
         : io_inst_fuop == 4'hB
             ? gezRes
             : io_inst_fuop == 4'h6
                 ? ltzRes
                 : io_inst_fuop == 4'h5
                     ? ltzRes | eqzRes
                     : io_inst_fuop == 4'h4
                         ? gtzRes
                         : io_inst_fuop == 4'h3
                             ? gezRes
                             : io_inst_fuop == 4'h2
                                 ? io_op1 != io_op2
                                 : io_inst_fuop == 4'h1 & io_op1 == io_op2);	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:22:20, :25:20, :26:20, :27:20, :28:20, :29:20, :30:23, :31:23, :33:{32,46}, :35:31, :36:37
  wire        io_binfo_bwen_0 = io_bres_bwen_0 != io_predict_bwen;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:35:31, :48:35
  reg  [31:0] debug_total;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:52:32
  reg  [31:0] debug_success;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:53:32
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      debug_total <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:52:32
      debug_success <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:52:32, :53:32
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      automatic logic _GEN = ~io_ctrl_cache_iStall & ~io_ctrl_stall & io_bres_isb_0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:33:32, :56:{17,42}, :57:16
      if (_GEN)	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:57:16
        debug_total <= debug_total + 32'h1;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:52:32, :58:34
      if (_GEN & ~io_binfo_bwen_0)	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:48:35, :57:16, :60:{31,34}
        debug_success <= debug_success + 32'h1;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:53:32, :58:34, :61:38
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
        debug_total = _RANDOM[1'h0];	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :52:32
        debug_success = _RANDOM[1'h1];	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :53:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_bres_isb = io_bres_isb_0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :33:32
  assign io_bres_bwen = io_bres_bwen_0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :35:31
  assign io_bres_index = io_pc[7:2];	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :34:25
  assign io_binfo_bwen = io_binfo_bwen_0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :48:35
  assign io_binfo_bwaddr = io_bres_bwen_0 ? io_predict_bwaddr : io_pcNext;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:7, :35:31, :49:25
endmodule

module MemReq(	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7
  output        io_reqInfo_valid,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_reqInfo_wen,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [31:0] io_reqInfo_addr,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [2:0]  io_reqInfo_size,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [3:0]  io_reqInfo_wstrb,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [31:0] io_reqInfo_wdata,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input         io_inst_wb,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output        io_exLoad,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_exStore,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [31:0] io_badvaddr,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [1:0]  io_memByte	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
);

  wire             io_exStore_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:114:20
  wire             io_exLoad_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:107:19
  wire [3:0][3:0]  _GEN = '{4'h8, 4'h4, 4'h2, 4'h1};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:53:40
  wire             en = io_inst_fu == 4'h6;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:23:28
  wire [31:0]      _vaddr_T = io_op1 + io_inst_imm;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:24:24
  wire             _io_exLoad_T_6 = io_inst_fuop == 4'h3;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:35:50, :61:20
  wire [1:0]       _io_reqInfo_size_T_1 = {_io_exLoad_T_6, 1'h0};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:28:29, :35:50
  wire             _io_exStore_T_4 = io_inst_fuop == 4'hA;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:35:50
  wire             _io_reqInfo_wdata_T_33 = io_inst_fuop == 4'hB;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:31:75, :35:50
  wire             _io_reqInfo_wdata_T_35 = io_inst_fuop == 4'hC;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:35:50
  wire             _io_exStore_T_6 = io_inst_fuop == 4'h9;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:35:50
  wire             _io_reqInfo_wdata_T_29 = io_inst_fuop == 4'h8;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:31:16, :35:50
  wire [15:0][1:0] _GEN_0 =
    {{_io_reqInfo_size_T_1},
     {_io_reqInfo_size_T_1},
     {_io_reqInfo_size_T_1},
     {2'h2},
     {2'h2},
     {2'h2},
     {2'h1},
     {2'h0},
     {2'h1},
     {2'h1},
     {2'h0},
     {2'h0},
     {_io_reqInfo_size_T_1},
     {2'h2},
     {2'h2},
     {_io_reqInfo_size_T_1}};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:32:8, :35:50
  wire             _io_reqInfo_wdata_T_25 = _vaddr_T[1:0] == 2'h2;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:24:24, :25:22, :35:50, :53:40
  wire             _io_reqInfo_wdata_T_23 = _vaddr_T[1:0] == 2'h1;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:24:24, :25:22, :35:50, :53:40
  wire [3:0][31:0] _GEN_1 =
    {{io_op2},
     {{8'h0, io_op2[31:8]}},
     {{16'h0, io_op2[31:16]}},
     {{24'h0, io_op2[31:24]}}};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:53:40, :67:41, :89:41, :91:{25,43}, :92:{25,43}, :93:{25,42}
  wire [3:0][31:0] _GEN_2 =
    {{{io_op2[7:0], 24'h0}}, {{io_op2[15:0], 16'h0}}, {{io_op2[23:0], 8'h0}}, {io_op2}};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:53:40, :67:41, :87:31, :88:31, :91:25, :92:25, :93:25, :97:41, :100:{25,32}, :101:25, :102:25
  assign io_exLoad_0 =
    en
    & (io_inst_fuop == 4'h7 | io_inst_fuop == 4'h6
         ? _vaddr_T[0]
         : _io_exLoad_T_6 & (|(_vaddr_T[1:0])));	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:23:28, :24:24, :25:22, :35:50, :107:{19,54}, :109:33, :110:26
  assign io_exStore_0 =
    en & (_io_exStore_T_6 ? _vaddr_T[0] : _io_exStore_T_4 & (|(_vaddr_T[1:0])));	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:23:28, :24:24, :25:22, :35:50, :110:26, :114:{20,55}, :116:32
  assign io_reqInfo_valid = en & ~io_exLoad_0 & ~io_exStore_0 & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :23:28, :28:{29,43,55,58}, :107:19, :114:20
  assign io_reqInfo_wen = ~io_inst_wb;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :29:23
  assign io_reqInfo_addr =
    io_inst_fu[3] | io_inst_fuop == 4'h1 | io_inst_fuop == 4'hB
      ? {_vaddr_T[31:2], 2'h0}
      : _vaddr_T;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :24:24, :30:25, :31:{16,47,59,75}, :32:{8,14}, :53:40
  assign io_reqInfo_size = {1'h0, _GEN_0[io_inst_fuop]};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :28:29, :35:{19,50}
  assign io_reqInfo_wstrb =
    _io_reqInfo_wdata_T_35
      ? ((&(_vaddr_T[1:0]))
           ? 4'h8
           : _io_reqInfo_wdata_T_25 ? 4'hC : {3'h7, ~_io_reqInfo_wdata_T_23})
      : _io_reqInfo_wdata_T_33
          ? ((&(_vaddr_T[1:0]))
               ? 4'hF
               : {1'h0,
                  _io_reqInfo_wdata_T_25 ? 3'h7 : {1'h0, _io_reqInfo_wdata_T_23, 1'h1}})
          : _io_exStore_T_4
              ? 4'hF
              : _io_exStore_T_6
                  ? (_vaddr_T[1] ? 4'hC : 4'h3)
                  : _io_reqInfo_wdata_T_29 ? _GEN[_vaddr_T[1:0]] : 4'h0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :24:24, :25:22, :28:29, :31:{16,47}, :35:50, :51:51, :53:40, :61:20, :62:16, :67:41, :75:41
  assign io_reqInfo_wdata =
    _io_reqInfo_wdata_T_35
      ? _GEN_2[_vaddr_T[1:0]]
      : _io_reqInfo_wdata_T_33
          ? _GEN_1[_vaddr_T[1:0]]
          : _io_exStore_T_6
              ? {2{io_op2[15:0]}}
              : _io_reqInfo_wdata_T_29 ? {2{{2{io_op2[7:0]}}}} : io_op2;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :24:24, :25:22, :35:50, :53:40, :67:41, :85:54, :87:{21,31}, :88:{21,31}, :89:41, :97:41
  assign io_exLoad = io_exLoad_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :107:19
  assign io_exStore = io_exStore_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :114:20
  assign io_badvaddr = _vaddr_T;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :24:24
  assign io_memByte = _vaddr_T[1:0];	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :24:24, :25:22
endmodule

module ExecuteUnit(	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
                aresetn,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  output        io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_dHazard_wen,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [4:0]  io_dHazard_waddr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_dHazard_wdata,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_dHazard_isload,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_ctrlreq_block,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_ctrlreq_branchPause,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input         io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [4:0]  io_rCp0_addr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [2:0]  io_rCp0_sel,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [31:0] io_rCp0_data,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_fetch_isBr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input         io_memory_isMTC0,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_decode_bres_isb,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_decode_bres_bwen,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [5:0]  io_decode_bres_index,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [31:0] io_in_bits_pc,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input         io_in_bits_slot,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [4:0]  io_in_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [31:0] io_in_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input         io_in_bits_inst_wb,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [3:0]  io_in_bits_inst_fu,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_inst_fuop,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [4:0]  io_in_bits_inst_rd,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input         io_in_bits_inst_op1,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_inst_op2,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [31:0] io_in_bits_inst_imm,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_op1,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_in_bits_op2,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input         io_in_bits_binfo_bwen,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [31:0] io_in_bits_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  input  [4:0]  io_in_bits_rtaddr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_out_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_out_bits_slot,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_out_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_out_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [4:0]  io_out_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_out_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_out_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_out_bits_inst_wb,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [3:0]  io_out_bits_inst_fu,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_out_bits_inst_fuop,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [4:0]  io_out_bits_inst_rd,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output        io_out_bits_memReqInfo_valid,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
                io_out_bits_memReqInfo_wen,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_out_bits_memReqInfo_addr,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [2:0]  io_out_bits_memReqInfo_size,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [3:0]  io_out_bits_memReqInfo_wstrb,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_out_bits_memReqInfo_wdata,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [1:0]  io_out_bits_memByte,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [2:0]  io_out_bits_exSel,	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
  output [31:0] io_out_bits_data	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:12:14
);

  wire        _MemReq_io_exLoad;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:31:22
  wire        _MemReq_io_exStore;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:31:22
  wire [31:0] _MemReq_io_badvaddr;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:31:22
  wire        _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:30:22
  wire [31:0] _Hilo_io_hi;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:29:22
  wire [31:0] _Hilo_io_lo;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:29:22
  wire        _MulDiv_io_block;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:28:22
  wire        _MulDiv_io_wen;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:28:22
  wire [63:0] _MulDiv_io_wdata;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:28:22
  wire        _ALU_io_ex;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:27:22
  wire [31:0] _ALU_io_out;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:27:22
  wire        cp0ismfc0 = io_in_bits_inst_fuop == 4'h4;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:69:35
  wire [31:0] _pcNext_T = io_in_bits_pc + 32'h4;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:75:25
  wire [31:0] data =
    io_in_bits_inst_fu == 4'h2 | io_in_bits_inst_fu == 4'h3
      ? _pcNext_T
      : io_in_bits_inst_fu == 4'h5
          ? (io_in_bits_inst_fuop == 4'h8
               ? _Hilo_io_lo
               : io_in_bits_inst_fuop == 4'hA ? _Hilo_io_hi : 32'h0)
          : io_in_bits_inst_fu == 4'h7
              ? (cp0ismfc0 ? io_rCp0_data : io_in_bits_op2)
              : io_in_bits_inst_fu == 4'h6
                  ? io_in_bits_op2
                  : io_in_bits_inst_fu == 4'h1 ? _ALU_io_out : 32'h0;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:27:22, :29:22, :69:35, :75:25, :78:43, :82:19, :87:48
  wire        _io_ctrlreq_block_T = io_in_bits_inst_fu == 4'h7;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:78:43, :98:19
  wire [4:0]  rd =
    _io_ctrlreq_block_T & cp0ismfc0 ? io_in_bits_rtaddr : io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:69:35, :97:15, :98:{19,29}
  wire        _GEN = _MemReq_io_exLoad | _MemReq_io_exStore;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:31:22, :35:27, :119:29, :120:21, :123:30, :124:21
  ALU ALU (	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:27:22
    .io_inst_fu   (io_in_bits_inst_fu),
    .io_inst_fuop (io_in_bits_inst_fuop),
    .io_inst_op1  (io_in_bits_inst_op1),
    .io_inst_op2  (io_in_bits_inst_op2),
    .io_inst_imm  (io_in_bits_inst_imm),
    .io_op1       (io_in_bits_op1),
    .io_op2       (io_in_bits_op2),
    .io_ex        (_ALU_io_ex),
    .io_out       (_ALU_io_out)
  );
  MulDiv MulDiv (	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:28:22
    .aclk        (aclk),
    .aresetn        (aresetn),
    .io_inst_fu   (io_in_bits_inst_fu),
    .io_inst_fuop (io_in_bits_inst_fuop),
    .io_ctrl_ex   (io_ctrl_ex),
    .io_op1       (io_in_bits_op1),
    .io_op2       (io_in_bits_op2),
    .io_block     (_MulDiv_io_block),
    .io_wen       (_MulDiv_io_wen),
    .io_wdata     (_MulDiv_io_wdata)
  );
  Hilo Hilo (	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:29:22
    .aclk        (aclk),
    .aresetn        (aresetn),
    .io_wen       (_MulDiv_io_wen),	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:28:22
    .io_wdata     (_MulDiv_io_wdata),	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:28:22
    .io_movdata   (io_in_bits_op1),
    .io_inst_fu   (io_in_bits_inst_fu),
    .io_inst_fuop (io_in_bits_inst_fuop),
    .io_ctrl_ex   (io_ctrl_ex),
    .io_hi        (_Hilo_io_hi),
    .io_lo        (_Hilo_io_lo)
  );
  BranchCtrl BranchCtrl (	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:30:22
    .aclk                (aclk),
    .aresetn                (aresetn),
    .io_ctrl_stall        (io_ctrl_stall),
    .io_ctrl_cache_iStall (io_ctrl_cache_iStall),
    .io_ctrl_ex           (io_ctrl_ex),
    .io_inst_fu           (io_in_bits_inst_fu),
    .io_inst_fuop         (io_in_bits_inst_fuop),
    .io_pc                (io_in_bits_pc),
    .io_pcNext            (_pcNext_T),	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:75:25
    .io_op1               (io_in_bits_op1),
    .io_op2               (io_in_bits_op2),
    .io_predict_bwen      (io_in_bits_binfo_bwen),
    .io_predict_bwaddr    (io_in_bits_binfo_bwaddr),
    .io_bres_isb          (io_decode_bres_isb),
    .io_bres_bwen         (io_decode_bres_bwen),
    .io_bres_index        (io_decode_bres_index),
    .io_binfo_bwen        (_BranchCtrl_io_binfo_bwen),
    .io_binfo_bwaddr      (io_binfo_bwaddr)
  );
  MemReq MemReq (	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:31:22
    .io_reqInfo_valid (io_out_bits_memReqInfo_valid),
    .io_reqInfo_wen   (io_out_bits_memReqInfo_wen),
    .io_reqInfo_addr  (io_out_bits_memReqInfo_addr),
    .io_reqInfo_size  (io_out_bits_memReqInfo_size),
    .io_reqInfo_wstrb (io_out_bits_memReqInfo_wstrb),
    .io_reqInfo_wdata (io_out_bits_memReqInfo_wdata),
    .io_op1           (io_in_bits_op1),
    .io_op2           (io_in_bits_op2),
    .io_inst_wb       (io_in_bits_inst_wb),
    .io_inst_fu       (io_in_bits_inst_fu),
    .io_inst_fuop     (io_in_bits_inst_fuop),
    .io_inst_imm      (io_in_bits_inst_imm),
    .io_ctrl_ex       (io_ctrl_ex),
    .io_exLoad        (_MemReq_io_exLoad),
    .io_exStore       (_MemReq_io_exStore),
    .io_badvaddr      (_MemReq_io_badvaddr),
    .io_memByte       (io_out_bits_memByte)
  );
  assign io_binfo_bwen = _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :30:22
  assign io_dHazard_wen = io_in_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_dHazard_waddr = rd;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :97:15
  assign io_dHazard_wdata = data;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :78:43
  assign io_dHazard_isload =
    io_in_bits_inst_fu == 4'h6 & io_in_bits_inst_wb & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :78:43, :106:{38,66,69}
  assign io_ctrlreq_block =
    _MulDiv_io_block | _io_ctrlreq_block_T & cp0ismfc0 & io_memory_isMTC0;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :28:22, :69:35, :98:19, :109:36, :110:62
  assign io_ctrlreq_branchPause = _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :30:22
  assign io_rCp0_addr = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_rCp0_sel = io_in_bits_inst_imm[2:0];	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :70:33
  assign io_fetch_isBr = io_in_bits_inst_fu == 4'h2 & _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :30:22, :78:43, :129:{34,45}
  assign io_out_bits_debug_pc = io_in_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_slot = io_in_bits_slot;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_exInfo_en = _ALU_io_ex | _GEN | io_in_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :27:22, :35:27, :116:16, :117:19, :119:29, :120:21, :123:30, :124:21
  assign io_out_bits_exInfo_eret = io_in_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_exInfo_excode =
    _ALU_io_ex
      ? 5'hC
      : _MemReq_io_exLoad ? 5'h4 : _MemReq_io_exStore ? 5'h5 : io_in_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :27:22, :31:22, :35:27, :116:16, :118:19, :119:29, :121:21, :123:30, :125:21
  assign io_out_bits_exInfo_badvaddr =
    _ALU_io_ex | ~_GEN ? io_in_bits_exInfo_badvaddr : _MemReq_io_badvaddr;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :27:22, :31:22, :35:27, :116:16, :119:29, :120:21, :123:30, :124:21
  assign io_out_bits_exInfo_pc = io_in_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_inst_wb = io_in_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_inst_fu = io_in_bits_inst_fu;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_inst_fuop = io_in_bits_inst_fuop;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7
  assign io_out_bits_inst_rd = rd;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :97:15
  assign io_out_bits_exSel = io_in_bits_inst_imm[2:0];	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :70:33
  assign io_out_bits_data = data;	// src/main/scala/cpu/core/pipeline/top/ExecuteUnit.scala:11:7, :78:43
endmodule

module MemAccess(	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  input         io_reqInfo_valid,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
                io_reqInfo_wen,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [31:0] io_reqInfo_addr,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [2:0]  io_reqInfo_size,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [3:0]  io_reqInfo_wstrb,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [31:0] io_reqInfo_wdata,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output        io_dCache_unmappped,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
                io_dCache_req_info_valid,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
                io_dCache_req_info_wen,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output [31:0] io_dCache_req_info_addr,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output [2:0]  io_dCache_req_info_size,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output [3:0]  io_dCache_req_info_wstrb,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output [31:0] io_dCache_req_info_wdata,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [31:0] io_dCache_resp_data,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output        io_dCache_coreReady,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input         io_inst_wb,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [31:0] io_data,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input  [1:0]  io_memByte,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  input         io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
                io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
  output [31:0] io_out	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:11:14
);

  wire [31:0]      _word_T_17 =
    {{24{io_dCache_resp_data[31]}}, io_dCache_resp_data[31:24]};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:33:42, src/main/scala/cpu/utils/Functions.scala:12:{15,20,38}
  wire [3:0][31:0] _GEN =
    {{_word_T_17},
     {{{24{io_dCache_resp_data[23]}}, io_dCache_resp_data[23:16]}},
     {{{24{io_dCache_resp_data[15]}}, io_dCache_resp_data[15:8]}},
     {{{24{io_dCache_resp_data[7]}}, io_dCache_resp_data[7:0]}}};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:28:45, :30:42, :31:42, :32:42, src/main/scala/cpu/utils/Functions.scala:12:{15,20,38}
  wire [3:0][7:0]  _GEN_0 =
    {{io_dCache_resp_data[31:24]},
     {io_dCache_resp_data[23:16]},
     {io_dCache_resp_data[15:8]},
     {io_dCache_resp_data[7:0]}};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:28:45, :30:42, :31:42, :32:42, :33:42, :36:46, src/main/scala/cpu/utils/Functions.scala:16:15
  wire [31:0]      _word_T_41 = {24'h0, _GEN_0[io_memByte]};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:28:45, :36:46, src/main/scala/cpu/utils/Functions.scala:12:20, :16:15
  wire [31:0]      _word_T_51 =
    io_memByte[1]
      ? {{16{io_dCache_resp_data[31]}}, io_dCache_resp_data[31:16]}
      : {{16{io_dCache_resp_data[15]}}, io_dCache_resp_data[15:0]};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:44:22, :45:21, :46:29, :47:29, src/main/scala/cpu/utils/Functions.scala:12:{15,20,38}
  wire [31:0]      _word_T_59 =
    {16'h0, io_memByte[1] ? io_dCache_resp_data[31:16] : io_dCache_resp_data[15:0]};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:45:21, :46:29, :47:29, :49:23, src/main/scala/cpu/utils/Functions.scala:12:20, :16:15
  wire             _word_T_60 = io_inst_fuop == 4'h4;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:26:33
  wire             _word_T_62 = io_inst_fuop == 4'h5;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:26:33
  wire             _word_T_64 = io_inst_fuop == 4'h6;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:21:27, :26:33
  wire             _word_T_66 = io_inst_fuop == 4'h7;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:26:33
  wire [31:0]      word =
    io_inst_fuop[2]
      ? (_word_T_66
           ? _word_T_59
           : _word_T_64
               ? _word_T_51
               : _word_T_62 ? _word_T_41 : _word_T_60 ? _GEN[io_memByte] : 32'h0)
      : io_dCache_resp_data;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:23:17, :24:18, :26:33, :28:45, :36:46, :44:22, :49:23, src/main/scala/cpu/utils/Functions.scala:16:15
  wire [3:0][31:0] _GEN_1 =
    {{io_inst_fuop[2]
        ? (_word_T_66
             ? _word_T_59
             : _word_T_64
                 ? _word_T_51
                 : _word_T_62 ? _word_T_41 : _word_T_60 ? _word_T_17 : 32'h0)
        : io_dCache_resp_data},
     {{word[23:0], io_data[7:0]}},
     {{word[15:0], io_data[15:0]}},
     {{word[7:0], io_data[23:0]}}};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:23:17, :24:18, :26:33, :28:45, :36:46, :44:22, :49:23, :61:46, :63:{27,32,47}, :64:{27,32,48}, :65:{27,32,48}, src/main/scala/cpu/utils/Functions.scala:12:15, :16:15
  wire [3:0][31:0] _GEN_2 =
    {{{io_data[31:8], word[31:24]}},
     {{io_data[31:16], word[31:16]}},
     {{io_data[31:24], word[31:8]}},
     {word}};	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:23:17, :28:45, :69:46, :72:{27,35,49}, :73:{27,35,49}, :74:{27,35,48}
  assign io_dCache_unmappped = io_reqInfo_addr[31] & io_reqInfo_addr[31:30] != 2'h3;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7, src/main/scala/cpu/utils/Functions.scala:41:{17,25,33}
  assign io_dCache_req_info_valid = io_reqInfo_valid;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  assign io_dCache_req_info_wen = io_reqInfo_wen;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  assign io_dCache_req_info_addr = io_reqInfo_addr;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  assign io_dCache_req_info_size = io_reqInfo_size;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  assign io_dCache_req_info_wstrb = io_reqInfo_wstrb;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  assign io_dCache_req_info_wdata = io_reqInfo_wdata;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7
  assign io_dCache_coreReady = ~io_ctrl_stall & ~io_ctrl_cache_iStall;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7, :82:{26,41,44}
  assign io_out =
    io_inst_fu == 4'h6 & io_inst_wb
      ? (io_inst_fuop == 4'h2
           ? _GEN_2[io_memByte]
           : io_inst_fuop == 4'h1 ? _GEN_1[io_memByte] : word)
      : io_data;	// src/main/scala/cpu/core/pipeline/components/memory/MemAccess.scala:10:7, :21:{27,38}, :23:17, :28:45, :57:17, :59:34, :61:46, :69:46
endmodule

module MemoryUnit(	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  output        io_dCache_unmappped,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_dCache_req_info_valid,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_dCache_req_info_wen,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [31:0] io_dCache_req_info_addr,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [2:0]  io_dCache_req_info_size,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [3:0]  io_dCache_req_info_wstrb,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [31:0] io_dCache_req_info_wdata,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [31:0] io_dCache_resp_data,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output        io_dCache_coreReady,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input         io_dCache_stall,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output        io_dHazard_wen,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [4:0]  io_dHazard_waddr,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [31:0] io_dHazard_wdata,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output        io_ctrlreq_block,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_execute_isMTC0,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input         io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [31:0] io_in_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input         io_in_bits_slot,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_in_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_in_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [4:0]  io_in_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [31:0] io_in_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_in_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input         io_in_bits_inst_wb,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [3:0]  io_in_bits_inst_fu,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_in_bits_inst_fuop,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [4:0]  io_in_bits_inst_rd,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input         io_in_bits_memReqInfo_valid,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_in_bits_memReqInfo_wen,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [31:0] io_in_bits_memReqInfo_addr,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [2:0]  io_in_bits_memReqInfo_size,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [3:0]  io_in_bits_memReqInfo_wstrb,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [31:0] io_in_bits_memReqInfo_wdata,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [1:0]  io_in_bits_memByte,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [2:0]  io_in_bits_exSel,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  input  [31:0] io_in_bits_data,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [31:0] io_out_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output        io_out_bits_slot,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_out_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_out_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [4:0]  io_out_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [31:0] io_out_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_out_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output        io_out_bits_inst_wb,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [3:0]  io_out_bits_inst_fu,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
                io_out_bits_inst_fuop,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [4:0]  io_out_bits_inst_rd,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [2:0]  io_out_bits_exSel,	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
  output [31:0] io_out_bits_data	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:12:14
);

  wire [31:0] _MemAccess_io_out;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:25:25
  MemAccess MemAccess (	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:25:25
    .io_reqInfo_valid         (io_in_bits_memReqInfo_valid),
    .io_reqInfo_wen           (io_in_bits_memReqInfo_wen),
    .io_reqInfo_addr          (io_in_bits_memReqInfo_addr),
    .io_reqInfo_size          (io_in_bits_memReqInfo_size),
    .io_reqInfo_wstrb         (io_in_bits_memReqInfo_wstrb),
    .io_reqInfo_wdata         (io_in_bits_memReqInfo_wdata),
    .io_dCache_unmappped      (io_dCache_unmappped),
    .io_dCache_req_info_valid (io_dCache_req_info_valid),
    .io_dCache_req_info_wen   (io_dCache_req_info_wen),
    .io_dCache_req_info_addr  (io_dCache_req_info_addr),
    .io_dCache_req_info_size  (io_dCache_req_info_size),
    .io_dCache_req_info_wstrb (io_dCache_req_info_wstrb),
    .io_dCache_req_info_wdata (io_dCache_req_info_wdata),
    .io_dCache_resp_data      (io_dCache_resp_data),
    .io_dCache_coreReady      (io_dCache_coreReady),
    .io_inst_wb               (io_in_bits_inst_wb),
    .io_inst_fu               (io_in_bits_inst_fu),
    .io_inst_fuop             (io_in_bits_inst_fuop),
    .io_data                  (io_in_bits_data),
    .io_memByte               (io_in_bits_memByte),
    .io_ctrl_stall            (io_ctrl_stall),
    .io_ctrl_cache_iStall     (io_ctrl_cache_iStall),
    .io_out                   (_MemAccess_io_out)
  );
  assign io_dHazard_wen = io_in_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_dHazard_waddr = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_dHazard_wdata = _MemAccess_io_out;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7, :25:25
  assign io_ctrlreq_block = io_dCache_stall;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_execute_isMTC0 = io_in_bits_inst_fu == 4'h7 & io_in_bits_inst_fuop == 4'h5;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7, :38:{38,48,67}
  assign io_out_bits_debug_pc = io_in_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_slot = io_in_bits_slot;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_exInfo_en = io_in_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_exInfo_eret = io_in_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_exInfo_excode = io_in_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_exInfo_badvaddr = io_in_bits_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_exInfo_pc = io_in_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_inst_wb = io_in_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_inst_fu = io_in_bits_inst_fu;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_inst_fuop = io_in_bits_inst_fuop;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_inst_rd = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_exSel = io_in_bits_exSel;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7
  assign io_out_bits_data = _MemAccess_io_out;	// src/main/scala/cpu/core/pipeline/top/MemoryUnit.scala:11:7, :25:25
endmodule

module WriteBackUnit(	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  output        io_dHazard_wen,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [4:0]  io_dHazard_waddr,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [31:0] io_dHazard_wdata,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output        io_ctrlreq_clear,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input         io_ctrl_cache_iStall,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output        io_cp0_exout_en,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_cp0_exout_slot,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_cp0_exout_eret,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [4:0]  io_cp0_exout_excode,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [31:0] io_cp0_exout_badvaddr,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_cp0_exout_pc,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output        io_cp0_wCp0_en,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [31:0] io_cp0_wCp0_data,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [4:0]  io_cp0_wCp0_addr,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [2:0]  io_cp0_wCp0_sel,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input         io_cp0_exres_en,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_cp0_exres_eret,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_exe_slot,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_exe_ex,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_mem_slot,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_mem_ex,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [31:0] io_in_bits_debug_pc,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input         io_in_bits_slot,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_in_bits_exInfo_en,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_in_bits_exInfo_eret,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [4:0]  io_in_bits_exInfo_excode,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [31:0] io_in_bits_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_in_bits_exInfo_pc,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input         io_in_bits_inst_wb,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [3:0]  io_in_bits_inst_fu,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
                io_in_bits_inst_fuop,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [4:0]  io_in_bits_inst_rd,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [2:0]  io_in_bits_exSel,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  input  [31:0] io_in_bits_data,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output        io_out_wen,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [31:0] io_out_wdata,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [4:0]  io_out_waddr,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [31:0] io_debug_wb_pc,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [3:0]  io_debug_wb_rf_wen,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [4:0]  io_debug_wb_rf_wnum,	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
  output [31:0] io_debug_wb_rf_wdata	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:10:14
);

  wire io_out_wen_0 = ~io_cp0_exres_en & io_in_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:40:{19,36}
  assign io_dHazard_wen = io_in_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_dHazard_waddr = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_dHazard_wdata = io_in_bits_data;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_ctrlreq_clear = io_cp0_exres_en | io_cp0_exres_eret;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7, :69:39
  assign io_cp0_exout_en =
    ~(io_exe_slot & io_exe_ex | io_mem_slot & io_mem_ex) & io_in_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7, :45:27, :50:{21,35,51,66}, :51:15, :53:16, :54:17
  assign io_cp0_exout_slot = io_in_bits_slot;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_cp0_exout_eret = io_in_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_cp0_exout_excode = io_in_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_cp0_exout_badvaddr = io_in_bits_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_cp0_exout_pc =
    io_in_bits_exInfo_pc == 32'h0 ? io_in_bits_debug_pc : io_in_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7, :45:27, :47:{24,33}, :48:15
  assign io_cp0_wCp0_en =
    io_in_bits_inst_fu == 4'h7 & io_in_bits_inst_fuop == 4'h5 & ~io_ctrl_cache_iStall;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7, :59:35, :60:21, :61:11, :62:5
  assign io_cp0_wCp0_data = io_in_bits_data;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_cp0_wCp0_addr = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_cp0_wCp0_sel = io_in_bits_exSel;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_out_wen = io_out_wen_0;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7, :40:36
  assign io_out_wdata = io_in_bits_data;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_out_waddr = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_debug_wb_pc = io_in_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_debug_wb_rf_wen = {4{io_out_wen_0 & ~io_ctrl_cache_iStall}};	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7, :40:36, :62:5, :74:{30,42}
  assign io_debug_wb_rf_wnum = io_in_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
  assign io_debug_wb_rf_wdata = io_in_bits_data;	// src/main/scala/cpu/core/pipeline/top/WriteBackUnit.scala:9:7
endmodule

module StallFlushCtrl(	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:7
  input        io_ifreq_block,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_idreq_block,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_exereq_block,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_exereq_branchPause,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_memreq_block,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_wbreq_clear,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
  output [4:0] io_stall,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_bubble,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
               io_flush	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:10:14
);

  assign io_stall =
    {io_ifreq_block | io_idreq_block | io_exereq_block | io_memreq_block,
     io_idreq_block | io_exereq_block | io_memreq_block,
     io_exereq_block | io_memreq_block,
     io_memreq_block,
     1'h0};	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:7, :10:14, :36:49, :40:38, :44:28, :56:19
  assign io_bubble =
    {1'h0,
     io_ifreq_block | io_exereq_branchPause,
     io_idreq_block,
     io_exereq_block,
     io_memreq_block};	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:7, :10:14, :41:27, :58:19
  assign io_flush = {5{io_wbreq_clear}};	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:7, :57:19
endmodule

module ExCtrl(	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:7
  input        io_exID_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exID_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exEXE_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exEXE_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exMEM_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exMEM_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exWB_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
               io_exWB_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
  output [4:0] io_out	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:10:14
);

  assign io_out =
    {io_exID_en | io_exEXE_en | io_exMEM_en | io_exWB_en | io_exID_eret | io_exEXE_eret
       | io_exMEM_eret | io_exWB_eret,
     io_exEXE_en | io_exMEM_en | io_exWB_en | io_exID_eret | io_exEXE_eret | io_exMEM_eret
       | io_exWB_eret,
     io_exMEM_en | io_exWB_en | io_exEXE_eret | io_exMEM_eret | io_exWB_eret,
     io_exWB_en | io_exMEM_eret | io_exWB_eret,
     io_exWB_eret};	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:7, :30:79, :31:69, :32:49, :33:29, :35:17
endmodule

module CP0(	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
                aresetn,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
                io_wb_en,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
                io_wb_slot,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
                io_wb_eret,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [4:0]  io_wb_excode,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [31:0] io_wb_badvaddr,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
                io_wb_pc,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input         io_write_en,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [31:0] io_write_data,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [4:0]  io_write_addr,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [2:0]  io_write_sel,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [4:0]  io_read_addr,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input  [2:0]  io_read_sel,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  output [31:0] io_read_data,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  output        io_fetch_isex,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
                io_fetch_eret,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  output [31:0] io_fetch_eretpc,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  input         io_stall,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
  output        io_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
                io_exInfo_eret	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
);

  reg  [31:0] rBadVAddr;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30
  reg  [31:0] rCount;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:68:30
  reg  [31:0] rCompare;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:87:30
  reg  [8:0]  rStatus_x1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_Bev;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg  [5:0]  rStatus_x2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_3;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_4;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_5;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_6;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IM_7;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg  [5:0]  rStatus_x3;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_EXL;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rStatus_IE;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30
  reg         rCause_BD;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_TI;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg  [13:0] rCause_x1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_3;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_4;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_5;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_6;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_IP_7;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg         rCause_x2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg  [4:0]  rCause_ExcCode;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg  [1:0]  rCause_x3;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
  reg  [31:0] rEPC;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30
  reg         timeOut;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:66:24
  wire        _GEN = io_wb_eret & (|(rEPC[1:0]));	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:86:{19,30,37}
  wire        except_eret = ~_GEN & io_wb_eret;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:84:27, :86:{19,50}, :88:21
  wire        hasInt =
    (|({rCause_IP_7,
        rCause_IP_6,
        rCause_IP_5,
        rCause_IP_4,
        rCause_IP_3,
        rCause_IP_2,
        rCause_IP_1,
        rCause_IP_0}
       & {rStatus_IM_7,
          rStatus_IM_6,
          rStatus_IM_5,
          rStatus_IM_4,
          rStatus_IM_3,
          rStatus_IM_2,
          rStatus_IM_1,
          rStatus_IM_0})) & rStatus_IE & ~rStatus_EXL;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:95:{21,34,51,65}, :96:{29,32}
  wire        except_en = hasInt | _GEN | io_wb_en;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:84:27, :86:{19,50}, :87:21, :96:29, :97:16, :98:19
  wire [7:0]  readpos = {io_read_addr, io_read_sel};	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:123:20
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      rBadVAddr <= 32'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30
      rCount <= 32'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30, :68:30
      rCompare <= 32'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30, :87:30
      rStatus_x1 <= 9'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_Bev <= 1'h1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :105:14
      rStatus_x2 <= 6'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_0 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_1 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_2 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_3 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_4 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_5 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_6 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IM_7 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_x3 <= 6'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_EXL <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rStatus_IE <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, :104:40
      rCause_BD <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_TI <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_x1 <= 14'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, :123:17
      rCause_IP_0 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_1 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_2 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_3 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_4 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_5 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_6 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_IP_7 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_x2 <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, :122:30
      rCause_ExcCode <= 5'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, :123:17
      rCause_x3 <= 2'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, :123:17
      rEPC <= 32'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30, :129:30
      timeOut <= 1'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:104:40, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:66:24
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      automatic logic [7:0] writepos;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21
      automatic logic       _GEN_0;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:54:21
      automatic logic       _GEN_1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
      automatic logic       _GEN_2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
      automatic logic       _GEN_3;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
      automatic logic       _GEN_4;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:36
      automatic logic       _GEN_5;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:77:16
      automatic logic       _GEN_6 = except_en & ~io_stall;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:63:49, :84:27, :86:50, :87:21, :97:16, :98:19, :105:18
      writepos = {io_write_addr, io_write_sel};	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21
      _GEN_0 = writepos == 8'h58;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :54:21
      _GEN_1 = io_write_en & writepos == 8'h60;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :52:21, :54:{21,35}
      _GEN_2 = _GEN_1 ? io_write_data[1] : rStatus_EXL;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:{10,27}, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
      _GEN_3 = io_write_en & writepos == 8'h68;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :52:21, :54:{21,35}
      _GEN_4 = rCount == rCompare & (|rCompare);	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:68:30, :87:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:{19,36,52}
      _GEN_5 = timeOut & ~io_stall;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:63:49, :66:24, :77:16
      if (_GEN_6) begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:105:18
        rBadVAddr <= _GEN ? rEPC : io_wb_badvaddr;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30, :129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:84:27, :86:{19,50}, :90:21
        rStatus_EXL <= ~rStatus_EXL | _GEN_2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35, :96:32, :108:28, :109:23
        rCause_ExcCode <= hasInt ? 5'h0 : _GEN ? 5'h4 : io_wb_excode;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, :123:17, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:84:27, :86:{19,50}, :89:21, :96:29, :97:16, :99:19
      end
      else begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:105:18
        if (io_write_en & writepos == 8'h40)	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :61:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :52:21, :54:{21,35}
          rBadVAddr <= io_write_data;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30
        rStatus_EXL <= ~(except_eret & ~io_stall) & _GEN_2;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35, :63:49, :84:27, :86:50, :88:21, :113:{26,40}, :114:21
        if (_GEN_3)	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
          rCause_ExcCode <= io_write_data[6:2];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
      end
      if (writepos != 8'h48 & ~io_stall)	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :54:21, :63:{30,46,49}
        rCount <= rCount + 32'h1;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:68:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:63:87
      else if (io_write_en & writepos == 8'h48)	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :68:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :52:21, :54:{21,35}
        rCount <= io_write_data;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:68:30
      if (io_write_en & _GEN_0)	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :87:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:{21,35}
        rCompare <= io_write_data;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:87:30
      if (_GEN_1) begin	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
        rStatus_x1 <= io_write_data[31:23];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_Bev <= io_write_data[22];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_x2 <= io_write_data[21:16];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_0 <= io_write_data[8];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_1 <= io_write_data[9];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_2 <= io_write_data[10];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_3 <= io_write_data[11];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_4 <= io_write_data[12];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_5 <= io_write_data[13];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_6 <= io_write_data[14];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IM_7 <= io_write_data[15];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_x3 <= io_write_data[7:2];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
        rStatus_IE <= io_write_data[0];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :103:30
      end
      if (_GEN_6 & ~rStatus_EXL) begin	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :96:32, :105:{18,32}, :108:28, :110:23
        rCause_BD <= io_wb_slot;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
        if (io_wb_slot)	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:14
          rEPC <= (_GEN ? rEPC : io_wb_pc) - 32'h4;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:84:27, :86:{19,50}, :91:21, :111:53
        else if (~_GEN)	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:84:27, :86:{19,50}, :88:21
          rEPC <= io_wb_pc;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30
      end
      else begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :105:32, :108:28, :110:23
        if (_GEN_3)	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
          rCause_BD <= io_write_data[31];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        if (io_write_en & writepos == 8'h70)	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:51:21, :52:21, :54:{21,35}
          rEPC <= io_write_data;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30
      end
      rCause_TI <=
        _GEN_5 | ~(_GEN_0 & io_write_en)
        & (_GEN_4 & ~io_stall | (_GEN_3 ? io_write_data[30] : rCause_TI));	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:{10,27}, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:{21,35}, :67:{36,61}, :68:20, :71:21, :74:{35,51}, :75:19, :77:{16,30}, :78:19
      if (_GEN_3) begin	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:10, :122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:52:21, :54:35
        rCause_x1 <= io_write_data[29:16];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_0 <= io_write_data[8];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_1 <= io_write_data[9];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_2 <= io_write_data[10];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_3 <= io_write_data[11];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_4 <= io_write_data[12];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_5 <= io_write_data[13];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_IP_6 <= io_write_data[14];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_x2 <= io_write_data[7];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
        rCause_x3 <= io_write_data[1:0];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:13:27, :122:30
      end
      rCause_IP_7 <= rCause_TI;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30
      timeOut <= ~_GEN_5 & (_GEN_4 & io_stall | timeOut);	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:66:24, :67:{36,61}, :68:20, :69:15, :77:{16,30}, :79:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        end	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rBadVAddr = _RANDOM[3'h0];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCount = _RANDOM[3'h1];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:68:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCompare = _RANDOM[3'h2];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:87:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_x1 = _RANDOM[3'h3][8:0];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_Bev = _RANDOM[3'h3][9];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_x2 = _RANDOM[3'h3][15:10];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_0 = _RANDOM[3'h3][16];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_1 = _RANDOM[3'h3][17];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_2 = _RANDOM[3'h3][18];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_3 = _RANDOM[3'h3][19];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_4 = _RANDOM[3'h3][20];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_5 = _RANDOM[3'h3][21];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_6 = _RANDOM[3'h3][22];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IM_7 = _RANDOM[3'h3][23];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_x3 = _RANDOM[3'h3][29:24];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_EXL = _RANDOM[3'h3][30];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rStatus_IE = _RANDOM[3'h3][31];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:103:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_BD = _RANDOM[3'h4][0];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_TI = _RANDOM[3'h4][1];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_x1 = _RANDOM[3'h4][15:2];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_0 = _RANDOM[3'h4][16];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_1 = _RANDOM[3'h4][17];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_2 = _RANDOM[3'h4][18];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_3 = _RANDOM[3'h4][19];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_4 = _RANDOM[3'h4][20];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_5 = _RANDOM[3'h4][21];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_6 = _RANDOM[3'h4][22];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_IP_7 = _RANDOM[3'h4][23];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_x2 = _RANDOM[3'h4][24];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_ExcCode = _RANDOM[3'h4][29:25];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rCause_x3 = _RANDOM[3'h4][31:30];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:122:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        rEPC = _RANDOM[3'h5];	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
        timeOut = _RANDOM[3'h6][1];	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7, :66:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_data =
    readpos == 8'h70
      ? rEPC
      : readpos == 8'h68
          ? {rCause_BD,
             rCause_TI,
             rCause_x1,
             rCause_IP_7,
             rCause_IP_6,
             rCause_IP_5,
             rCause_IP_4,
             rCause_IP_3,
             rCause_IP_2,
             rCause_IP_1,
             rCause_IP_0,
             rCause_x2,
             rCause_ExcCode,
             rCause_x3}
          : readpos == 8'h60
              ? {rStatus_x1,
                 rStatus_Bev,
                 rStatus_x2,
                 rStatus_IM_7,
                 rStatus_IM_6,
                 rStatus_IM_5,
                 rStatus_IM_4,
                 rStatus_IM_3,
                 rStatus_IM_2,
                 rStatus_IM_1,
                 rStatus_IM_0,
                 rStatus_x3,
                 rStatus_EXL,
                 rStatus_IE}
              : readpos == 8'h58
                  ? rCompare
                  : readpos == 8'h48 ? rCount : readpos == 8'h40 ? rBadVAddr : 32'h0;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:61:30, :68:30, :87:30, :103:30, :122:30, :129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7, :54:21, :123:20, :124:42, :125:39
  assign io_fetch_isex = except_en;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7, :84:27, :86:50, :87:21, :97:16, :98:19
  assign io_fetch_eret = except_eret;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7, :84:27, :86:50, :88:21
  assign io_fetch_eretpc = rEPC;	// src/main/scala/cpu/common/bundles/BundlesCP0.scala:129:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7
  assign io_exInfo_en = except_en;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7, :84:27, :86:50, :87:21, :97:16, :98:19
  assign io_exInfo_eret = except_eret;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:11:7, :84:27, :86:50, :88:21
endmodule

module CoreTop(	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
  input         aclk,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
                aresetn,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
  output        io_iCache_unmappped,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
                io_iCache_valid,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [31:0] io_iCache_addr,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output        io_iCache_coreReady,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  input  [31:0] io_iCache_data,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  input         io_iCache_stall,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output        io_dCache_unmappped,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
                io_dCache_req_info_valid,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
                io_dCache_req_info_wen,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [31:0] io_dCache_req_info_addr,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [2:0]  io_dCache_req_info_size,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [3:0]  io_dCache_req_info_wstrb,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [31:0] io_dCache_req_info_wdata,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  input  [31:0] io_dCache_resp_data,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output        io_dCache_coreReady,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  input         io_dCache_stall,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [31:0] io_debug_wb_pc,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [3:0]  io_debug_wb_rf_wen,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [4:0]  io_debug_wb_rf_wnum,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
  output [31:0] io_debug_wb_rf_wdata	// src/main/scala/cpu/core/pipeline/CoreTop.scala:17:14
);

  wire [31:0] _CP0_io_read_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
  wire        _CP0_io_fetch_isex;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
  wire        _CP0_io_fetch_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
  wire [31:0] _CP0_io_fetch_eretpc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
  wire        _CP0_io_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
  wire        _CP0_io_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
  wire [4:0]  _ExCtrl_io_out;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:33:22
  wire [4:0]  _StallFlushCtrl_io_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22
  wire [4:0]  _StallFlushCtrl_io_bubble;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22
  wire [4:0]  _StallFlushCtrl_io_flush;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22
  wire        _WriteBackUnit_io_dHazard_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [4:0]  _WriteBackUnit_io_dHazard_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [31:0] _WriteBackUnit_io_dHazard_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _WriteBackUnit_io_ctrlreq_clear;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _WriteBackUnit_io_cp0_exout_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _WriteBackUnit_io_cp0_exout_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _WriteBackUnit_io_cp0_exout_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [4:0]  _WriteBackUnit_io_cp0_exout_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [31:0] _WriteBackUnit_io_cp0_exout_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [31:0] _WriteBackUnit_io_cp0_exout_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _WriteBackUnit_io_cp0_wCp0_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [31:0] _WriteBackUnit_io_cp0_wCp0_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [4:0]  _WriteBackUnit_io_cp0_wCp0_addr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [2:0]  _WriteBackUnit_io_cp0_wCp0_sel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _WriteBackUnit_io_out_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [31:0] _WriteBackUnit_io_out_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire [4:0]  _WriteBackUnit_io_out_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
  wire        _MemoryUnit_io_dHazard_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [4:0]  _MemoryUnit_io_dHazard_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [31:0] _MemoryUnit_io_dHazard_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _MemoryUnit_io_ctrlreq_block;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _MemoryUnit_io_execute_isMTC0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [31:0] _MemoryUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _MemoryUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _MemoryUnit_io_out_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _MemoryUnit_io_out_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [4:0]  _MemoryUnit_io_out_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [31:0] _MemoryUnit_io_out_bits_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [31:0] _MemoryUnit_io_out_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _MemoryUnit_io_out_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [3:0]  _MemoryUnit_io_out_bits_inst_fu;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [3:0]  _MemoryUnit_io_out_bits_inst_fuop;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [4:0]  _MemoryUnit_io_out_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [2:0]  _MemoryUnit_io_out_bits_exSel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire [31:0] _MemoryUnit_io_out_bits_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
  wire        _ExecuteUnit_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_dHazard_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [4:0]  _ExecuteUnit_io_dHazard_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_dHazard_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_dHazard_isload;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_ctrlreq_block;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_ctrlreq_branchPause;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [4:0]  _ExecuteUnit_io_rCp0_addr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [2:0]  _ExecuteUnit_io_rCp0_sel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_fetch_isBr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_decode_bres_isb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_decode_bres_bwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [5:0]  _ExecuteUnit_io_decode_bres_index;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_out_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_out_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [4:0]  _ExecuteUnit_io_out_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_out_bits_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_out_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_out_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [3:0]  _ExecuteUnit_io_out_bits_inst_fu;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [3:0]  _ExecuteUnit_io_out_bits_inst_fuop;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [4:0]  _ExecuteUnit_io_out_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_out_bits_memReqInfo_valid;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _ExecuteUnit_io_out_bits_memReqInfo_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_out_bits_memReqInfo_addr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [2:0]  _ExecuteUnit_io_out_bits_memReqInfo_size;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [3:0]  _ExecuteUnit_io_out_bits_memReqInfo_wstrb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_out_bits_memReqInfo_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [1:0]  _ExecuteUnit_io_out_bits_memByte;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [2:0]  _ExecuteUnit_io_out_bits_exSel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire [31:0] _ExecuteUnit_io_out_bits_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
  wire        _DecodeUnit_io_jinfo_jwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_jinfo_jwaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_ctrlreq_block;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_fetch_isJmp;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [4:0]  _DecodeUnit_io_out_bits_exInfo_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_exInfo_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_inst_wb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [3:0]  _DecodeUnit_io_out_bits_inst_fu;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [3:0]  _DecodeUnit_io_out_bits_inst_fuop;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [4:0]  _DecodeUnit_io_out_bits_inst_rd;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_inst_op1;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_inst_op2;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_inst_imm;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_op1;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_op2;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _DecodeUnit_io_out_bits_binfo_bwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [31:0] _DecodeUnit_io_out_bits_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire [4:0]  _DecodeUnit_io_out_bits_rtaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
  wire        _FetchUnit_io_ctrlreq_block;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
  wire [31:0] _FetchUnit_io_out_bits_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
  wire [31:0] _FetchUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
  wire        _FetchUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
  wire [31:0] _FetchUnit_io_out_bits_inst;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
  reg  [31:0] reg_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_slot;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_inst;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_slot;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_1_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_inst_wb;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_1_inst_fu;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_1_inst_fuop;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_1_inst_rd;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_inst_op1;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_inst_op2;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_inst_imm;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_op1;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_op2;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_1_binfo_bwen;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_1_binfo_bwaddr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_1_rtaddr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_2_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_2_slot;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_2_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_2_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_2_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_2_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_2_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_2_inst_wb;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_2_inst_fu;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_2_inst_fuop;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_2_inst_rd;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_2_memReqInfo_valid;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_2_memReqInfo_wen;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_2_memReqInfo_addr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [2:0]  reg_2_memReqInfo_size;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_2_memReqInfo_wstrb;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_2_memReqInfo_wdata;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [1:0]  reg_2_memByte;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [2:0]  reg_2_exSel;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_2_data;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_3_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_3_slot;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_3_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_3_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_3_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_3_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_3_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg         reg_3_inst_wb;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_3_inst_fu;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [3:0]  reg_3_inst_fuop;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [4:0]  reg_3_inst_rd;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [2:0]  reg_3_exSel;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  reg  [31:0] reg_3_data;	// src/main/scala/cpu/utils/StageConnect.scala:19:26
  always @(posedge aclk) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
    if (aresetn) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      reg_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_inst <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_inst_wb <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_1_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_1_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_inst_op1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_inst_op2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_inst_imm <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_op1 <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_op2 <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_binfo_bwen <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_binfo_bwaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_1_rtaddr <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_inst_wb <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_2_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_2_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_memReqInfo_valid <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_memReqInfo_wen <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_memReqInfo_addr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_memReqInfo_size <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_2_memReqInfo_wstrb <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_2_memReqInfo_wdata <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_2_memByte <= 2'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_2_exSel <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_2_data <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_inst_wb <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :17:14, :25:25, :26:25, :27:25, :28:25, :29:25, :32:22, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_3_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_3_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      reg_3_exSel <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
      reg_3_data <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
    end
    else begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      automatic logic stallSignal;	// src/main/scala/cpu/utils/StageConnect.scala:26:36
      automatic logic strongFlush = _StallFlushCtrl_io_flush[3] & ~io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :55:15, src/main/scala/cpu/utils/StageConnect.scala:30:{35,38}
      automatic logic weakFlush;	// src/main/scala/cpu/utils/StageConnect.scala:31:36
      automatic logic stallSignal_1;	// src/main/scala/cpu/utils/StageConnect.scala:26:36
      automatic logic strongFlush_1 = _StallFlushCtrl_io_flush[2] & ~io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :56:15, src/main/scala/cpu/utils/StageConnect.scala:30:{35,38}
      automatic logic weakFlush_1;	// src/main/scala/cpu/utils/StageConnect.scala:31:36
      automatic logic stallSignal_2;	// src/main/scala/cpu/utils/StageConnect.scala:26:36
      automatic logic strongFlush_2 = _StallFlushCtrl_io_flush[1] & ~io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :57:15, src/main/scala/cpu/utils/StageConnect.scala:30:{35,38}
      automatic logic weakFlush_2;	// src/main/scala/cpu/utils/StageConnect.scala:31:36
      automatic logic stallSignal_3;	// src/main/scala/cpu/utils/StageConnect.scala:26:36
      automatic logic strongFlush_3 = _StallFlushCtrl_io_flush[0] & ~io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :58:15, src/main/scala/cpu/utils/StageConnect.scala:30:{35,38}
      automatic logic weakFlush_3;	// src/main/scala/cpu/utils/StageConnect.scala:31:36
      stallSignal = _StallFlushCtrl_io_stall[3] | io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :49:15, src/main/scala/cpu/utils/StageConnect.scala:26:36
      weakFlush =
        _StallFlushCtrl_io_bubble[3] | _ExCtrl_io_out[3] | _StallFlushCtrl_io_flush[3];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :33:22, :55:15, :61:16, :88:13, src/main/scala/cpu/utils/StageConnect.scala:31:36
      stallSignal_1 = _StallFlushCtrl_io_stall[2] | io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :50:15, src/main/scala/cpu/utils/StageConnect.scala:26:36
      weakFlush_1 =
        _StallFlushCtrl_io_bubble[2] | _ExCtrl_io_out[2] | _StallFlushCtrl_io_flush[2];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :33:22, :56:15, :62:16, :89:13, src/main/scala/cpu/utils/StageConnect.scala:31:36
      stallSignal_2 = _StallFlushCtrl_io_stall[1] | io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :51:15, src/main/scala/cpu/utils/StageConnect.scala:26:36
      weakFlush_2 =
        _StallFlushCtrl_io_bubble[1] | _ExCtrl_io_out[1] | _StallFlushCtrl_io_flush[1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :33:22, :57:15, :63:16, :90:13, src/main/scala/cpu/utils/StageConnect.scala:31:36
      stallSignal_3 = _StallFlushCtrl_io_stall[0] | io_iCache_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :52:15, src/main/scala/cpu/utils/StageConnect.scala:26:36
      weakFlush_3 =
        _StallFlushCtrl_io_bubble[0] | _ExCtrl_io_out[0] | _StallFlushCtrl_io_flush[0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :33:22, :58:15, :64:16, :91:13, src/main/scala/cpu/utils/StageConnect.scala:31:36
      if (strongFlush | stallSignal | weakFlush) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:26:36, :30:35, :31:36
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_pc <= _FetchUnit_io_out_bits_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_debug_pc <= _FetchUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_slot <= _FetchUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      reg_exInfo_en <= ~strongFlush & stallSignal & reg_exInfo_en;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35
      reg_exInfo_eret <= ~strongFlush & stallSignal & reg_exInfo_eret;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35
      if (strongFlush | ~stallSignal) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:26:36, :30:35
        reg_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      if (strongFlush)	// src/main/scala/cpu/utils/StageConnect.scala:30:35
        reg_inst <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      else if (~stallSignal)	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:26:36
        reg_inst <= weakFlush ? 32'h0 : _FetchUnit_io_out_bits_inst;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
      if (strongFlush_1 | stallSignal_1 | weakFlush_1) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:26:36, :30:35, :31:36
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_1_pc <= _DecodeUnit_io_out_bits_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_debug_pc <= _DecodeUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_slot <= _DecodeUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      reg_1_exInfo_en <=
        ~strongFlush_1
        & (stallSignal_1
             ? reg_1_exInfo_en
             : ~weakFlush_1 & _DecodeUnit_io_out_bits_exInfo_en);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_1_exInfo_eret <=
        ~strongFlush_1
        & (stallSignal_1
             ? reg_1_exInfo_eret
             : ~weakFlush_1 & _DecodeUnit_io_out_bits_exInfo_eret);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      if (strongFlush_1) begin	// src/main/scala/cpu/utils/StageConnect.scala:30:35
        reg_1_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_1_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_1_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_imm <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_op1 <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_op2 <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_binfo_bwaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_rtaddr <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      else if (~stallSignal_1) begin	// src/main/scala/cpu/utils/StageConnect.scala:26:36
        reg_1_exInfo_excode <= weakFlush_1 ? 5'h0 : _DecodeUnit_io_out_bits_exInfo_excode;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_exInfo_badvaddr <=
          weakFlush_1 ? 32'h0 : _DecodeUnit_io_out_bits_exInfo_badvaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_exInfo_pc <= weakFlush_1 ? 32'h0 : _DecodeUnit_io_out_bits_exInfo_pc;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_inst_fu <= weakFlush_1 ? 4'h0 : _DecodeUnit_io_out_bits_inst_fu;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_1_inst_fuop <= weakFlush_1 ? 4'h0 : _DecodeUnit_io_out_bits_inst_fuop;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_1_inst_rd <= weakFlush_1 ? 5'h0 : _DecodeUnit_io_out_bits_inst_rd;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_inst_imm <= weakFlush_1 ? 32'h0 : _DecodeUnit_io_out_bits_inst_imm;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_op1 <= weakFlush_1 ? 32'h0 : _DecodeUnit_io_out_bits_op1;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_op2 <= weakFlush_1 ? 32'h0 : _DecodeUnit_io_out_bits_op2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_binfo_bwaddr <= weakFlush_1 ? 32'h0 : _DecodeUnit_io_out_bits_binfo_bwaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_1_rtaddr <= weakFlush_1 ? 5'h0 : _DecodeUnit_io_out_bits_rtaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
      end
      reg_1_inst_wb <=
        ~strongFlush_1
        & (stallSignal_1
             ? reg_1_inst_wb
             : ~weakFlush_1 & _DecodeUnit_io_out_bits_inst_wb);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_1_inst_op1 <=
        ~strongFlush_1
        & (stallSignal_1
             ? reg_1_inst_op1
             : ~weakFlush_1 & _DecodeUnit_io_out_bits_inst_op1);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_1_inst_op2 <=
        ~strongFlush_1
        & (stallSignal_1
             ? reg_1_inst_op2
             : ~weakFlush_1 & _DecodeUnit_io_out_bits_inst_op2);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_1_binfo_bwen <=
        ~strongFlush_1
        & (stallSignal_1
             ? reg_1_binfo_bwen
             : ~weakFlush_1 & _DecodeUnit_io_out_bits_binfo_bwen);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      if (strongFlush_2 | stallSignal_2 | weakFlush_2) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:26:36, :30:35, :31:36
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_2_debug_pc <= _ExecuteUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_slot <= _ExecuteUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      reg_2_exInfo_en <=
        ~strongFlush_2
        & (stallSignal_2
             ? reg_2_exInfo_en
             : ~weakFlush_2 & _ExecuteUnit_io_out_bits_exInfo_en);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_2_exInfo_eret <=
        ~strongFlush_2
        & (stallSignal_2
             ? reg_2_exInfo_eret
             : ~weakFlush_2 & _ExecuteUnit_io_out_bits_exInfo_eret);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      if (strongFlush_2) begin	// src/main/scala/cpu/utils/StageConnect.scala:30:35
        reg_2_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_2_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_2_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_addr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_size <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_2_memReqInfo_wstrb <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_2_memReqInfo_wdata <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memByte <= 2'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_2_exSel <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_2_data <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      else if (~stallSignal_2) begin	// src/main/scala/cpu/utils/StageConnect.scala:26:36
        reg_2_exInfo_excode <=
          weakFlush_2 ? 5'h0 : _ExecuteUnit_io_out_bits_exInfo_excode;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_2_exInfo_badvaddr <=
          weakFlush_2 ? 32'h0 : _ExecuteUnit_io_out_bits_exInfo_badvaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_2_exInfo_pc <= weakFlush_2 ? 32'h0 : _ExecuteUnit_io_out_bits_exInfo_pc;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_2_inst_fu <= weakFlush_2 ? 4'h0 : _ExecuteUnit_io_out_bits_inst_fu;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_2_inst_fuop <= weakFlush_2 ? 4'h0 : _ExecuteUnit_io_out_bits_inst_fuop;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_2_inst_rd <= weakFlush_2 ? 5'h0 : _ExecuteUnit_io_out_bits_inst_rd;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_2_memReqInfo_addr <=
          weakFlush_2 ? 32'h0 : _ExecuteUnit_io_out_bits_memReqInfo_addr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_2_memReqInfo_size <=
          weakFlush_2 ? 3'h0 : _ExecuteUnit_io_out_bits_memReqInfo_size;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_2_memReqInfo_wstrb <=
          weakFlush_2 ? 4'h0 : _ExecuteUnit_io_out_bits_memReqInfo_wstrb;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_2_memReqInfo_wdata <=
          weakFlush_2 ? 32'h0 : _ExecuteUnit_io_out_bits_memReqInfo_wdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_2_memByte <= weakFlush_2 ? 2'h0 : _ExecuteUnit_io_out_bits_memByte;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_2_exSel <= weakFlush_2 ? 3'h0 : _ExecuteUnit_io_out_bits_exSel;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_2_data <= weakFlush_2 ? 32'h0 : _ExecuteUnit_io_out_bits_data;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
      end
      reg_2_inst_wb <=
        ~strongFlush_2
        & (stallSignal_2
             ? reg_2_inst_wb
             : ~weakFlush_2 & _ExecuteUnit_io_out_bits_inst_wb);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_2_memReqInfo_valid <=
        ~strongFlush_2
        & (stallSignal_2
             ? reg_2_memReqInfo_valid
             : ~weakFlush_2 & _ExecuteUnit_io_out_bits_memReqInfo_valid);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_2_memReqInfo_wen <=
        ~strongFlush_2
        & (stallSignal_2
             ? reg_2_memReqInfo_wen
             : ~weakFlush_2 & _ExecuteUnit_io_out_bits_memReqInfo_wen);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      if (strongFlush_3 | stallSignal_3 | weakFlush_3) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/utils/StageConnect.scala:26:36, :30:35, :31:36
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_3_debug_pc <= _MemoryUnit_io_out_bits_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_slot <= _MemoryUnit_io_out_bits_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      reg_3_exInfo_en <=
        ~strongFlush_3
        & (stallSignal_3
             ? reg_3_exInfo_en
             : ~weakFlush_3 & _MemoryUnit_io_out_bits_exInfo_en);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      reg_3_exInfo_eret <=
        ~strongFlush_3
        & (stallSignal_3
             ? reg_3_exInfo_eret
             : ~weakFlush_3 & _MemoryUnit_io_out_bits_exInfo_eret);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
      if (strongFlush_3) begin	// src/main/scala/cpu/utils/StageConnect.scala:30:35
        reg_3_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_3_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_3_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exSel <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26
        reg_3_data <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, src/main/scala/cpu/utils/StageConnect.scala:19:26
      end
      else if (~stallSignal_3) begin	// src/main/scala/cpu/utils/StageConnect.scala:26:36
        reg_3_exInfo_excode <= weakFlush_3 ? 5'h0 : _MemoryUnit_io_out_bits_exInfo_excode;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_3_exInfo_badvaddr <=
          weakFlush_3 ? 32'h0 : _MemoryUnit_io_out_bits_exInfo_badvaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_3_exInfo_pc <= weakFlush_3 ? 32'h0 : _MemoryUnit_io_out_bits_exInfo_pc;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_3_inst_fu <= weakFlush_3 ? 4'h0 : _MemoryUnit_io_out_bits_inst_fu;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_3_inst_fuop <= weakFlush_3 ? 4'h0 : _MemoryUnit_io_out_bits_inst_fuop;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_3_inst_rd <= weakFlush_3 ? 5'h0 : _MemoryUnit_io_out_bits_inst_rd;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, :28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
        reg_3_exSel <= weakFlush_3 ? 3'h0 : _MemoryUnit_io_out_bits_exSel;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:18:31, :19:26, :31:36
        reg_3_data <= weakFlush_3 ? 32'h0 : _MemoryUnit_io_out_bits_data;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25, :28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :31:36
      end
      reg_3_inst_wb <=
        ~strongFlush_3
        & (stallSignal_3
             ? reg_3_inst_wb
             : ~weakFlush_3 & _MemoryUnit_io_out_bits_inst_wb);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25, src/main/scala/cpu/utils/StageConnect.scala:19:26, :26:36, :30:35, :31:36
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      automatic logic [31:0] _RANDOM[0:28];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
        for (logic [4:0] i = 5'h0; i < 5'h1D; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
        end	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
        reg_pc = _RANDOM[5'h0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_debug_pc = _RANDOM[5'h1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_slot = _RANDOM[5'h2][0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_en = _RANDOM[5'h2][1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_eret = _RANDOM[5'h2][3];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_excode = _RANDOM[5'h2][8:4];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_badvaddr = {_RANDOM[5'h2][31:9], _RANDOM[5'h3][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_exInfo_pc = {_RANDOM[5'h3][31:9], _RANDOM[5'h4][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_inst = {_RANDOM[5'h4][31:9], _RANDOM[5'h5][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_pc = {_RANDOM[5'h5][31:9], _RANDOM[5'h6][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_debug_pc = {_RANDOM[5'h6][31:9], _RANDOM[5'h7][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_slot = _RANDOM[5'h7][9];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_en = _RANDOM[5'h7][10];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_eret = _RANDOM[5'h7][12];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_excode = _RANDOM[5'h7][17:13];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_badvaddr = {_RANDOM[5'h7][31:18], _RANDOM[5'h8][17:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_exInfo_pc = {_RANDOM[5'h8][31:18], _RANDOM[5'h9][17:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_wb = _RANDOM[5'h9][18];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_fu = _RANDOM[5'h9][22:19];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_fuop = _RANDOM[5'h9][26:23];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_rd = _RANDOM[5'h9][31:27];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_op1 = _RANDOM[5'hA][0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_op2 = _RANDOM[5'hA][1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_inst_imm = {_RANDOM[5'hA][31:2], _RANDOM[5'hB][1:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_op1 = {_RANDOM[5'hB][31:2], _RANDOM[5'hC][1:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_op2 = {_RANDOM[5'hC][31:2], _RANDOM[5'hD][1:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_binfo_bwen = _RANDOM[5'hD][2];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_binfo_bwaddr = {_RANDOM[5'hD][31:3], _RANDOM[5'hE][2:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_1_rtaddr = _RANDOM[5'hE][12:8];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_debug_pc = {_RANDOM[5'hF][31:13], _RANDOM[5'h10][12:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_slot = _RANDOM[5'h10][13];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_en = _RANDOM[5'h10][14];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_eret = _RANDOM[5'h10][16];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_excode = _RANDOM[5'h10][21:17];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_badvaddr = {_RANDOM[5'h10][31:22], _RANDOM[5'h11][21:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exInfo_pc = {_RANDOM[5'h11][31:22], _RANDOM[5'h12][21:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_inst_wb = _RANDOM[5'h12][22];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_inst_fu = _RANDOM[5'h12][26:23];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_inst_fuop = _RANDOM[5'h12][30:27];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_inst_rd = {_RANDOM[5'h12][31], _RANDOM[5'h13][3:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_valid = _RANDOM[5'h13][4];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_wen = _RANDOM[5'h13][5];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_addr = {_RANDOM[5'h13][31:6], _RANDOM[5'h14][5:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_size = _RANDOM[5'h14][8:6];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_wstrb = _RANDOM[5'h14][12:9];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memReqInfo_wdata = {_RANDOM[5'h14][31:13], _RANDOM[5'h15][12:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_memByte = _RANDOM[5'h15][14:13];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_exSel = _RANDOM[5'h15][17:15];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_2_data = {_RANDOM[5'h15][31:28], _RANDOM[5'h16][27:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_debug_pc = {_RANDOM[5'h17][31:28], _RANDOM[5'h18][27:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_slot = _RANDOM[5'h18][28];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_en = _RANDOM[5'h18][29];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_eret = _RANDOM[5'h18][31];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_excode = _RANDOM[5'h19][4:0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_badvaddr = {_RANDOM[5'h19][31:5], _RANDOM[5'h1A][4:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exInfo_pc = {_RANDOM[5'h1A][31:5], _RANDOM[5'h1B][4:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_inst_wb = _RANDOM[5'h1B][5];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_inst_fu = _RANDOM[5'h1B][9:6];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_inst_fuop = _RANDOM[5'h1B][13:10];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_inst_rd = _RANDOM[5'h1B][18:14];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_exSel = _RANDOM[5'h1B][21:19];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
        reg_3_data = _RANDOM[5'h1C];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7, src/main/scala/cpu/utils/StageConnect.scala:19:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:16:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FetchUnit FetchUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
    .aclk                   (aclk),
    .aresetn                   (aresetn),
    .io_iCache_unmappped     (io_iCache_unmappped),
    .io_iCache_valid         (io_iCache_valid),
    .io_iCache_addr          (io_iCache_addr),
    .io_iCache_coreReady     (io_iCache_coreReady),
    .io_iCache_data          (io_iCache_data),
    .io_iCache_stall         (io_iCache_stall),
    .io_jinfo_jwen           (_DecodeUnit_io_jinfo_jwen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_jinfo_jwaddr         (_DecodeUnit_io_jinfo_jwaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_execute_binfo_bwen   (_ExecuteUnit_io_binfo_bwen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_execute_binfo_bwaddr (_ExecuteUnit_io_binfo_bwaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_decode_binfo_bwen    (_DecodeUnit_io_binfo_bwen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_decode_binfo_bwaddr  (_DecodeUnit_io_binfo_bwaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_cp0_isex             (_CP0_io_fetch_isex),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_cp0_eret             (_CP0_io_fetch_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_cp0_eretpc           (_CP0_io_fetch_eretpc),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_slotSignal_decode    (_DecodeUnit_io_fetch_isJmp),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_slotSignal_execute   (_ExecuteUnit_io_fetch_isBr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_ctrl_stall           (_StallFlushCtrl_io_stall[4]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :48:15
    .io_ctrl_flush           (_StallFlushCtrl_io_flush[4]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :54:15
    .io_ctrl_ex              (_ExCtrl_io_out[4]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:33:22, :87:13
    .io_ctrlreq_block        (_FetchUnit_io_ctrlreq_block),
    .io_out_bits_pc          (_FetchUnit_io_out_bits_pc),
    .io_out_bits_debug_pc    (_FetchUnit_io_out_bits_debug_pc),
    .io_out_bits_slot        (_FetchUnit_io_out_bits_slot),
    .io_out_bits_inst        (_FetchUnit_io_out_bits_inst)
  );
  DecodeUnit DecodeUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .aclk                       (aclk),
    .aresetn                       (aresetn),
    .io_wb_wen                   (_WriteBackUnit_io_out_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_wdata                 (_WriteBackUnit_io_out_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_waddr                 (_WriteBackUnit_io_out_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_jinfo_jwen               (_DecodeUnit_io_jinfo_jwen),
    .io_jinfo_jwaddr             (_DecodeUnit_io_jinfo_jwaddr),
    .io_ctrlreq_block            (_DecodeUnit_io_ctrlreq_block),
    .io_binfo_bwen               (_DecodeUnit_io_binfo_bwen),
    .io_binfo_bwaddr             (_DecodeUnit_io_binfo_bwaddr),
    .io_execute_bres_isb         (_ExecuteUnit_io_decode_bres_isb),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_execute_bres_bwen        (_ExecuteUnit_io_decode_bres_bwen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_execute_bres_index       (_ExecuteUnit_io_decode_bres_index),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_fetch_isJmp              (_DecodeUnit_io_fetch_isJmp),
    .io_exeDHazard_wen           (_ExecuteUnit_io_dHazard_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exeDHazard_waddr         (_ExecuteUnit_io_dHazard_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exeDHazard_wdata         (_ExecuteUnit_io_dHazard_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exeDHazard_isload        (_ExecuteUnit_io_dHazard_isload),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_memDHazard_wen           (_MemoryUnit_io_dHazard_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_memDHazard_waddr         (_MemoryUnit_io_dHazard_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_memDHazard_wdata         (_MemoryUnit_io_dHazard_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_wbDHazard_wen            (_WriteBackUnit_io_dHazard_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wbDHazard_waddr          (_WriteBackUnit_io_dHazard_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wbDHazard_wdata          (_WriteBackUnit_io_dHazard_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_ctrl_stall               (_StallFlushCtrl_io_stall[3]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :49:15
    .io_ctrl_cache_iStall        (io_iCache_stall),
    .io_ctrl_ex                  (_ExCtrl_io_out[3]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:33:22, :88:13
    .io_in_bits_pc               (reg_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_debug_pc         (reg_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_slot             (reg_slot),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_en        (reg_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_eret      (reg_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_excode    (reg_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_badvaddr  (reg_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_pc        (reg_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst             (reg_inst),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_out_bits_pc              (_DecodeUnit_io_out_bits_pc),
    .io_out_bits_debug_pc        (_DecodeUnit_io_out_bits_debug_pc),
    .io_out_bits_slot            (_DecodeUnit_io_out_bits_slot),
    .io_out_bits_exInfo_en       (_DecodeUnit_io_out_bits_exInfo_en),
    .io_out_bits_exInfo_eret     (_DecodeUnit_io_out_bits_exInfo_eret),
    .io_out_bits_exInfo_excode   (_DecodeUnit_io_out_bits_exInfo_excode),
    .io_out_bits_exInfo_badvaddr (_DecodeUnit_io_out_bits_exInfo_badvaddr),
    .io_out_bits_exInfo_pc       (_DecodeUnit_io_out_bits_exInfo_pc),
    .io_out_bits_inst_wb         (_DecodeUnit_io_out_bits_inst_wb),
    .io_out_bits_inst_fu         (_DecodeUnit_io_out_bits_inst_fu),
    .io_out_bits_inst_fuop       (_DecodeUnit_io_out_bits_inst_fuop),
    .io_out_bits_inst_rd         (_DecodeUnit_io_out_bits_inst_rd),
    .io_out_bits_inst_op1        (_DecodeUnit_io_out_bits_inst_op1),
    .io_out_bits_inst_op2        (_DecodeUnit_io_out_bits_inst_op2),
    .io_out_bits_inst_imm        (_DecodeUnit_io_out_bits_inst_imm),
    .io_out_bits_op1             (_DecodeUnit_io_out_bits_op1),
    .io_out_bits_op2             (_DecodeUnit_io_out_bits_op2),
    .io_out_bits_binfo_bwen      (_DecodeUnit_io_out_bits_binfo_bwen),
    .io_out_bits_binfo_bwaddr    (_DecodeUnit_io_out_bits_binfo_bwaddr),
    .io_out_bits_rtaddr          (_DecodeUnit_io_out_bits_rtaddr)
  );
  ExecuteUnit ExecuteUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .aclk                        (aclk),
    .aresetn                        (aresetn),
    .io_binfo_bwen                (_ExecuteUnit_io_binfo_bwen),
    .io_binfo_bwaddr              (_ExecuteUnit_io_binfo_bwaddr),
    .io_dHazard_wen               (_ExecuteUnit_io_dHazard_wen),
    .io_dHazard_waddr             (_ExecuteUnit_io_dHazard_waddr),
    .io_dHazard_wdata             (_ExecuteUnit_io_dHazard_wdata),
    .io_dHazard_isload            (_ExecuteUnit_io_dHazard_isload),
    .io_ctrlreq_block             (_ExecuteUnit_io_ctrlreq_block),
    .io_ctrlreq_branchPause       (_ExecuteUnit_io_ctrlreq_branchPause),
    .io_ctrl_stall                (_StallFlushCtrl_io_stall[2]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :50:15
    .io_ctrl_cache_iStall         (io_iCache_stall),
    .io_ctrl_ex                   (_ExCtrl_io_out[2]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:33:22, :89:13
    .io_rCp0_addr                 (_ExecuteUnit_io_rCp0_addr),
    .io_rCp0_sel                  (_ExecuteUnit_io_rCp0_sel),
    .io_rCp0_data                 (_CP0_io_read_data),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_fetch_isBr                (_ExecuteUnit_io_fetch_isBr),
    .io_memory_isMTC0             (_MemoryUnit_io_execute_isMTC0),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_decode_bres_isb           (_ExecuteUnit_io_decode_bres_isb),
    .io_decode_bres_bwen          (_ExecuteUnit_io_decode_bres_bwen),
    .io_decode_bres_index         (_ExecuteUnit_io_decode_bres_index),
    .io_in_bits_pc                (reg_1_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_debug_pc          (reg_1_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_slot              (reg_1_slot),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_en         (reg_1_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_eret       (reg_1_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_excode     (reg_1_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_badvaddr   (reg_1_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_pc         (reg_1_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_wb           (reg_1_inst_wb),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_fu           (reg_1_inst_fu),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_fuop         (reg_1_inst_fuop),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_rd           (reg_1_inst_rd),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_op1          (reg_1_inst_op1),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_op2          (reg_1_inst_op2),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_imm          (reg_1_inst_imm),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_op1               (reg_1_op1),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_op2               (reg_1_op2),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_binfo_bwen        (reg_1_binfo_bwen),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_binfo_bwaddr      (reg_1_binfo_bwaddr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_rtaddr            (reg_1_rtaddr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_out_bits_debug_pc         (_ExecuteUnit_io_out_bits_debug_pc),
    .io_out_bits_slot             (_ExecuteUnit_io_out_bits_slot),
    .io_out_bits_exInfo_en        (_ExecuteUnit_io_out_bits_exInfo_en),
    .io_out_bits_exInfo_eret      (_ExecuteUnit_io_out_bits_exInfo_eret),
    .io_out_bits_exInfo_excode    (_ExecuteUnit_io_out_bits_exInfo_excode),
    .io_out_bits_exInfo_badvaddr  (_ExecuteUnit_io_out_bits_exInfo_badvaddr),
    .io_out_bits_exInfo_pc        (_ExecuteUnit_io_out_bits_exInfo_pc),
    .io_out_bits_inst_wb          (_ExecuteUnit_io_out_bits_inst_wb),
    .io_out_bits_inst_fu          (_ExecuteUnit_io_out_bits_inst_fu),
    .io_out_bits_inst_fuop        (_ExecuteUnit_io_out_bits_inst_fuop),
    .io_out_bits_inst_rd          (_ExecuteUnit_io_out_bits_inst_rd),
    .io_out_bits_memReqInfo_valid (_ExecuteUnit_io_out_bits_memReqInfo_valid),
    .io_out_bits_memReqInfo_wen   (_ExecuteUnit_io_out_bits_memReqInfo_wen),
    .io_out_bits_memReqInfo_addr  (_ExecuteUnit_io_out_bits_memReqInfo_addr),
    .io_out_bits_memReqInfo_size  (_ExecuteUnit_io_out_bits_memReqInfo_size),
    .io_out_bits_memReqInfo_wstrb (_ExecuteUnit_io_out_bits_memReqInfo_wstrb),
    .io_out_bits_memReqInfo_wdata (_ExecuteUnit_io_out_bits_memReqInfo_wdata),
    .io_out_bits_memByte          (_ExecuteUnit_io_out_bits_memByte),
    .io_out_bits_exSel            (_ExecuteUnit_io_out_bits_exSel),
    .io_out_bits_data             (_ExecuteUnit_io_out_bits_data)
  );
  MemoryUnit MemoryUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_dCache_unmappped         (io_dCache_unmappped),
    .io_dCache_req_info_valid    (io_dCache_req_info_valid),
    .io_dCache_req_info_wen      (io_dCache_req_info_wen),
    .io_dCache_req_info_addr     (io_dCache_req_info_addr),
    .io_dCache_req_info_size     (io_dCache_req_info_size),
    .io_dCache_req_info_wstrb    (io_dCache_req_info_wstrb),
    .io_dCache_req_info_wdata    (io_dCache_req_info_wdata),
    .io_dCache_resp_data         (io_dCache_resp_data),
    .io_dCache_coreReady         (io_dCache_coreReady),
    .io_dCache_stall             (io_dCache_stall),
    .io_dHazard_wen              (_MemoryUnit_io_dHazard_wen),
    .io_dHazard_waddr            (_MemoryUnit_io_dHazard_waddr),
    .io_dHazard_wdata            (_MemoryUnit_io_dHazard_wdata),
    .io_ctrlreq_block            (_MemoryUnit_io_ctrlreq_block),
    .io_execute_isMTC0           (_MemoryUnit_io_execute_isMTC0),
    .io_ctrl_stall               (_StallFlushCtrl_io_stall[1]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22, :51:15
    .io_ctrl_cache_iStall        (io_iCache_stall),
    .io_in_bits_debug_pc         (reg_2_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_slot             (reg_2_slot),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_en        (reg_2_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_eret      (reg_2_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_excode    (reg_2_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_badvaddr  (reg_2_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_pc        (reg_2_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_wb          (reg_2_inst_wb),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_fu          (reg_2_inst_fu),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_fuop        (reg_2_inst_fuop),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_rd          (reg_2_inst_rd),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memReqInfo_valid (reg_2_memReqInfo_valid),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memReqInfo_wen   (reg_2_memReqInfo_wen),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memReqInfo_addr  (reg_2_memReqInfo_addr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memReqInfo_size  (reg_2_memReqInfo_size),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memReqInfo_wstrb (reg_2_memReqInfo_wstrb),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memReqInfo_wdata (reg_2_memReqInfo_wdata),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_memByte          (reg_2_memByte),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exSel            (reg_2_exSel),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_data             (reg_2_data),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_out_bits_debug_pc        (_MemoryUnit_io_out_bits_debug_pc),
    .io_out_bits_slot            (_MemoryUnit_io_out_bits_slot),
    .io_out_bits_exInfo_en       (_MemoryUnit_io_out_bits_exInfo_en),
    .io_out_bits_exInfo_eret     (_MemoryUnit_io_out_bits_exInfo_eret),
    .io_out_bits_exInfo_excode   (_MemoryUnit_io_out_bits_exInfo_excode),
    .io_out_bits_exInfo_badvaddr (_MemoryUnit_io_out_bits_exInfo_badvaddr),
    .io_out_bits_exInfo_pc       (_MemoryUnit_io_out_bits_exInfo_pc),
    .io_out_bits_inst_wb         (_MemoryUnit_io_out_bits_inst_wb),
    .io_out_bits_inst_fu         (_MemoryUnit_io_out_bits_inst_fu),
    .io_out_bits_inst_fuop       (_MemoryUnit_io_out_bits_inst_fuop),
    .io_out_bits_inst_rd         (_MemoryUnit_io_out_bits_inst_rd),
    .io_out_bits_exSel           (_MemoryUnit_io_out_bits_exSel),
    .io_out_bits_data            (_MemoryUnit_io_out_bits_data)
  );
  WriteBackUnit WriteBackUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_dHazard_wen             (_WriteBackUnit_io_dHazard_wen),
    .io_dHazard_waddr           (_WriteBackUnit_io_dHazard_waddr),
    .io_dHazard_wdata           (_WriteBackUnit_io_dHazard_wdata),
    .io_ctrlreq_clear           (_WriteBackUnit_io_ctrlreq_clear),
    .io_ctrl_cache_iStall       (io_iCache_stall),
    .io_cp0_exout_en            (_WriteBackUnit_io_cp0_exout_en),
    .io_cp0_exout_slot          (_WriteBackUnit_io_cp0_exout_slot),
    .io_cp0_exout_eret          (_WriteBackUnit_io_cp0_exout_eret),
    .io_cp0_exout_excode        (_WriteBackUnit_io_cp0_exout_excode),
    .io_cp0_exout_badvaddr      (_WriteBackUnit_io_cp0_exout_badvaddr),
    .io_cp0_exout_pc            (_WriteBackUnit_io_cp0_exout_pc),
    .io_cp0_wCp0_en             (_WriteBackUnit_io_cp0_wCp0_en),
    .io_cp0_wCp0_data           (_WriteBackUnit_io_cp0_wCp0_data),
    .io_cp0_wCp0_addr           (_WriteBackUnit_io_cp0_wCp0_addr),
    .io_cp0_wCp0_sel            (_WriteBackUnit_io_cp0_wCp0_sel),
    .io_cp0_exres_en            (_CP0_io_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_cp0_exres_eret          (_CP0_io_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_exe_slot                (_ExecuteUnit_io_out_bits_slot),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exe_ex                  (_ExecuteUnit_io_out_bits_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_mem_slot                (_MemoryUnit_io_out_bits_slot),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_mem_ex                  (_MemoryUnit_io_out_bits_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_in_bits_debug_pc        (reg_3_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_slot            (reg_3_slot),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_en       (reg_3_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_eret     (reg_3_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_excode   (reg_3_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_badvaddr (reg_3_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exInfo_pc       (reg_3_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_wb         (reg_3_inst_wb),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_fu         (reg_3_inst_fu),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_fuop       (reg_3_inst_fuop),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_inst_rd         (reg_3_inst_rd),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_exSel           (reg_3_exSel),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_in_bits_data            (reg_3_data),	// src/main/scala/cpu/utils/StageConnect.scala:19:26
    .io_out_wen                 (_WriteBackUnit_io_out_wen),
    .io_out_wdata               (_WriteBackUnit_io_out_wdata),
    .io_out_waddr               (_WriteBackUnit_io_out_waddr),
    .io_debug_wb_pc             (io_debug_wb_pc),
    .io_debug_wb_rf_wen         (io_debug_wb_rf_wen),
    .io_debug_wb_rf_wnum        (io_debug_wb_rf_wnum),
    .io_debug_wb_rf_wdata       (io_debug_wb_rf_wdata)
  );
  StallFlushCtrl StallFlushCtrl (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:32:22
    .io_ifreq_block        (_FetchUnit_io_ctrlreq_block),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:25:25
    .io_idreq_block        (_DecodeUnit_io_ctrlreq_block),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_exereq_block       (_ExecuteUnit_io_ctrlreq_block),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exereq_branchPause (_ExecuteUnit_io_ctrlreq_branchPause),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_memreq_block       (_MemoryUnit_io_ctrlreq_block),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_wbreq_clear        (_WriteBackUnit_io_ctrlreq_clear),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_stall              (_StallFlushCtrl_io_stall),
    .io_bubble             (_StallFlushCtrl_io_bubble),
    .io_flush              (_StallFlushCtrl_io_flush)
  );
  ExCtrl ExCtrl (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:33:22
    .io_exID_en    (_DecodeUnit_io_out_bits_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_exID_eret  (_DecodeUnit_io_out_bits_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:26:25
    .io_exEXE_en   (_ExecuteUnit_io_out_bits_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exEXE_eret (_ExecuteUnit_io_out_bits_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_exMEM_en   (_MemoryUnit_io_out_bits_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_exMEM_eret (_MemoryUnit_io_out_bits_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:25
    .io_exWB_en    (_CP0_io_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_exWB_eret  (_CP0_io_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .io_out        (_ExCtrl_io_out)
  );
  CP0 CP0 (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:22
    .aclk           (aclk),
    .aresetn           (aresetn),
    .io_wb_en        (_WriteBackUnit_io_cp0_exout_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_slot      (_WriteBackUnit_io_cp0_exout_slot),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_eret      (_WriteBackUnit_io_cp0_exout_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_excode    (_WriteBackUnit_io_cp0_exout_excode),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_badvaddr  (_WriteBackUnit_io_cp0_exout_badvaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_wb_pc        (_WriteBackUnit_io_cp0_exout_pc),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_write_en     (_WriteBackUnit_io_cp0_wCp0_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_write_data   (_WriteBackUnit_io_cp0_wCp0_data),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_write_addr   (_WriteBackUnit_io_cp0_wCp0_addr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_write_sel    (_WriteBackUnit_io_cp0_wCp0_sel),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:25
    .io_read_addr    (_ExecuteUnit_io_rCp0_addr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_read_sel     (_ExecuteUnit_io_rCp0_sel),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:25
    .io_read_data    (_CP0_io_read_data),
    .io_fetch_isex   (_CP0_io_fetch_isex),
    .io_fetch_eret   (_CP0_io_fetch_eret),
    .io_fetch_eretpc (_CP0_io_fetch_eretpc),
    .io_stall        (io_iCache_stall),
    .io_exInfo_en    (_CP0_io_exInfo_en),
    .io_exInfo_eret  (_CP0_io_exInfo_eret)
  );
endmodule

// external module xilinx_single_port_ram_read_first

// external module xilinx_single_port_ram_read_first

module ICache(	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
  input         aclk,	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
                aresetn,	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
                io_core_unmappped,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
                io_core_valid,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  input  [31:0] io_core_addr,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  input         io_core_coreReady,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  output [31:0] io_core_data,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  output        io_core_stall,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  input         io_axi_ar_ready,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  output        io_axi_ar_valid,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  output [31:0] io_axi_ar_bits_addr,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  output [3:0]  io_axi_ar_bits_len,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  input         io_axi_r_valid,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  input  [31:0] io_axi_r_bits_data,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  input         io_axi_r_bits_last,	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
  output        io_working	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
);

  wire             writeSram;	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :158:17
  wire [19:0]      sramSend_1_tag;	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :117:23
  wire [19:0]      sramSend_0_tag;	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :117:23
  wire [20:0]      _tagvSram_tagvSram_1_douta;	// src/main/scala/cpu/core/cache/components/ICache.scala:71:55
  wire [20:0]      _tagvSram_tagvSram_douta;	// src/main/scala/cpu/core/cache/components/ICache.scala:71:55
  wire [127:0]     _dataSram_dataSram_1_douta;	// src/main/scala/cpu/core/cache/components/ICache.scala:70:55
  wire [127:0]     _dataSram_dataSram_douta;	// src/main/scala/cpu/core/cache/components/ICache.scala:70:55
  reg  [2:0]       state;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24
  reg  [31:0]      addrReg;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24
  reg  [31:0]      dataReg;	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24
  reg  [31:0]      dataTmp;	// src/main/scala/cpu/core/cache/components/ICache.scala:52:24
  reg  [1:0]       counter;	// src/main/scala/cpu/core/cache/components/ICache.scala:55:31
  reg  [31:0]      lineReg_bits_0;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
  reg  [31:0]      lineReg_bits_1;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
  reg  [31:0]      lineReg_bits_2;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
  reg  [31:0]      lineReg_bits_3;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
  reg              replaceNotDone;	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31
  reg              replace_0;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_1;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_2;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_3;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_4;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_5;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_6;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_7;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_8;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_9;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_10;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_11;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_12;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_13;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_14;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_15;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_16;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_17;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_18;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_19;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_20;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_21;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_22;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_23;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_24;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_25;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_26;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_27;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_28;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_29;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_30;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_31;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_32;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_33;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_34;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_35;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_36;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_37;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_38;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_39;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_40;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_41;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_42;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_43;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_44;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_45;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_46;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_47;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_48;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_49;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_50;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_51;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_52;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_53;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_54;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_55;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_56;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_57;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_58;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_59;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_60;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_61;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_62;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_63;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_64;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_65;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_66;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_67;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_68;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_69;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_70;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_71;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_72;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_73;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_74;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_75;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_76;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_77;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_78;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_79;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_80;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_81;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_82;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_83;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_84;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_85;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_86;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_87;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_88;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_89;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_90;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_91;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_92;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_93;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_94;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_95;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_96;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_97;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_98;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_99;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_100;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_101;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_102;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_103;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_104;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_105;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_106;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_107;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_108;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_109;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_110;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_111;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_112;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_113;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_114;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_115;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_116;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_117;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_118;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_119;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_120;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_121;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_122;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_123;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_124;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_125;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_126;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_127;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_128;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_129;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_130;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_131;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_132;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_133;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_134;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_135;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_136;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_137;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_138;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_139;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_140;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_141;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_142;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_143;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_144;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_145;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_146;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_147;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_148;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_149;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_150;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_151;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_152;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_153;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_154;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_155;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_156;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_157;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_158;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_159;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_160;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_161;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_162;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_163;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_164;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_165;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_166;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_167;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_168;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_169;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_170;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_171;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_172;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_173;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_174;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_175;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_176;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_177;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_178;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_179;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_180;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_181;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_182;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_183;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_184;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_185;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_186;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_187;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_188;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_189;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_190;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_191;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_192;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_193;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_194;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_195;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_196;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_197;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_198;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_199;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_200;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_201;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_202;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_203;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_204;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_205;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_206;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_207;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_208;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_209;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_210;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_211;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_212;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_213;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_214;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_215;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_216;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_217;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_218;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_219;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_220;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_221;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_222;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_223;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_224;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_225;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_226;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_227;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_228;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_229;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_230;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_231;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_232;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_233;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_234;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_235;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_236;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_237;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_238;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_239;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_240;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_241;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_242;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_243;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_244;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_245;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_246;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_247;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_248;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_249;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_250;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_251;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_252;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_253;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_254;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              replace_255;	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28
  reg              lastIsCache;	// src/main/scala/cpu/core/cache/components/ICache.scala:73:28
  wire [31:0]      addr = io_core_unmappped ? {3'h0, io_core_addr[28:0]} : io_core_addr;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :76:{17,40,63}
  wire [19:0]      curTag = addr[31:12];	// src/main/scala/cpu/core/cache/components/ICache.scala:76:17, src/main/scala/cpu/utils/Functions.scala:32:9
  wire [7:0]       curIndex = addr[11:4];	// src/main/scala/cpu/core/cache/components/ICache.scala:76:17, src/main/scala/cpu/utils/Functions.scala:35:9
  wire [3:0]       curOffset = addr[3:0];	// src/main/scala/cpu/core/cache/components/ICache.scala:76:17, src/main/scala/cpu/utils/Functions.scala:38:9
  wire [19:0]      lastTag = addrReg[31:12];	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, src/main/scala/cpu/utils/Functions.scala:32:9
  wire [7:0]       lastIndex = addrReg[11:4];	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, src/main/scala/cpu/utils/Functions.scala:35:9
  wire [3:0]       lastOffset = addrReg[3:0];	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, src/main/scala/cpu/utils/Functions.scala:38:9
  wire [255:0]     _GEN =
    {{replace_255},
     {replace_254},
     {replace_253},
     {replace_252},
     {replace_251},
     {replace_250},
     {replace_249},
     {replace_248},
     {replace_247},
     {replace_246},
     {replace_245},
     {replace_244},
     {replace_243},
     {replace_242},
     {replace_241},
     {replace_240},
     {replace_239},
     {replace_238},
     {replace_237},
     {replace_236},
     {replace_235},
     {replace_234},
     {replace_233},
     {replace_232},
     {replace_231},
     {replace_230},
     {replace_229},
     {replace_228},
     {replace_227},
     {replace_226},
     {replace_225},
     {replace_224},
     {replace_223},
     {replace_222},
     {replace_221},
     {replace_220},
     {replace_219},
     {replace_218},
     {replace_217},
     {replace_216},
     {replace_215},
     {replace_214},
     {replace_213},
     {replace_212},
     {replace_211},
     {replace_210},
     {replace_209},
     {replace_208},
     {replace_207},
     {replace_206},
     {replace_205},
     {replace_204},
     {replace_203},
     {replace_202},
     {replace_201},
     {replace_200},
     {replace_199},
     {replace_198},
     {replace_197},
     {replace_196},
     {replace_195},
     {replace_194},
     {replace_193},
     {replace_192},
     {replace_191},
     {replace_190},
     {replace_189},
     {replace_188},
     {replace_187},
     {replace_186},
     {replace_185},
     {replace_184},
     {replace_183},
     {replace_182},
     {replace_181},
     {replace_180},
     {replace_179},
     {replace_178},
     {replace_177},
     {replace_176},
     {replace_175},
     {replace_174},
     {replace_173},
     {replace_172},
     {replace_171},
     {replace_170},
     {replace_169},
     {replace_168},
     {replace_167},
     {replace_166},
     {replace_165},
     {replace_164},
     {replace_163},
     {replace_162},
     {replace_161},
     {replace_160},
     {replace_159},
     {replace_158},
     {replace_157},
     {replace_156},
     {replace_155},
     {replace_154},
     {replace_153},
     {replace_152},
     {replace_151},
     {replace_150},
     {replace_149},
     {replace_148},
     {replace_147},
     {replace_146},
     {replace_145},
     {replace_144},
     {replace_143},
     {replace_142},
     {replace_141},
     {replace_140},
     {replace_139},
     {replace_138},
     {replace_137},
     {replace_136},
     {replace_135},
     {replace_134},
     {replace_133},
     {replace_132},
     {replace_131},
     {replace_130},
     {replace_129},
     {replace_128},
     {replace_127},
     {replace_126},
     {replace_125},
     {replace_124},
     {replace_123},
     {replace_122},
     {replace_121},
     {replace_120},
     {replace_119},
     {replace_118},
     {replace_117},
     {replace_116},
     {replace_115},
     {replace_114},
     {replace_113},
     {replace_112},
     {replace_111},
     {replace_110},
     {replace_109},
     {replace_108},
     {replace_107},
     {replace_106},
     {replace_105},
     {replace_104},
     {replace_103},
     {replace_102},
     {replace_101},
     {replace_100},
     {replace_99},
     {replace_98},
     {replace_97},
     {replace_96},
     {replace_95},
     {replace_94},
     {replace_93},
     {replace_92},
     {replace_91},
     {replace_90},
     {replace_89},
     {replace_88},
     {replace_87},
     {replace_86},
     {replace_85},
     {replace_84},
     {replace_83},
     {replace_82},
     {replace_81},
     {replace_80},
     {replace_79},
     {replace_78},
     {replace_77},
     {replace_76},
     {replace_75},
     {replace_74},
     {replace_73},
     {replace_72},
     {replace_71},
     {replace_70},
     {replace_69},
     {replace_68},
     {replace_67},
     {replace_66},
     {replace_65},
     {replace_64},
     {replace_63},
     {replace_62},
     {replace_61},
     {replace_60},
     {replace_59},
     {replace_58},
     {replace_57},
     {replace_56},
     {replace_55},
     {replace_54},
     {replace_53},
     {replace_52},
     {replace_51},
     {replace_50},
     {replace_49},
     {replace_48},
     {replace_47},
     {replace_46},
     {replace_45},
     {replace_44},
     {replace_43},
     {replace_42},
     {replace_41},
     {replace_40},
     {replace_39},
     {replace_38},
     {replace_37},
     {replace_36},
     {replace_35},
     {replace_34},
     {replace_33},
     {replace_32},
     {replace_31},
     {replace_30},
     {replace_29},
     {replace_28},
     {replace_27},
     {replace_26},
     {replace_25},
     {replace_24},
     {replace_23},
     {replace_22},
     {replace_21},
     {replace_20},
     {replace_19},
     {replace_18},
     {replace_17},
     {replace_16},
     {replace_15},
     {replace_14},
     {replace_13},
     {replace_12},
     {replace_11},
     {replace_10},
     {replace_9},
     {replace_8},
     {replace_7},
     {replace_6},
     {replace_5},
     {replace_4},
     {replace_3},
     {replace_2},
     {replace_1},
     {replace_0}};	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23
  wire             sramSend_0_wen = writeSram & ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :87:29, :112:19, :115:23, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
  wire             sramSend_1_wen = writeSram & _GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :87:29, :112:19, :115:23, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
  wire [127:0]     _sramSend_data_T =
    {lineReg_bits_3, lineReg_bits_2, lineReg_bits_1, lineReg_bits_0};	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31, :116:42
  wire             _GEN_0 = writeSram & ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :87:29, :112:19, :115:23, :116:23, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
  wire             _GEN_1 = writeSram & _GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :87:29, :112:19, :115:23, :116:23, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
  assign sramSend_0_tag = _GEN_0 ? lastTag : 20'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :88:40, :112:19, :116:23, :117:23, src/main/scala/cpu/utils/Functions.scala:32:9
  assign sramSend_1_tag = _GEN_1 ? lastTag : 20'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :88:40, :112:19, :116:23, :117:23, src/main/scala/cpu/utils/Functions.scala:32:9
  wire [7:0]       sramSend_0_index =
    _GEN_0 | state == 3'h1 | state == 3'h2 | state == 3'h3 | state == 3'h4
    | ~io_core_coreReady
      ? lastIndex
      : curIndex;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :87:29, :90:{14,67,78}, :112:19, :116:23, :119:23, src/main/scala/cpu/utils/Functions.scala:35:9
  wire [7:0]       sramSend_1_index =
    _GEN_1 | state == 3'h1 | state == 3'h2 | state == 3'h3 | state == 3'h4
    | ~io_core_coreReady
      ? lastIndex
      : curIndex;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :87:29, :90:{14,67,78}, :112:19, :116:23, :119:23, src/main/scala/cpu/utils/Functions.scala:35:9
  wire             sramRes_1_hit =
    _tagvSram_tagvSram_1_douta[19:0] == lastTag & _tagvSram_tagvSram_1_douta[20];	// src/main/scala/cpu/core/cache/components/ICache.scala:71:55, :133:29, :134:29, :135:{40,52}, src/main/scala/cpu/utils/Functions.scala:32:9
  wire             overallHit =
    sramRes_1_hit | _tagvSram_tagvSram_douta[19:0] == lastTag
    & _tagvSram_tagvSram_douta[20];	// src/main/scala/cpu/core/cache/components/ICache.scala:71:55, :129:31, :133:29, :134:29, :135:{40,52}, :136:26, :138:18, src/main/scala/cpu/utils/Functions.scala:32:9
  reg  [31:0]      debug_total;	// src/main/scala/cpu/core/cache/components/ICache.scala:146:32
  reg  [31:0]      debug_success;	// src/main/scala/cpu/core/cache/components/ICache.scala:147:32
  wire             _GEN_2 = state == 3'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :158:17
  wire             _GEN_3 = ~overallHit & lastIsCache;	// src/main/scala/cpu/core/cache/components/ICache.scala:73:28, :129:31, :170:{16,28}
  wire             _GEN_4 = state == 3'h1;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :90:14, :158:17
  wire             _GEN_5 = state == 3'h2;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :90:14, :158:17
  wire             _GEN_6 = state == 3'h3;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :90:14, :158:17
  wire             _GEN_7 = state == 3'h4;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :90:14, :158:17
  wire             _GEN_8 = _GEN_4 | _GEN_5;	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :158:17
  assign writeSram = ~(_GEN_2 | _GEN_8) & (_GEN_6 | _GEN_7);	// src/main/scala/cpu/core/cache/components/ICache.scala:67:30, :158:17, :210:17
  wire             _GEN_9 = _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/cpu/core/cache/components/ICache.scala:73:28, :158:17
  wire             _GEN_10 = state == 3'h5;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :158:17, :166:23
  wire             _GEN_11 = _GEN_6 | _GEN_7;	// src/main/scala/cpu/core/cache/components/ICache.scala:64:30, :158:17
  wire             _GEN_12 = state == 3'h6;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :158:17, :233:15
  wire             _GEN_13 = _GEN_10 | _GEN_12;	// src/main/scala/cpu/core/cache/components/ICache.scala:66:30, :158:17
  wire [127:0]     _sramDataOut_WIRE =
    sramRes_1_hit ? _dataSram_dataSram_1_douta : _dataSram_dataSram_douta;	// src/main/scala/cpu/core/cache/components/ICache.scala:70:55, :135:52, :264:55
  wire [31:0]      sramDataOut_bits_0 = _sramDataOut_WIRE[31:0];	// src/main/scala/cpu/core/cache/components/ICache.scala:264:55
  wire [31:0]      sramDataOut_bits_1 = _sramDataOut_WIRE[63:32];	// src/main/scala/cpu/core/cache/components/ICache.scala:264:55
  wire [31:0]      sramDataOut_bits_2 = _sramDataOut_WIRE[95:64];	// src/main/scala/cpu/core/cache/components/ICache.scala:264:55
  wire [31:0]      sramDataOut_bits_3 = _sramDataOut_WIRE[127:96];	// src/main/scala/cpu/core/cache/components/ICache.scala:264:55
  wire [3:0][31:0] _GEN_14 =
    {{sramDataOut_bits_3},
     {sramDataOut_bits_2},
     {sramDataOut_bits_1},
     {sramDataOut_bits_0}};	// src/main/scala/cpu/core/cache/components/ICache.scala:264:55, :268:23
  wire             _GEN_15 = _GEN_13 | (&state);	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :66:30, :158:17, :273:30
  always @(posedge aclk) begin	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
    if (aresetn) begin	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      state <= 3'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24
      addrReg <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24
      dataReg <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :51:24
      dataTmp <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :52:24
      counter <= 2'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:55:31
      lineReg_bits_0 <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :56:31
      lineReg_bits_1 <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :56:31
      lineReg_bits_2 <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :56:31
      lineReg_bits_3 <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :56:31
      replaceNotDone <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :57:31
      replace_0 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_1 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_2 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_3 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_4 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_5 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_6 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_7 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_8 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_9 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_10 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_11 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_12 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_13 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_14 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_15 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_16 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_17 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_18 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_19 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_20 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_21 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_22 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_23 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_24 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_25 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_26 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_27 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_28 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_29 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_30 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_31 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_32 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_33 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_34 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_35 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_36 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_37 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_38 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_39 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_40 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_41 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_42 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_43 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_44 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_45 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_46 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_47 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_48 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_49 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_50 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_51 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_52 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_53 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_54 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_55 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_56 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_57 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_58 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_59 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_60 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_61 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_62 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_63 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_64 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_65 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_66 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_67 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_68 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_69 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_70 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_71 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_72 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_73 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_74 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_75 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_76 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_77 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_78 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_79 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_80 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_81 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_82 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_83 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_84 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_85 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_86 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_87 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_88 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_89 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_90 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_91 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_92 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_93 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_94 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_95 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_96 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_97 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_98 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_99 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_100 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_101 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_102 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_103 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_104 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_105 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_106 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_107 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_108 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_109 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_110 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_111 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_112 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_113 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_114 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_115 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_116 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_117 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_118 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_119 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_120 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_121 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_122 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_123 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_124 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_125 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_126 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_127 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_128 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_129 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_130 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_131 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_132 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_133 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_134 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_135 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_136 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_137 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_138 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_139 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_140 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_141 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_142 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_143 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_144 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_145 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_146 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_147 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_148 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_149 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_150 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_151 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_152 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_153 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_154 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_155 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_156 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_157 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_158 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_159 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_160 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_161 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_162 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_163 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_164 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_165 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_166 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_167 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_168 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_169 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_170 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_171 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_172 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_173 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_174 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_175 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_176 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_177 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_178 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_179 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_180 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_181 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_182 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_183 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_184 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_185 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_186 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_187 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_188 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_189 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_190 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_191 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_192 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_193 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_194 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_195 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_196 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_197 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_198 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_199 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_200 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_201 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_202 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_203 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_204 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_205 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_206 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_207 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_208 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_209 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_210 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_211 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_212 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_213 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_214 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_215 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_216 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_217 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_218 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_219 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_220 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_221 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_222 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_223 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_224 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_225 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_226 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_227 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_228 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_229 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_230 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_231 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_232 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_233 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_234 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_235 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_236 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_237 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_238 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_239 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_240 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_241 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_242 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_243 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_244 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_245 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_246 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_247 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_248 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_249 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_250 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_251 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_252 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_253 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_254 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      replace_255 <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :72:28
      lastIsCache <= 1'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :73:28
      debug_total <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :146:32
      debug_success <= 32'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :147:32
    end
    else begin	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      automatic logic             debug_totalAddSignal = _GEN_2 & io_core_valid;	// src/main/scala/cpu/core/cache/components/ICache.scala:143:43, :158:17, :161:27, :162:32
      automatic logic             _GEN_16 = _GEN_2 | _GEN_4;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31, :158:17
      automatic logic             _GEN_17 = io_axi_r_valid & io_axi_r_bits_last;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :197:21, :200:27, :201:26
      automatic logic [31:0]      _GEN_18;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :158:17
      automatic logic             _GEN_19;	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24, :238:{19,32}, :243:39
      automatic logic             _GEN_20 =
        _GEN_2 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_10;	// src/main/scala/cpu/core/cache/components/ICache.scala:52:24, :158:17
      automatic logic             _GEN_21;	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24, :158:17, :256:31, :257:17
      automatic logic [7:0][2:0]  _GEN_22;	// src/main/scala/cpu/core/cache/components/ICache.scala:158:17, :161:27, :190:22, :197:21, :211:31, :221:31, :232:22, :237:21
      automatic logic [7:0][31:0] _GEN_23;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :73:28, :158:17, :161:27, :221:31
      _GEN_18 = _GEN_10 | ~(_GEN_12 & io_axi_r_valid) ? addrReg : addr;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :76:17, :158:17, :237:21, :238:32
      _GEN_19 = addr == addrReg;	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :51:24, :76:17, :238:{19,32}, :243:39
      _GEN_21 = (&state) & io_core_coreReady;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :51:24, :158:17, :256:31, :257:17
      _GEN_22 =
        {{_GEN_21 ? 3'h0 : state},
         {io_axi_r_valid ? (_GEN_19 ? (io_core_coreReady ? 3'h0 : 3'h7) : 3'h5) : state},
         {io_axi_ar_ready ? 3'h6 : state},
         {io_core_coreReady ? 3'h0 : state},
         {{~io_core_coreReady, 2'h0}},
         {_GEN_17 ? 3'h3 : state},
         {io_axi_ar_ready ? 3'h2 : state},
         {io_core_valid & _GEN_3 ? 3'h1 : state}};	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :48:24, :51:24, :55:31, :90:14, :158:17, :161:27, :162:32, :166:23, :170:{28,44}, :174:19, :177:37, :190:22, :192:17, :197:21, :200:27, :201:26, :211:31, :212:15, :214:15, :221:31, :223:21, :232:22, :233:15, :237:21, :238:{19,32}, :242:19, :243:39, :245:19, :248:19, :256:31, :257:17, :258:17
      state <= _GEN_22[state];	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :158:17, :161:27, :190:22, :197:21, :211:31, :221:31, :232:22, :237:21
      _GEN_23 =
        {{_GEN_18},
         {_GEN_18},
         {addrReg},
         {io_core_coreReady ? addr : addrReg},
         {addrReg},
         {addrReg},
         {addrReg},
         {~io_core_valid | _GEN_3 | ~io_core_coreReady ? addrReg : addr}};	// src/main/scala/cpu/core/cache/components/ICache.scala:48:24, :73:28, :76:17, :158:17, :161:27, :162:32, :170:{28,44}, :177:37, :178:27, :221:31
      addrReg <= _GEN_23[state];	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :48:24, :73:28, :158:17, :161:27, :221:31
      if (~_GEN_20) begin	// src/main/scala/cpu/core/cache/components/ICache.scala:52:24, :158:17
        if (_GEN_12) begin	// src/main/scala/cpu/core/cache/components/ICache.scala:158:17
          if (io_axi_r_valid & _GEN_19 & io_core_coreReady)	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24, :237:21, :238:{19,32}, :243:39, :244:19
            dataReg <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24
        end
        else if (_GEN_21)	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24, :158:17, :256:31, :257:17
          dataReg <= dataTmp;	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24, :52:24
      end
      if (_GEN_20 | ~(_GEN_12 & io_axi_r_valid & _GEN_19) | io_core_coreReady) begin	// src/main/scala/cpu/core/cache/components/ICache.scala:51:24, :52:24, :158:17, :237:21, :238:{19,32}, :243:39
      end
      else	// src/main/scala/cpu/core/cache/components/ICache.scala:52:24, :158:17
        dataTmp <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/ICache.scala:52:24
      if (_GEN_2)	// src/main/scala/cpu/core/cache/components/ICache.scala:158:17
        lastIsCache <= io_core_valid & ~_GEN_3 & io_core_coreReady | lastIsCache;	// src/main/scala/cpu/core/cache/components/ICache.scala:73:28, :161:27, :162:32, :170:{28,44}, :177:37
      else begin	// src/main/scala/cpu/core/cache/components/ICache.scala:158:17
        if (_GEN_4) begin	// src/main/scala/cpu/core/cache/components/ICache.scala:158:17
          if (io_axi_ar_ready)	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14
            counter <= 2'h0;	// src/main/scala/cpu/core/cache/components/ICache.scala:55:31
        end
        else if (_GEN_5 & io_axi_r_valid)	// src/main/scala/cpu/core/cache/components/ICache.scala:55:31, :158:17, :197:21, :199:17
          counter <= counter + 2'h1;	// src/main/scala/cpu/common/bundles/BundlesCache.scala:47:14, src/main/scala/cpu/core/cache/components/ICache.scala:55:31, :199:28
        lastIsCache <= ~_GEN_9 & _GEN_7 & io_core_coreReady | lastIsCache;	// src/main/scala/cpu/core/cache/components/ICache.scala:73:28, :158:17
      end
      if (_GEN_16 | ~(_GEN_5 & io_axi_r_valid & counter == 2'h0)) begin	// src/main/scala/cpu/common/bundles/BundlesCache.scala:47:14, src/main/scala/cpu/core/cache/components/ICache.scala:55:31, :56:31, :158:17, :197:21
      end
      else	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31, :158:17
        lineReg_bits_0 <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
      if (_GEN_16 | ~(_GEN_5 & io_axi_r_valid & counter == 2'h1)) begin	// src/main/scala/cpu/common/bundles/BundlesCache.scala:47:14, src/main/scala/cpu/core/cache/components/ICache.scala:55:31, :56:31, :158:17, :197:21
      end
      else	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31, :158:17
        lineReg_bits_1 <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
      if (_GEN_16 | ~(_GEN_5 & io_axi_r_valid & counter == 2'h2)) begin	// src/main/scala/cpu/common/bundles/BundlesCache.scala:47:14, src/main/scala/cpu/core/cache/components/ICache.scala:55:31, :56:31, :158:17, :197:21
      end
      else	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31, :158:17
        lineReg_bits_2 <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
      if (_GEN_16 | ~(_GEN_5 & io_axi_r_valid & (&counter))) begin	// src/main/scala/cpu/common/bundles/BundlesCache.scala:47:14, src/main/scala/cpu/core/cache/components/ICache.scala:55:31, :56:31, :158:17, :197:21
      end
      else	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31, :158:17
        lineReg_bits_3 <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/ICache.scala:56:31
      replaceNotDone <=
        ~_GEN_16 & _GEN_5 & _GEN_17 | ~(writeSram & replaceNotDone) & replaceNotDone;	// src/main/scala/cpu/core/cache/components/ICache.scala:47:24, :56:31, :57:31, :67:30, :112:19, :120:26, :122:26, :158:17, :197:21, :200:27, :201:26
      if (writeSram & replaceNotDone & lastIndex == 8'h0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_0 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_1 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_2 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_3 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_4 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_5 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_6 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_7 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_8 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_9 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_10 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_11 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_12 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_13 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_14 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_15 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h10)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_16 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h11)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_17 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h12)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_18 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h13)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_19 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h14)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_20 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h15)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_21 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h16)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_22 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h17)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_23 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h18)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_24 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h19)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_25 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_26 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_27 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_28 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_29 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_30 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h1F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_31 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h20)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_32 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h21)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_33 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h22)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_34 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h23)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_35 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h24)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_36 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h25)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_37 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h26)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_38 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h27)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_39 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h28)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_40 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h29)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_41 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_42 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_43 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_44 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_45 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_46 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h2F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_47 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h30)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_48 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h31)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_49 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h32)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_50 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h33)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_51 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h34)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_52 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h35)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_53 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h36)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_54 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h37)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_55 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h38)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_56 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h39)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_57 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_58 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_59 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_60 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_61 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_62 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h3F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_63 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h40)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_64 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h41)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_65 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h42)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_66 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h43)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_67 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h44)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_68 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h45)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_69 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h46)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_70 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h47)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_71 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h48)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_72 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h49)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_73 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_74 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_75 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_76 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_77 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_78 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h4F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_79 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h50)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_80 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h51)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_81 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h52)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_82 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h53)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_83 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h54)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_84 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h55)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_85 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h56)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_86 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h57)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_87 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h58)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_88 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h59)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_89 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_90 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_91 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_92 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_93 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_94 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h5F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_95 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h60)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_96 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h61)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_97 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h62)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_98 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h63)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_99 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h64)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_100 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h65)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_101 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h66)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_102 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h67)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_103 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h68)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_104 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h69)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_105 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_106 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_107 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_108 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_109 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_110 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h6F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_111 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h70)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_112 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h71)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_113 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h72)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_114 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h73)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_115 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h74)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_116 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h75)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_117 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h76)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_118 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h77)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_119 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h78)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_120 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h79)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_121 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_122 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_123 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_124 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_125 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_126 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h7F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_127 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h80)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_128 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h81)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_129 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h82)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_130 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h83)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_131 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h84)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_132 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h85)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_133 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h86)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_134 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h87)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_135 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h88)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_136 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h89)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_137 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_138 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_139 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_140 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_141 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_142 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h8F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_143 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h90)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_144 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h91)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_145 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h92)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_146 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h93)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_147 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h94)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_148 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h95)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_149 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h96)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_150 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h97)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_151 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h98)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_152 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h99)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_153 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9A)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_154 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9B)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_155 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9C)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_156 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9D)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_157 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9E)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_158 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'h9F)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_159 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_160 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_161 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_162 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_163 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_164 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_165 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_166 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_167 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_168 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hA9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_169 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hAA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_170 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hAB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_171 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hAC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_172 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hAD)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_173 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hAE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_174 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hAF)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_175 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_176 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_177 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_178 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_179 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_180 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_181 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_182 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_183 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_184 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hB9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_185 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hBA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_186 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hBB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_187 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hBC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_188 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hBD)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_189 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hBE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_190 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hBF)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_191 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_192 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_193 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_194 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_195 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_196 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_197 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_198 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_199 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_200 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hC9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_201 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hCA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_202 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hCB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_203 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hCC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_204 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hCD)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_205 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hCE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_206 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hCF)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_207 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_208 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_209 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_210 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_211 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_212 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_213 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_214 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_215 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_216 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hD9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_217 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hDA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_218 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hDB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_219 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hDC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_220 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hDD)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_221 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hDE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_222 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hDF)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_223 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_224 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_225 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_226 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_227 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_228 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_229 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_230 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_231 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_232 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hE9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_233 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hEA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_234 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hEB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_235 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hEC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_236 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hED)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_237 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hEE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_238 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hEF)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_239 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF0)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_240 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF1)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_241 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF2)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_242 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_243 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF4)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_244 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF5)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_245 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF6)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_246 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF7)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_247 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF8)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_248 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hF9)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_249 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hFA)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_250 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hFB)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_251 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hFC)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_252 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hFD)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_253 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & lastIndex == 8'hFE)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_254 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (writeSram & replaceNotDone & (&lastIndex))	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :67:30, :72:28, :112:19, :120:26, :121:26, :158:17, src/main/scala/cpu/utils/Functions.scala:35:9
        replace_255 <= ~_GEN[lastIndex];	// src/main/scala/cpu/core/cache/components/ICache.scala:72:28, :115:23, :121:29, src/main/scala/cpu/utils/Functions.scala:35:9
      if (debug_totalAddSignal)	// src/main/scala/cpu/core/cache/components/ICache.scala:143:43, :158:17, :161:27, :162:32
        debug_total <= debug_total + 32'h1;	// src/main/scala/cpu/core/cache/components/ICache.scala:146:32, :151:34
      if (debug_totalAddSignal & ~_GEN_3)	// src/main/scala/cpu/core/cache/components/ICache.scala:57:31, :66:30, :143:43, :144:43, :158:17, :161:27, :162:32, :170:{28,44}, :176:55
        debug_success <= debug_success + 32'h1;	// src/main/scala/cpu/core/cache/components/ICache.scala:147:32, :151:34, :154:38
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      automatic logic [31:0] _RANDOM[0:17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
        end	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
        state = _RANDOM[5'h0][2:0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :47:24
        addrReg = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :47:24, :48:24
        dataReg = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :48:24, :51:24
        dataTmp = {_RANDOM[5'h2][31:3], _RANDOM[5'h3][2:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :51:24, :52:24
        counter = _RANDOM[5'h3][4:3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :52:24, :55:31
        lineReg_bits_0 = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :52:24, :56:31
        lineReg_bits_1 = {_RANDOM[5'h4][31:5], _RANDOM[5'h5][4:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31
        lineReg_bits_2 = {_RANDOM[5'h5][31:5], _RANDOM[5'h6][4:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31
        lineReg_bits_3 = {_RANDOM[5'h6][31:5], _RANDOM[5'h7][4:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31
        replaceNotDone = _RANDOM[5'h7][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :57:31
        replace_0 = _RANDOM[5'h7][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_1 = _RANDOM[5'h7][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_2 = _RANDOM[5'h7][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_3 = _RANDOM[5'h7][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_4 = _RANDOM[5'h7][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_5 = _RANDOM[5'h7][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_6 = _RANDOM[5'h7][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_7 = _RANDOM[5'h7][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_8 = _RANDOM[5'h7][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_9 = _RANDOM[5'h7][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_10 = _RANDOM[5'h7][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_11 = _RANDOM[5'h7][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_12 = _RANDOM[5'h7][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_13 = _RANDOM[5'h7][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_14 = _RANDOM[5'h7][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_15 = _RANDOM[5'h7][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_16 = _RANDOM[5'h7][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_17 = _RANDOM[5'h7][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_18 = _RANDOM[5'h7][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_19 = _RANDOM[5'h7][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_20 = _RANDOM[5'h7][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_21 = _RANDOM[5'h7][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_22 = _RANDOM[5'h7][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_23 = _RANDOM[5'h7][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_24 = _RANDOM[5'h7][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_25 = _RANDOM[5'h7][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :56:31, :72:28
        replace_26 = _RANDOM[5'h8][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_27 = _RANDOM[5'h8][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_28 = _RANDOM[5'h8][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_29 = _RANDOM[5'h8][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_30 = _RANDOM[5'h8][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_31 = _RANDOM[5'h8][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_32 = _RANDOM[5'h8][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_33 = _RANDOM[5'h8][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_34 = _RANDOM[5'h8][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_35 = _RANDOM[5'h8][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_36 = _RANDOM[5'h8][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_37 = _RANDOM[5'h8][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_38 = _RANDOM[5'h8][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_39 = _RANDOM[5'h8][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_40 = _RANDOM[5'h8][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_41 = _RANDOM[5'h8][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_42 = _RANDOM[5'h8][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_43 = _RANDOM[5'h8][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_44 = _RANDOM[5'h8][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_45 = _RANDOM[5'h8][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_46 = _RANDOM[5'h8][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_47 = _RANDOM[5'h8][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_48 = _RANDOM[5'h8][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_49 = _RANDOM[5'h8][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_50 = _RANDOM[5'h8][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_51 = _RANDOM[5'h8][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_52 = _RANDOM[5'h8][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_53 = _RANDOM[5'h8][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_54 = _RANDOM[5'h8][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_55 = _RANDOM[5'h8][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_56 = _RANDOM[5'h8][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_57 = _RANDOM[5'h8][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_58 = _RANDOM[5'h9][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_59 = _RANDOM[5'h9][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_60 = _RANDOM[5'h9][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_61 = _RANDOM[5'h9][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_62 = _RANDOM[5'h9][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_63 = _RANDOM[5'h9][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_64 = _RANDOM[5'h9][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_65 = _RANDOM[5'h9][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_66 = _RANDOM[5'h9][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_67 = _RANDOM[5'h9][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_68 = _RANDOM[5'h9][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_69 = _RANDOM[5'h9][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_70 = _RANDOM[5'h9][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_71 = _RANDOM[5'h9][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_72 = _RANDOM[5'h9][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_73 = _RANDOM[5'h9][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_74 = _RANDOM[5'h9][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_75 = _RANDOM[5'h9][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_76 = _RANDOM[5'h9][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_77 = _RANDOM[5'h9][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_78 = _RANDOM[5'h9][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_79 = _RANDOM[5'h9][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_80 = _RANDOM[5'h9][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_81 = _RANDOM[5'h9][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_82 = _RANDOM[5'h9][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_83 = _RANDOM[5'h9][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_84 = _RANDOM[5'h9][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_85 = _RANDOM[5'h9][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_86 = _RANDOM[5'h9][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_87 = _RANDOM[5'h9][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_88 = _RANDOM[5'h9][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_89 = _RANDOM[5'h9][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_90 = _RANDOM[5'hA][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_91 = _RANDOM[5'hA][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_92 = _RANDOM[5'hA][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_93 = _RANDOM[5'hA][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_94 = _RANDOM[5'hA][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_95 = _RANDOM[5'hA][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_96 = _RANDOM[5'hA][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_97 = _RANDOM[5'hA][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_98 = _RANDOM[5'hA][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_99 = _RANDOM[5'hA][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_100 = _RANDOM[5'hA][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_101 = _RANDOM[5'hA][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_102 = _RANDOM[5'hA][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_103 = _RANDOM[5'hA][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_104 = _RANDOM[5'hA][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_105 = _RANDOM[5'hA][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_106 = _RANDOM[5'hA][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_107 = _RANDOM[5'hA][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_108 = _RANDOM[5'hA][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_109 = _RANDOM[5'hA][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_110 = _RANDOM[5'hA][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_111 = _RANDOM[5'hA][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_112 = _RANDOM[5'hA][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_113 = _RANDOM[5'hA][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_114 = _RANDOM[5'hA][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_115 = _RANDOM[5'hA][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_116 = _RANDOM[5'hA][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_117 = _RANDOM[5'hA][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_118 = _RANDOM[5'hA][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_119 = _RANDOM[5'hA][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_120 = _RANDOM[5'hA][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_121 = _RANDOM[5'hA][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_122 = _RANDOM[5'hB][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_123 = _RANDOM[5'hB][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_124 = _RANDOM[5'hB][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_125 = _RANDOM[5'hB][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_126 = _RANDOM[5'hB][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_127 = _RANDOM[5'hB][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_128 = _RANDOM[5'hB][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_129 = _RANDOM[5'hB][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_130 = _RANDOM[5'hB][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_131 = _RANDOM[5'hB][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_132 = _RANDOM[5'hB][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_133 = _RANDOM[5'hB][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_134 = _RANDOM[5'hB][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_135 = _RANDOM[5'hB][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_136 = _RANDOM[5'hB][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_137 = _RANDOM[5'hB][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_138 = _RANDOM[5'hB][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_139 = _RANDOM[5'hB][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_140 = _RANDOM[5'hB][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_141 = _RANDOM[5'hB][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_142 = _RANDOM[5'hB][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_143 = _RANDOM[5'hB][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_144 = _RANDOM[5'hB][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_145 = _RANDOM[5'hB][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_146 = _RANDOM[5'hB][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_147 = _RANDOM[5'hB][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_148 = _RANDOM[5'hB][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_149 = _RANDOM[5'hB][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_150 = _RANDOM[5'hB][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_151 = _RANDOM[5'hB][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_152 = _RANDOM[5'hB][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_153 = _RANDOM[5'hB][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_154 = _RANDOM[5'hC][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_155 = _RANDOM[5'hC][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_156 = _RANDOM[5'hC][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_157 = _RANDOM[5'hC][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_158 = _RANDOM[5'hC][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_159 = _RANDOM[5'hC][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_160 = _RANDOM[5'hC][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_161 = _RANDOM[5'hC][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_162 = _RANDOM[5'hC][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_163 = _RANDOM[5'hC][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_164 = _RANDOM[5'hC][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_165 = _RANDOM[5'hC][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_166 = _RANDOM[5'hC][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_167 = _RANDOM[5'hC][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_168 = _RANDOM[5'hC][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_169 = _RANDOM[5'hC][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_170 = _RANDOM[5'hC][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_171 = _RANDOM[5'hC][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_172 = _RANDOM[5'hC][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_173 = _RANDOM[5'hC][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_174 = _RANDOM[5'hC][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_175 = _RANDOM[5'hC][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_176 = _RANDOM[5'hC][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_177 = _RANDOM[5'hC][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_178 = _RANDOM[5'hC][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_179 = _RANDOM[5'hC][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_180 = _RANDOM[5'hC][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_181 = _RANDOM[5'hC][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_182 = _RANDOM[5'hC][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_183 = _RANDOM[5'hC][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_184 = _RANDOM[5'hC][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_185 = _RANDOM[5'hC][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_186 = _RANDOM[5'hD][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_187 = _RANDOM[5'hD][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_188 = _RANDOM[5'hD][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_189 = _RANDOM[5'hD][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_190 = _RANDOM[5'hD][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_191 = _RANDOM[5'hD][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_192 = _RANDOM[5'hD][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_193 = _RANDOM[5'hD][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_194 = _RANDOM[5'hD][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_195 = _RANDOM[5'hD][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_196 = _RANDOM[5'hD][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_197 = _RANDOM[5'hD][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_198 = _RANDOM[5'hD][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_199 = _RANDOM[5'hD][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_200 = _RANDOM[5'hD][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_201 = _RANDOM[5'hD][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_202 = _RANDOM[5'hD][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_203 = _RANDOM[5'hD][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_204 = _RANDOM[5'hD][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_205 = _RANDOM[5'hD][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_206 = _RANDOM[5'hD][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_207 = _RANDOM[5'hD][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_208 = _RANDOM[5'hD][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_209 = _RANDOM[5'hD][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_210 = _RANDOM[5'hD][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_211 = _RANDOM[5'hD][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_212 = _RANDOM[5'hD][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_213 = _RANDOM[5'hD][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_214 = _RANDOM[5'hD][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_215 = _RANDOM[5'hD][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_216 = _RANDOM[5'hD][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_217 = _RANDOM[5'hD][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_218 = _RANDOM[5'hE][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_219 = _RANDOM[5'hE][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_220 = _RANDOM[5'hE][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_221 = _RANDOM[5'hE][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_222 = _RANDOM[5'hE][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_223 = _RANDOM[5'hE][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_224 = _RANDOM[5'hE][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_225 = _RANDOM[5'hE][7];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_226 = _RANDOM[5'hE][8];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_227 = _RANDOM[5'hE][9];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_228 = _RANDOM[5'hE][10];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_229 = _RANDOM[5'hE][11];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_230 = _RANDOM[5'hE][12];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_231 = _RANDOM[5'hE][13];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_232 = _RANDOM[5'hE][14];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_233 = _RANDOM[5'hE][15];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_234 = _RANDOM[5'hE][16];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_235 = _RANDOM[5'hE][17];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_236 = _RANDOM[5'hE][18];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_237 = _RANDOM[5'hE][19];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_238 = _RANDOM[5'hE][20];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_239 = _RANDOM[5'hE][21];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_240 = _RANDOM[5'hE][22];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_241 = _RANDOM[5'hE][23];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_242 = _RANDOM[5'hE][24];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_243 = _RANDOM[5'hE][25];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_244 = _RANDOM[5'hE][26];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_245 = _RANDOM[5'hE][27];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_246 = _RANDOM[5'hE][28];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_247 = _RANDOM[5'hE][29];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_248 = _RANDOM[5'hE][30];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_249 = _RANDOM[5'hE][31];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_250 = _RANDOM[5'hF][0];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_251 = _RANDOM[5'hF][1];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_252 = _RANDOM[5'hF][2];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_253 = _RANDOM[5'hF][3];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_254 = _RANDOM[5'hF][4];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        replace_255 = _RANDOM[5'hF][5];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28
        lastIsCache = _RANDOM[5'hF][6];	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28, :73:28
        debug_total = {_RANDOM[5'hF][31:7], _RANDOM[5'h10][6:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :72:28, :146:32
        debug_success = {_RANDOM[5'h10][31:7], _RANDOM[5'h11][6:0]};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :146:32, :147:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  xilinx_single_port_ram_read_first #(
    .RAM_DEPTH(256),
    .RAM_WIDTH(128)
  ) dataSram_dataSram (	// src/main/scala/cpu/core/cache/components/ICache.scala:70:55
    .addra (sramSend_0_index),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :119:23
    .dina  (_GEN_0 ? _sramSend_data_T : 128'h0),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :88:40, :112:19, :116:{23,42}
    .clka  (aclk),
    .wea   (sramSend_0_wen),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :115:23
    .douta (_dataSram_dataSram_douta)
  );
  xilinx_single_port_ram_read_first #(
    .RAM_DEPTH(256),
    .RAM_WIDTH(128)
  ) dataSram_dataSram_1 (	// src/main/scala/cpu/core/cache/components/ICache.scala:70:55
    .addra (sramSend_1_index),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :119:23
    .dina  (_GEN_1 ? _sramSend_data_T : 128'h0),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :88:40, :112:19, :116:{23,42}
    .clka  (aclk),
    .wea   (sramSend_1_wen),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :115:23
    .douta (_dataSram_dataSram_1_douta)
  );
  xilinx_single_port_ram_read_first #(
    .RAM_DEPTH(256),
    .RAM_WIDTH(21)
  ) tagvSram_tagvSram (	// src/main/scala/cpu/core/cache/components/ICache.scala:71:55
    .addra (sramSend_0_index),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :119:23
    .dina  ({1'h1, sramSend_0_tag}),	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :57:31, :66:30, :87:29, :105:29, :112:19, :117:23, :143:43, :162:32, :169:51
    .clka  (aclk),
    .wea   (sramSend_0_wen),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :115:23
    .douta (_tagvSram_tagvSram_douta)
  );
  xilinx_single_port_ram_read_first #(
    .RAM_DEPTH(256),
    .RAM_WIDTH(21)
  ) tagvSram_tagvSram_1 (	// src/main/scala/cpu/core/cache/components/ICache.scala:71:55
    .addra (sramSend_1_index),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :119:23
    .dina  ({1'h1, sramSend_1_tag}),	// src/main/scala/cpu/core/cache/components/ICache.scala:40:14, :57:31, :66:30, :87:29, :105:29, :112:19, :117:23, :143:43, :162:32, :169:51
    .clka  (aclk),
    .wea   (sramSend_1_wen),	// src/main/scala/cpu/core/cache/components/ICache.scala:87:29, :112:19, :115:23
    .douta (_tagvSram_tagvSram_1_douta)
  );
  assign io_core_data = lastIsCache ? _GEN_14[lastOffset[3:2]] : dataReg;	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :51:24, :73:28, :265:51, :268:23, src/main/scala/cpu/utils/Functions.scala:38:9
  assign io_core_stall =
    _GEN_2
      ? io_core_valid & _GEN_3
      : _GEN_9 | ~_GEN_7 & (_GEN_10 | _GEN_12 & (~io_axi_r_valid | addr != addrReg));	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :48:24, :65:30, :73:28, :76:17, :158:17, :161:27, :162:32, :170:28, :188:15, :196:13, :209:17, :219:17, :230:15, :237:21, :238:{19,32}, :251:15
  assign io_axi_ar_valid = ~_GEN_2 & (_GEN_4 | ~(_GEN_5 | _GEN_11) & _GEN_10);	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :64:30, :158:17, :189:15
  assign io_axi_ar_bits_addr = _GEN_15 ? addrReg : {lastTag, lastIndex, 4'h0};	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :48:24, :273:{30,39}, :281:19, :290:{19,25}, src/main/scala/cpu/utils/Functions.scala:32:9, :35:9
  assign io_axi_ar_bits_len = _GEN_15 ? 4'h0 : 4'h3;	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :273:{30,39}, :275:19, :284:19, :290:25
  assign io_working = ~_GEN_2 & (_GEN_8 | ~_GEN_11 & (_GEN_13 | ~(&state)));	// src/main/scala/cpu/core/cache/components/ICache.scala:39:7, :47:24, :57:31, :64:30, :66:30, :67:30, :158:17, :160:15, :208:17, :218:17, :255:15
endmodule

module DCache(	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
  input         aclk,	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
                aresetn,	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
                io_core_unmappped,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
                io_core_req_info_valid,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
                io_core_req_info_wen,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input  [31:0] io_core_req_info_addr,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input  [2:0]  io_core_req_info_size,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input  [3:0]  io_core_req_info_wstrb,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input  [31:0] io_core_req_info_wdata,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [31:0] io_core_resp_data,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input         io_core_coreReady,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output        io_core_stall,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input         io_axi_aw_ready,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output        io_axi_aw_valid,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [31:0] io_axi_aw_bits_addr,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [2:0]  io_axi_aw_bits_size,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input         io_axi_w_ready,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output        io_axi_w_valid,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [31:0] io_axi_w_bits_data,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [3:0]  io_axi_w_bits_strb,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input         io_axi_b_valid,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
                io_axi_ar_ready,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output        io_axi_ar_valid,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [31:0] io_axi_ar_bits_addr,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output [2:0]  io_axi_ar_bits_size,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input         io_axi_r_valid,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  input  [31:0] io_axi_r_bits_data,	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
  output        io_working	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
);

  reg  [3:0]  state;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24
  reg  [31:0] dataTmp;	// src/main/scala/cpu/core/cache/components/DCache.scala:37:24
  wire        isRead = io_core_req_info_valid & ~io_core_req_info_wen;	// src/main/scala/cpu/core/cache/components/DCache.scala:54:{27,30}
  wire        isWrite = io_core_req_info_valid & io_core_req_info_wen;	// src/main/scala/cpu/core/cache/components/DCache.scala:55:27
  wire [31:0] addr =
    io_core_unmappped ? {3'h0, io_core_req_info_addr[28:0]} : io_core_req_info_addr;	// src/main/scala/cpu/core/cache/components/DCache.scala:56:{20,43,62}
  wire        _GEN = state == 4'h0;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17
  wire        _GEN_0 = state == 4'h1;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :62:15
  wire        _GEN_1 = state == 4'h2;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :77:15
  wire        _GEN_2 = state == 4'h3;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :86:19
  wire        _GEN_3 = _GEN_0 | _GEN_1;	// src/main/scala/cpu/core/cache/components/DCache.scala:50:28, :58:17
  wire        _GEN_4 = state == 4'h5;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :67:17
  wire        _GEN_5 = io_axi_aw_ready & io_axi_w_ready;	// src/main/scala/cpu/core/cache/components/DCache.scala:104:21
  wire        _GEN_6 = state == 4'h7;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :109:17
  wire        _GEN_7 = _GEN | _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/cpu/core/cache/components/DCache.scala:47:28, :58:17
  wire        _GEN_8 = state == 4'h6;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :111:17
  wire        _GEN_9 = state == 4'h8;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :118:15
  always @(posedge aclk) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
    if (aresetn) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      state <= 4'h0;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24
      dataTmp <= 32'h0;	// src/main/scala/cpu/core/cache/components/DCache.scala:37:24
    end
    else begin	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      if (_GEN) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (isRead)	// src/main/scala/cpu/core/cache/components/DCache.scala:54:27
          state <= 4'h1;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :62:15
        else if (isWrite)	// src/main/scala/cpu/core/cache/components/DCache.scala:55:27
          state <= 4'h5;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :67:17
      end
      else if (_GEN_0) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (io_axi_ar_ready)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= 4'h2;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :77:15
      end
      else if (_GEN_1) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (io_axi_r_valid)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= io_core_coreReady ? 4'h0 : 4'h3;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :82:33, :83:17, :86:19
      end
      else if (_GEN_2) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (io_core_coreReady)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= 4'h0;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24
      end
      else if (_GEN_4) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (_GEN_5)	// src/main/scala/cpu/core/cache/components/DCache.scala:104:21
          state <= 4'h0;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24
        else if (io_axi_aw_ready)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= 4'h7;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :109:17
        else if (io_axi_w_ready)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= 4'h6;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :111:17
      end
      else if (_GEN_6) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (io_axi_w_ready)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= 4'h8;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :118:15
      end
      else if (_GEN_8) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:58:17
        if (io_axi_aw_ready)	// src/main/scala/cpu/core/cache/components/DCache.scala:30:14
          state <= 4'h8;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :118:15
      end
      else if (_GEN_9 & io_axi_b_valid)	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24, :58:17, :132:21, :133:15
        state <= 4'h0;	// src/main/scala/cpu/core/cache/components/DCache.scala:36:24
      if (_GEN | _GEN_0 | ~(_GEN_1 & io_axi_r_valid) | io_core_coreReady) begin	// src/main/scala/cpu/core/cache/components/DCache.scala:37:24, :58:17, :81:21, :82:33
      end
      else	// src/main/scala/cpu/core/cache/components/DCache.scala:37:24, :58:17
        dataTmp <= io_axi_r_bits_data;	// src/main/scala/cpu/core/cache/components/DCache.scala:37:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
        end	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
        state = _RANDOM[1'h0][3:0];	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :36:24
        dataTmp = {_RANDOM[1'h0][31:4], _RANDOM[1'h1][3:0]};	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :36:24, :37:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_core_resp_data = _GEN | _GEN_3 | ~_GEN_2 ? io_axi_r_bits_data : dataTmp;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :37:24, :50:28, :51:28, :58:17
  assign io_core_stall =
    _GEN
      ? isRead | isWrite
      : _GEN_0
        | (_GEN_1
             ? ~io_axi_r_valid
             : ~_GEN_2 & (_GEN_4 ? ~_GEN_5 : _GEN_6 ? ~io_axi_w_ready : _GEN_8 | _GEN_9));	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :45:28, :49:28, :50:28, :51:28, :54:27, :55:27, :58:17, :60:20, :61:15, :65:23, :75:15, :81:21, :89:15, :104:{21,33}, :107:15, :117:21, :120:15, :125:15
  assign io_axi_aw_valid = ~_GEN_7 & (_GEN_4 | ~_GEN_6 & _GEN_8);	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :46:28, :47:28, :58:17, :102:15
  assign io_axi_aw_bits_addr = addr;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :56:20
  assign io_axi_aw_bits_size = io_core_req_info_size;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
  assign io_axi_w_valid = ~_GEN_7 & (_GEN_4 | _GEN_6);	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :47:28, :58:17, :103:15
  assign io_axi_w_bits_data = io_core_req_info_wdata;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
  assign io_axi_w_bits_strb = io_core_req_info_wstrb;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
  assign io_axi_ar_valid = ~_GEN & _GEN_0;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :45:28, :58:17
  assign io_axi_ar_bits_addr = addr;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :56:20
  assign io_axi_ar_bits_size = io_core_req_info_size;	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7
  assign io_working = state < 4'h5 & (_GEN ? isRead : _GEN_3 | ~_GEN_2);	// src/main/scala/cpu/core/cache/components/DCache.scala:29:7, :36:24, :45:28, :50:28, :54:27, :58:17, :60:20, :67:17, :93:15, :149:{14,26}, :150:13
endmodule

module CacheTop(	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
  input         aclk,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
                aresetn,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
                io_axi_aw_ready,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output        io_axi_aw_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [31:0] io_axi_aw_bits_addr,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [2:0]  io_axi_aw_bits_size,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_axi_w_ready,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output        io_axi_w_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [31:0] io_axi_w_bits_data,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [3:0]  io_axi_w_bits_strb,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_axi_b_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
                io_axi_ar_ready,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output        io_axi_ar_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [3:0]  io_axi_ar_bits_id,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [31:0] io_axi_ar_bits_addr,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [3:0]  io_axi_ar_bits_len,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [2:0]  io_axi_ar_bits_size,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output        io_axi_r_ready,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_axi_r_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input  [31:0] io_axi_r_bits_data,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_axi_r_bits_last,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
                io_iCache_unmappped,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
                io_iCache_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input  [31:0] io_iCache_addr,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_iCache_coreReady,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [31:0] io_iCache_data,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output        io_iCache_stall,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_dCache_unmappped,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
                io_dCache_req_info_valid,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
                io_dCache_req_info_wen,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input  [31:0] io_dCache_req_info_addr,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input  [2:0]  io_dCache_req_info_size,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input  [3:0]  io_dCache_req_info_wstrb,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input  [31:0] io_dCache_req_info_wdata,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output [31:0] io_dCache_resp_data,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  input         io_dCache_coreReady,	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
  output        io_dCache_stall	// src/main/scala/cpu/core/cache/top/CacheTop.scala:12:14
);

  wire        _DCache_io_axi_ar_valid;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22
  wire [31:0] _DCache_io_axi_ar_bits_addr;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22
  wire [2:0]  _DCache_io_axi_ar_bits_size;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22
  wire        _DCache_io_working;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22
  wire        _ICache_io_axi_ar_valid;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
  wire [31:0] _ICache_io_axi_ar_bits_addr;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
  wire [3:0]  _ICache_io_axi_ar_bits_len;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
  wire        _ICache_io_working;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
  reg  [1:0]  state;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22
  wire        instWorking = state == 2'h1;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22, :30:15, :53:27
  wire        dataWorking = state == 2'h2;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22, :28:15, :54:27
  always @(posedge aclk) begin	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
    if (aresetn)	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
      state <= 2'h0;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22
    else if (state == 2'h0) begin	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22, :25:17
      if (_DCache_io_working)	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22
        state <= 2'h2;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22, :28:15
      else if (_ICache_io_working)	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
        state <= 2'h1;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22, :30:15
    end
    else if (state == 2'h1) begin	// src/main/scala/cpu/core/cache/top/CacheTop.scala:24:22, :25:17, :30:15
      if (_ICache_io_working) begin	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
      end
      else	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
        state <= {_DCache_io_working, 1'h0};	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :20:22, :24:22, :35:30, :36:17, :38:17
    end
    else if (state == 2'h2 & ~_DCache_io_working)	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22, :24:22, :25:17, :28:15, :43:{12,29}, :44:30
      state <= {1'h0, _ICache_io_working};	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :19:22, :24:22, :44:30, :45:17, :47:17
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :24:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICache ICache (	// src/main/scala/cpu/core/cache/top/CacheTop.scala:19:22
    .aclk               (aclk),
    .aresetn               (aresetn),
    .io_core_unmappped   (io_iCache_unmappped),
    .io_core_valid       (io_iCache_valid),
    .io_core_addr        (io_iCache_addr),
    .io_core_coreReady   (io_iCache_coreReady),
    .io_core_data        (io_iCache_data),
    .io_core_stall       (io_iCache_stall),
    .io_axi_ar_ready     (instWorking & io_axi_ar_ready),	// src/main/scala/cpu/core/cache/top/CacheTop.scala:53:27, :63:29
    .io_axi_ar_valid     (_ICache_io_axi_ar_valid),
    .io_axi_ar_bits_addr (_ICache_io_axi_ar_bits_addr),
    .io_axi_ar_bits_len  (_ICache_io_axi_ar_bits_len),
    .io_axi_r_valid      (instWorking & io_axi_r_valid),	// src/main/scala/cpu/core/cache/top/CacheTop.scala:53:27, :60:28
    .io_axi_r_bits_data  (io_axi_r_bits_data),
    .io_axi_r_bits_last  (io_axi_r_bits_last),
    .io_working          (_ICache_io_working)
  );
  DCache DCache (	// src/main/scala/cpu/core/cache/top/CacheTop.scala:20:22
    .aclk                  (aclk),
    .aresetn                  (aresetn),
    .io_core_unmappped      (io_dCache_unmappped),
    .io_core_req_info_valid (io_dCache_req_info_valid),
    .io_core_req_info_wen   (io_dCache_req_info_wen),
    .io_core_req_info_addr  (io_dCache_req_info_addr),
    .io_core_req_info_size  (io_dCache_req_info_size),
    .io_core_req_info_wstrb (io_dCache_req_info_wstrb),
    .io_core_req_info_wdata (io_dCache_req_info_wdata),
    .io_core_resp_data      (io_dCache_resp_data),
    .io_core_coreReady      (io_dCache_coreReady),
    .io_core_stall          (io_dCache_stall),
    .io_axi_aw_ready        (io_axi_aw_ready),
    .io_axi_aw_valid        (io_axi_aw_valid),
    .io_axi_aw_bits_addr    (io_axi_aw_bits_addr),
    .io_axi_aw_bits_size    (io_axi_aw_bits_size),
    .io_axi_w_ready         (io_axi_w_ready),
    .io_axi_w_valid         (io_axi_w_valid),
    .io_axi_w_bits_data     (io_axi_w_bits_data),
    .io_axi_w_bits_strb     (io_axi_w_bits_strb),
    .io_axi_b_valid         (io_axi_b_valid),
    .io_axi_ar_ready        (dataWorking & io_axi_ar_ready),	// src/main/scala/cpu/core/cache/top/CacheTop.scala:54:27, :64:29
    .io_axi_ar_valid        (_DCache_io_axi_ar_valid),
    .io_axi_ar_bits_addr    (_DCache_io_axi_ar_bits_addr),
    .io_axi_ar_bits_size    (_DCache_io_axi_ar_bits_size),
    .io_axi_r_valid         (dataWorking & io_axi_r_valid),	// src/main/scala/cpu/core/cache/top/CacheTop.scala:54:27, :61:28
    .io_axi_r_bits_data     (io_axi_r_bits_data),
    .io_working             (_DCache_io_working)
  );
  assign io_axi_ar_valid =
    instWorking ? _ICache_io_axi_ar_valid : dataWorking & _DCache_io_axi_ar_valid;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :19:22, :20:22, :53:27, :54:27
  assign io_axi_ar_bits_id = {3'h0, ~instWorking};	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :53:27, :56:24
  assign io_axi_ar_bits_addr =
    instWorking ? _ICache_io_axi_ar_bits_addr : _DCache_io_axi_ar_bits_addr;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :19:22, :20:22, :53:27, :56:24
  assign io_axi_ar_bits_len = instWorking ? _ICache_io_axi_ar_bits_len : 4'h0;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :12:14, :19:22, :20:22, :53:27, :56:24
  assign io_axi_ar_bits_size = instWorking ? 3'h2 : _DCache_io_axi_ar_bits_size;	// src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :19:22, :20:22, :53:27, :56:24
  assign io_axi_r_ready = instWorking | dataWorking;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/cache/top/CacheTop.scala:11:7, :53:27, :54:27
endmodule

module mycpu_top(	// src/main/scala/cpu/mycpu_top.scala:64:7
  input         aclk,	// src/main/scala/cpu/mycpu_top.scala:64:7
                aresetn,	// src/main/scala/cpu/mycpu_top.scala:64:7
  input  [5:0]  ext_int,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  arid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [31:0] araddr,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  arlen,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [2:0]  arsize,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [1:0]  arburst,	// src/main/scala/cpu/mycpu_top.scala:65:21
                arlock,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  arcache,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [2:0]  arprot,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output        arvalid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input         arready,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input  [3:0]  rid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input  [31:0] rdata,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input  [1:0]  rresp,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input         rlast,	// src/main/scala/cpu/mycpu_top.scala:65:21
                rvalid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output        rready,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  awid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [31:0] awaddr,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  awlen,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [2:0]  awsize,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [1:0]  awburst,	// src/main/scala/cpu/mycpu_top.scala:65:21
                awlock,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  awcache,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [2:0]  awprot,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output        awvalid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input         awready,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  wid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [31:0] wdata,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  wstrb,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output        wlast,	// src/main/scala/cpu/mycpu_top.scala:65:21
                wvalid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input         wready,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input  [3:0]  bid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input  [1:0]  bresp,	// src/main/scala/cpu/mycpu_top.scala:65:21
  input         bvalid,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output        bready,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [31:0] debug_wb_pc,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [3:0]  debug_wb_rf_wen,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [4:0]  debug_wb_rf_wnum,	// src/main/scala/cpu/mycpu_top.scala:65:21
  output [31:0] debug_wb_rf_wdata	// src/main/scala/cpu/mycpu_top.scala:65:21
);

  wire [31:0] _cache_io_iCache_data;	// src/main/scala/cpu/mycpu_top.scala:67:21
  wire        _cache_io_iCache_stall;	// src/main/scala/cpu/mycpu_top.scala:67:21
  wire [31:0] _cache_io_dCache_resp_data;	// src/main/scala/cpu/mycpu_top.scala:67:21
  wire        _cache_io_dCache_stall;	// src/main/scala/cpu/mycpu_top.scala:67:21
  wire        _core_io_iCache_unmappped;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire        _core_io_iCache_valid;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire [31:0] _core_io_iCache_addr;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire        _core_io_iCache_coreReady;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire        _core_io_dCache_unmappped;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire        _core_io_dCache_req_info_valid;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire        _core_io_dCache_req_info_wen;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire [31:0] _core_io_dCache_req_info_addr;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire [2:0]  _core_io_dCache_req_info_size;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire [3:0]  _core_io_dCache_req_info_wstrb;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire [31:0] _core_io_dCache_req_info_wdata;	// src/main/scala/cpu/mycpu_top.scala:66:21
  wire        _core_io_dCache_coreReady;	// src/main/scala/cpu/mycpu_top.scala:66:21
  CoreTop core (	// src/main/scala/cpu/mycpu_top.scala:66:21
    .aclk                    (aclk),
    .aresetn                    (~aresetn),	// src/main/scala/cpu/mycpu_top.scala:69:16
    .io_iCache_unmappped      (_core_io_iCache_unmappped),
    .io_iCache_valid          (_core_io_iCache_valid),
    .io_iCache_addr           (_core_io_iCache_addr),
    .io_iCache_coreReady      (_core_io_iCache_coreReady),
    .io_iCache_data           (_cache_io_iCache_data),	// src/main/scala/cpu/mycpu_top.scala:67:21
    .io_iCache_stall          (_cache_io_iCache_stall),	// src/main/scala/cpu/mycpu_top.scala:67:21
    .io_dCache_unmappped      (_core_io_dCache_unmappped),
    .io_dCache_req_info_valid (_core_io_dCache_req_info_valid),
    .io_dCache_req_info_wen   (_core_io_dCache_req_info_wen),
    .io_dCache_req_info_addr  (_core_io_dCache_req_info_addr),
    .io_dCache_req_info_size  (_core_io_dCache_req_info_size),
    .io_dCache_req_info_wstrb (_core_io_dCache_req_info_wstrb),
    .io_dCache_req_info_wdata (_core_io_dCache_req_info_wdata),
    .io_dCache_resp_data      (_cache_io_dCache_resp_data),	// src/main/scala/cpu/mycpu_top.scala:67:21
    .io_dCache_coreReady      (_core_io_dCache_coreReady),
    .io_dCache_stall          (_cache_io_dCache_stall),	// src/main/scala/cpu/mycpu_top.scala:67:21
    .io_debug_wb_pc           (debug_wb_pc),
    .io_debug_wb_rf_wen       (debug_wb_rf_wen),
    .io_debug_wb_rf_wnum      (debug_wb_rf_wnum),
    .io_debug_wb_rf_wdata     (debug_wb_rf_wdata)
  );
  CacheTop cache (	// src/main/scala/cpu/mycpu_top.scala:67:21
    .aclk                    (aclk),
    .aresetn                    (~aresetn),	// src/main/scala/cpu/mycpu_top.scala:69:16
    .io_axi_aw_ready          (awready),
    .io_axi_aw_valid          (awvalid),
    .io_axi_aw_bits_addr      (awaddr),
    .io_axi_aw_bits_size      (awsize),
    .io_axi_w_ready           (wready),
    .io_axi_w_valid           (wvalid),
    .io_axi_w_bits_data       (wdata),
    .io_axi_w_bits_strb       (wstrb),
    .io_axi_b_valid           (bvalid),
    .io_axi_ar_ready          (arready),
    .io_axi_ar_valid          (arvalid),
    .io_axi_ar_bits_id        (arid),
    .io_axi_ar_bits_addr      (araddr),
    .io_axi_ar_bits_len       (arlen),
    .io_axi_ar_bits_size      (arsize),
    .io_axi_r_ready           (rready),
    .io_axi_r_valid           (rvalid),
    .io_axi_r_bits_data       (rdata),
    .io_axi_r_bits_last       (rlast),
    .io_iCache_unmappped      (_core_io_iCache_unmappped),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_iCache_valid          (_core_io_iCache_valid),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_iCache_addr           (_core_io_iCache_addr),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_iCache_coreReady      (_core_io_iCache_coreReady),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_iCache_data           (_cache_io_iCache_data),
    .io_iCache_stall          (_cache_io_iCache_stall),
    .io_dCache_unmappped      (_core_io_dCache_unmappped),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_req_info_valid (_core_io_dCache_req_info_valid),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_req_info_wen   (_core_io_dCache_req_info_wen),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_req_info_addr  (_core_io_dCache_req_info_addr),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_req_info_size  (_core_io_dCache_req_info_size),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_req_info_wstrb (_core_io_dCache_req_info_wstrb),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_req_info_wdata (_core_io_dCache_req_info_wdata),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_resp_data      (_cache_io_dCache_resp_data),
    .io_dCache_coreReady      (_core_io_dCache_coreReady),	// src/main/scala/cpu/mycpu_top.scala:66:21
    .io_dCache_stall          (_cache_io_dCache_stall)
  );
  assign arburst = 2'h1;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign arlock = 2'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign arcache = 4'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign arprot = 3'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign awid = 4'h1;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign awlen = 4'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign awburst = 2'h1;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign awlock = 2'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign awcache = 4'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign awprot = 3'h0;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign wid = 4'h1;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign wlast = 1'h1;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
  assign bready = 1'h1;	// src/main/scala/cpu/mycpu_top.scala:64:7, :67:21
endmodule



// Generated by CIRCT firtool-1.62.0
module xilinx_single_port_ram_read_first #(
  parameter RAM_WIDTH = 18,                       // Specify RAM data width
  parameter RAM_DEPTH = 1024                     // Specify RAM depth (number of entries)
) (
  input [$clog2(RAM_DEPTH)-1:0] addra,  // Address bus, width determined from RAM_DEPTH
  input [RAM_WIDTH-1:0] dina,           // RAM input data
  input clka,                           // Clock
  input wea,                            // Write enable
  output [RAM_WIDTH-1:0] douta          // RAM output data
);
(*ram_style="block"*)
  reg [RAM_WIDTH-1:0] BRAM [RAM_DEPTH-1:0];
  reg [$clog2(RAM_DEPTH)-1:0] addr_r;
  reg [RAM_WIDTH-1:0] ram_data = {RAM_WIDTH{1'b0}};
  // The following code either initializes the memory values to a specified file or to all zeros to match hardware
  generate
      integer ram_index;
      initial
        for (ram_index = 0; ram_index < RAM_DEPTH; ram_index = ram_index + 1)
          BRAM[ram_index] = {RAM_WIDTH{1'b0}};
  endgenerate

  always @(posedge clka) begin
      addr_r <= addra;
      if (wea) BRAM[addra] <= dina;
  end


   // The following is a 1 aclk cycle read latency at the cost of a longer aclk-to-out timing
   assign douta = BRAM[addr_r];

endmodule

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

