dependencies:
  lowrisc:constants:top_pkg:0: []
  lowrisc:dv:pins_if:0: []
  lowrisc:ibex:ibex_core:0.1:
  - lowrisc:ibex:ibex_icache:0.1
  - lowrisc:ibex:ibex_pkg:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:tool:check_tool_requirements:0.1
  lowrisc:ibex:ibex_icache:0.1:
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  lowrisc:ibex:ibex_pkg:0.1: []
  lowrisc:ip:aes:0.6:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:alert_handler_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:flash_ctrl:0.1:
  - lowrisc:ip:flash_ctrl_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:flash:0
  lowrisc:ip:flash_ctrl_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:ip:gpio:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:hmac:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:nmi_gen:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:padctrl_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:pinmux_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:pwrmgr:0.1:
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:pwrmgr_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:ip:rstmgr:0.1:
  - lowrisc:ip:pwrmgr_pkg:0.1
  - lowrisc:ip:rstmgr_pkg:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:rstmgr_pkg:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:ip:rv_core_ibex:0.1:
  - lowrisc:ibex:ibex_core:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_gating:0
  - lowrisc:tlul:adapter_host:0.1
  lowrisc:ip:rv_dm:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:adapter_host:0.1
  - pulp-platform:riscv-dbg:0.1:0
  lowrisc:ip:rv_plic_component:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:rv_timer:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:spi_device:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_gating:0
  - lowrisc:prim:ram_2p_adv:0.1
  lowrisc:ip:tlul:0.1:
  - lowrisc:tlul:adapter_reg:0.1
  - lowrisc:tlul:adapter_sram:0.1
  - lowrisc:tlul:socket_1n:0.1
  - lowrisc:tlul:socket_m1:0.1
  - lowrisc:tlul:sram2tlul:0.1
  lowrisc:ip:uart:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:usb_fs_nb_pe:0.1:
  - lowrisc:prim:all:0.1
  lowrisc:ip:usbdev:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:ip:usb_fs_nb_pe:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:ram_2p_async_adv:0.1
  lowrisc:prim:all:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:clock_mux2:0
  - lowrisc:prim:diff_decode:0
  - lowrisc:prim:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim:assert:0.1: []
  lowrisc:prim:clock_gating:0:
  - lowrisc:prim_abstract:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:clock_mux2:0:
  - lowrisc:prim_abstract:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:diff_decode:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:flash:0:
  - lowrisc:prim_abstract:flash:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  - lowrisc:prim:ram_1p:0
  lowrisc:prim:pad_wrapper:0:
  - lowrisc:prim_abstract:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:prim_pkg:0.1:
  - lowrisc:prim_abstract:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:primgen:0.1: []
  lowrisc:prim:ram_1p:0:
  - lowrisc:prim_abstract:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:ram_1p_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:ram_2p:0:
  - lowrisc:prim_abstract:ram_2p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:ram_2p_adv:0.1:
  - lowrisc:prim:ram_2p_async_adv:0.1
  lowrisc:prim:ram_2p_async_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_2p:0
  - lowrisc:prim:secded:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:rom:0:
  - lowrisc:prim_abstract:rom:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:rom_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:rom:0
  lowrisc:prim:secded:0.1: []
  lowrisc:prim:util:0.1: []
  lowrisc:prim:util_memload:0: []
  lowrisc:prim_abstract:clock_gating:0:
  - lowrisc:prim_generic:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_gating:0
  lowrisc:prim_abstract:clock_mux2:0:
  - lowrisc:prim_generic:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_mux2:0
  lowrisc:prim_abstract:flash:0:
  - lowrisc:prim_generic:flash:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:pad_wrapper:0:
  - lowrisc:prim_generic:pad_wrapper:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:pad_wrapper:0
  lowrisc:prim_abstract:prim_pkg:0.1: []
  lowrisc:prim_abstract:ram_1p:0:
  - lowrisc:prim_generic:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:ram_2p:0:
  - lowrisc:prim_generic:ram_2p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:rom:0:
  - lowrisc:prim_generic:rom:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_generic:clock_gating:0: []
  lowrisc:prim_generic:clock_mux2:0: []
  lowrisc:prim_generic:flash:0:
  - lowrisc:prim:ram_1p:0
  lowrisc:prim_generic:pad_wrapper:0: []
  lowrisc:prim_generic:ram_1p:0:
  - lowrisc:prim:util_memload:0
  lowrisc:prim_generic:ram_2p:0:
  - lowrisc:prim:util_memload:0
  lowrisc:prim_generic:rom:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:util_memload:0
  lowrisc:prim_xilinx:clock_gating:0: []
  lowrisc:prim_xilinx:clock_mux2:0: []
  lowrisc:prim_xilinx:pad_wrapper:0: []
  lowrisc:systems:top_earlgrey:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:aes:0.6
  - lowrisc:ip:alert_handler_component:0.1
  - lowrisc:ip:flash_ctrl:0.1
  - lowrisc:ip:gpio:0.1
  - lowrisc:ip:hmac:0.1
  - lowrisc:ip:nmi_gen:0.1
  - lowrisc:ip:padctrl_component:0.1
  - lowrisc:ip:pinmux_component:0.1
  - lowrisc:ip:pwrmgr:0.1
  - lowrisc:ip:rstmgr:0.1
  - lowrisc:ip:rv_core_ibex:0.1
  - lowrisc:ip:rv_dm:0.1
  - lowrisc:ip:rv_timer:0.1
  - lowrisc:ip:spi_device:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:ip:uart:0.1
  - lowrisc:ip:usbdev:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:flash:0
  - lowrisc:prim:ram_1p_adv:0.1
  - lowrisc:prim:rom_adv:0.1
  - lowrisc:tlul:headers:0.1
  - lowrisc:top_earlgrey:alert_handler_reg:0.1
  - lowrisc:top_earlgrey:clkmgr:0.1
  - lowrisc:top_earlgrey:padctrl_reg:0.1
  - lowrisc:top_earlgrey:pinmux_reg:0.1
  - lowrisc:top_earlgrey:rv_plic:0.1
  - lowrisc:top_earlgrey:xbar_main:0.1
  - lowrisc:top_earlgrey:xbar_peri:0.1
  lowrisc:tlul:adapter_host:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tlul:adapter_reg:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tlul:adapter_sram:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tlul:common:0.1:
  - lowrisc:dv:pins_if:0
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:headers:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:tlul:socket_1n:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:socket_m1:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:sram2tlul:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:tlul:common:0.1
  lowrisc:tool:check_tool_requirements:0.1: []
  lowrisc:top_earlgrey:alert_handler_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:top_earlgrey:clkmgr:0.1:
  - lowrisc:ip:pwrmgr:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:clock_gating:0
  lowrisc:top_earlgrey:padctrl_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:top_earlgrey:pinmux_reg:0.1:
  - lowrisc:tlul:headers:0.1
  lowrisc:top_earlgrey:rv_plic:0.1:
  - lowrisc:ip:rv_plic_component:0.1
  lowrisc:top_earlgrey:xbar_main:0.1:
  - lowrisc:ip:tlul:0.1
  lowrisc:top_earlgrey:xbar_peri:0.1:
  - lowrisc:ip:tlul:0.1
  pulp-platform:riscv-dbg:0.1:0:
  - lowrisc:prim:all:0.1
files:
- core: lowrisc:constants:top_pkg:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv
- core: lowrisc:dv:pins_if:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_dv_pins_if_0/pins_if.sv
- core: lowrisc:ibex:ibex_pkg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
- core: lowrisc:prim_abstract:prim_pkg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
- core: lowrisc:prim_generic:clock_gating:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
- core: lowrisc:prim_generic:clock_mux2:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
- core: lowrisc:prim_generic:pad_wrapper:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
- core: lowrisc:prim:util:0.1
  file_type: systemVerilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/lowrisc_prim_util_0.1/rtl/prim_util.svh
- core: lowrisc:prim:util_memload:0
  file_type: systemVerilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.sv
- core: lowrisc:prim_xilinx:clock_gating:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
- core: lowrisc:prim_xilinx:clock_mux2:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
- core: lowrisc:prim_xilinx:pad_wrapper:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv
- core: lowrisc:tool:check_tool_requirements:0.1
  file_type: ''
  is_include_file: false
  logical_name: ''
  name: util/check_tool_requirements.py
- core: lowrisc:tool:check_tool_requirements:0.1
  file_type: ''
  is_include_file: false
  logical_name: ''
  name: tool_requirements.py
- core: lowrisc:ip:flash_ctrl_pkg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_ctrl_pkg.sv
- core: lowrisc:ip:flash_ctrl_pkg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv
- core: lowrisc:ip:pwrmgr_pkg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_pkg_0.1/rtl/pwrmgr_pkg.sv
- core: lowrisc:ip:rstmgr_pkg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_pkg_0.1/rtl/rstmgr_pkg.sv
- core: lowrisc:prim:diff_decode:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv
- core: lowrisc:prim_generic:ram_1p:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
- core: lowrisc:prim_generic:ram_2p:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
- core: lowrisc:prim_generic:rom:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv
- core: lowrisc:tlul:headers:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv
- core: lowrisc:prim_abstract:clock_gating:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
- core: lowrisc:prim_abstract:clock_mux2:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
- core: lowrisc:prim_abstract:pad_wrapper:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv
- core: lowrisc:prim_abstract:ram_1p:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
- core: lowrisc:prim_abstract:ram_2p:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv
- core: lowrisc:prim_abstract:rom:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_rom_0/prim_rom.sv
- core: lowrisc:top_earlgrey:alert_handler_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_pkg.sv
- core: lowrisc:top_earlgrey:alert_handler_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv
- core: lowrisc:top_earlgrey:padctrl_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_pkg.sv
- core: lowrisc:top_earlgrey:padctrl_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_top.sv
- core: lowrisc:top_earlgrey:pinmux_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_pkg.sv
- core: lowrisc:top_earlgrey:pinmux_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_top.sv
- core: lowrisc:ibex:ibex_icache:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_clock_inverter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_clock_gating_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_alert_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_esc_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_esc_receiver.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_esc_sender.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_flop_2sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_lfsr.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_cipher_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_present.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_filter_ctr.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_ext.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv
- core: lowrisc:prim_generic:flash:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv
- core: lowrisc:prim:ram_1p_adv:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
- core: lowrisc:prim:ram_2p_async_adv:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv
- core: lowrisc:prim:rom_adv:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_consts_pkg.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_in_pe.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_out_pe.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_pe.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_rx.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_tx.sv
- core: lowrisc:ip:usb_fs_nb_pe:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_tx_mux.sv
- core: lowrisc:prim_abstract:flash:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_abstract_flash_0/prim_flash.sv
- core: lowrisc:prim:ram_2p_adv:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_prim_ram_2p_adv_0.1/rtl/prim_ram_2p_adv.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv
- core: pulp-platform:riscv-dbg:0.1:0
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv
- core: lowrisc:tlul:adapter_host:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv
- core: lowrisc:tlul:adapter_reg:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv
- core: lowrisc:tlul:adapter_sram:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv
- core: lowrisc:tlul:socket_1n:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv
- core: lowrisc:tlul:socket_1n:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv
- core: lowrisc:tlul:socket_m1:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv
- core: lowrisc:tlul:sram2tlul:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_tlul_sram2tlul_0.1/rtl/sram2tlul.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_pkg.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_pkg.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_reg_top.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_core.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_prng.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_ctr.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_control.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_core.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_control.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sub_bytes.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_lut.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_pkg.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked_noreuse.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_shift_rows.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_mix_columns.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_mix_single_column.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes_key_expand.sv
- core: lowrisc:ip:aes:0.6
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_aes_0.6/rtl/aes.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_pkg.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_reg_wrap.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_class.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_esc_timer.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_accu.sv
- core: lowrisc:ip:alert_handler_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_pkg.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_top.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_erase_ctrl.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_prog_ctrl.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_rd_ctrl.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv
- core: lowrisc:ip:flash_ctrl:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd_buffers.sv
- core: lowrisc:ip:gpio:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv
- core: lowrisc:ip:gpio:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_gpio_0.1/rtl/gpio.sv
- core: lowrisc:ip:gpio:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/sha2_pad.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac_core.sv
- core: lowrisc:ip:hmac:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv
- core: lowrisc:ip:nmi_gen:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv
- core: lowrisc:ip:nmi_gen:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_top.sv
- core: lowrisc:ip:nmi_gen:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv
- core: lowrisc:ip:padctrl_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_padctrl_component_0.1/rtl/jtag_mux.sv
- core: lowrisc:ip:padctrl_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv
- core: lowrisc:ip:padctrl_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv
- core: lowrisc:ip:pinmux_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_pkg.sv
- core: lowrisc:ip:pinmux_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_wkup.sv
- core: lowrisc:ip:pinmux_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_reg_pkg.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_reg_top.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_cdc.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_slow_fsm.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_fsm.sv
- core: lowrisc:ip:pwrmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_wake_info.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_reg_pkg.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_reg_top.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_ctrl.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_por.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_info.sv
- core: lowrisc:ip:rstmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr.sv
- core: lowrisc:ip:rv_core_ibex:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_ibex.sv
- core: lowrisc:ip:rv_dm:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv
- core: lowrisc:ip:rv_plic_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv
- core: lowrisc:ip:rv_plic_component:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/timer_core.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_rxf_ctrl.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_txf_ctrl.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwmode.sv
- core: lowrisc:ip:spi_device:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_rx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_tx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart_core.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_uart_0.1/rtl/uart.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_pkg.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_usbif.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_flop_2syncpulse.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_linkstate.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_iomux.sv
- core: lowrisc:ip:usbdev:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_ip_usbdev_0.1/rtl/usbdev.sv
- core: lowrisc:top_earlgrey:xbar_main:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_xbar_main_0.1/tl_main_pkg.sv
- core: lowrisc:top_earlgrey:xbar_main:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_xbar_main_0.1/xbar_main.sv
- core: lowrisc:top_earlgrey:xbar_peri:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_xbar_peri_0.1/tl_peri_pkg.sv
- core: lowrisc:top_earlgrey:xbar_peri:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_xbar_peri_0.1/xbar_peri.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_pkg.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_pkg.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_top.sv
- core: lowrisc:top_earlgrey:clkmgr:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr.sv
- core: lowrisc:top_earlgrey:rv_plic:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv
- core: lowrisc:top_earlgrey:rv_plic:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv
- core: lowrisc:top_earlgrey:rv_plic:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv
- core: lowrisc:systems:top_earlgrey:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_pkg.sv
- core: lowrisc:systems:top_earlgrey:0.1
  file_type: systemVerilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv
hooks:
  pre_build: []
name: lowrisc_systems_top_earlgrey_0.1
parameters:
  PRIM_DEFAULT_IMPL:
    datatype: str
    default: prim_pkg::ImplGeneric
    description: Primitives implementation to use, e.g. "prim_pkg::ImplGeneric".
    paramtype: vlogdefine
tool_options:
  icarus: {}
toplevel: top_earlgrey
version: 0.2.1
vpi: []
