{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553456592781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553456592783 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0nano_embedding EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0nano_embedding\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553456592815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553456592876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553456592876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553456593082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553456593093 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553456593487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553456593487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553456593487 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553456593487 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 5867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553456593499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 5869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553456593499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 5871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553456593499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 5873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553456593499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 5875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553456593499 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553456593499 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553456593505 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "329 329 " "No exact pin location assignment(s) for 329 pins of 329 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1553456594220 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "328 139 " "There are 328 IO output pads in the design, but only 139 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1553456594224 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553456594224 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553456595726 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1553456595746 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "35 " "Following 35 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[28\] GND " "Pin cikaninstruction\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[28] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[27\] GND " "Pin cikaninstruction\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[27] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[19\] GND " "Pin cikaninstruction\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[19] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[15\] GND " "Pin cikaninstruction\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[15] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[11\] GND " "Pin cikaninstruction\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[11] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[10\] GND " "Pin cikaninstruction\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[10] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[9\] GND " "Pin cikaninstruction\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[9] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cikaninstruction\[8\] GND " "Pin cikaninstruction\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cikaninstruction[8] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[31\] GND " "Pin extendout\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[31] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[30\] GND " "Pin extendout\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[30] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[29\] GND " "Pin extendout\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[29] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[28\] GND " "Pin extendout\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[28] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[27\] GND " "Pin extendout\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[27] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[26\] GND " "Pin extendout\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[26] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[25\] GND " "Pin extendout\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[25] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[24\] GND " "Pin extendout\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[24] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[23\] GND " "Pin extendout\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[23] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[22\] GND " "Pin extendout\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[22] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[21\] GND " "Pin extendout\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[21] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[20\] GND " "Pin extendout\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[20] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[19\] GND " "Pin extendout\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[19] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[18\] GND " "Pin extendout\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[18] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[17\] GND " "Pin extendout\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[17] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[16\] GND " "Pin extendout\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[16] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[15\] GND " "Pin extendout\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[15] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[14\] GND " "Pin extendout\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[14] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[13\] GND " "Pin extendout\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[13] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[12\] GND " "Pin extendout\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[12] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[11\] GND " "Pin extendout\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[11] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[10\] GND " "Pin extendout\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[10] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[9\] GND " "Pin extendout\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[9] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "extendout\[8\] GND " "Pin extendout\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { extendout[8] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pcoutadress\[1\] GND " "Pin pcoutadress\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pcoutadress[1] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 40 -72 116 56 "pcoutadress" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pcoutadress\[0\] GND " "Pin pcoutadress\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pcoutadress[0] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 40 -72 116 56 "pcoutadress" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wa3\[3\] GND " "Pin wa3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { wa3[3] } } } { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 440 456 632 456 "wa3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1553456595751 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1553456595751 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553456596046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 24 22:43:16 2019 " "Processing ended: Sun Mar 24 22:43:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553456596046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553456596046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553456596046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553456596046 ""}
