var group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#a96a757e37adb21c7948f9e5cef151915", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#a16f44d5f00701494375e847bc36d7dd1", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gac30c157bd91d449d576a2f1440bc67f7", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga4c91dd3a0dd54511807ac1aa25a63b2e", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga40adee62e306f1d2b9be8dfbe3d4cfe3", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga49595b9f4bc0254cd609918c6cffd881", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga19b6b58da645bf409e2524b080bdb222", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gaa4c20840b17245f889783e5a873329b9", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gac16ce9e39278ff0bca802da5b21b5b25", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga657638f8325a499e959de5f244168a5b", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga73428953316c06846134aa88bb88eee4", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga26df2f88984ba620cf79c0438347c36c", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gafa1a97be431e9322c68b1c0997762e32", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga37357d42ba1afb480d4224fdda71bfc3", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga62f95ad8f31d4d20b3df8ca4c0ebe365", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gadd1c650dff030e6725e778e816f85588", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga1c62d00b68c85533279a7f665b67c53c", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga2ca1764cbc9cd4514eaa21fb8013a482", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga34e2ea357dae7e3b7b86f9a53e749001", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gadc5613f4b7f7f4b98d7378bc33f9dad8", null ],
    [ "ALT_PINMUX_FPGA_SDMMC_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga4e437cb4b82cde04928e1e0cc2bfc529", null ]
];