<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/radeon_gart.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - radeon_gart.c<span style="font-size: 80%;"> (source / <a href="radeon_gart.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">134</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : /*
<span class="lineNum">      33 </span>            :  * GART
<span class="lineNum">      34 </span>            :  * The GART (Graphics Aperture Remapping Table) is an aperture
<span class="lineNum">      35 </span>            :  * in the GPU's address space.  System pages can be mapped into
<span class="lineNum">      36 </span>            :  * the aperture and look like contiguous pages from the GPU's
<span class="lineNum">      37 </span>            :  * perspective.  A page table maps the pages in the aperture
<span class="lineNum">      38 </span>            :  * to the actual backing pages in system memory.
<span class="lineNum">      39 </span>            :  *
<span class="lineNum">      40 </span>            :  * Radeon GPUs support both an internal GART, as described above,
<span class="lineNum">      41 </span>            :  * and AGP.  AGP works similarly, but the GART table is configured
<span class="lineNum">      42 </span>            :  * and maintained by the northbridge rather than the driver.
<span class="lineNum">      43 </span>            :  * Radeon hw has a separate AGP aperture that is programmed to
<span class="lineNum">      44 </span>            :  * point to the AGP aperture provided by the northbridge and the
<span class="lineNum">      45 </span>            :  * requests are passed through to the northbridge aperture.
<span class="lineNum">      46 </span>            :  * Both AGP and internal GART can be used at the same time, however
<span class="lineNum">      47 </span>            :  * that is not currently supported by the driver.
<span class="lineNum">      48 </span>            :  *
<span class="lineNum">      49 </span>            :  * This file handles the common internal GART management.
<span class="lineNum">      50 </span>            :  */
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : /*
<span class="lineNum">      53 </span>            :  * Common GART table functions.
<span class="lineNum">      54 </span>            :  */
<span class="lineNum">      55 </span>            : /**
<span class="lineNum">      56 </span>            :  * radeon_gart_table_ram_alloc - allocate system ram for gart page table
<span class="lineNum">      57 </span>            :  *
<span class="lineNum">      58 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      59 </span>            :  *
<span class="lineNum">      60 </span>            :  * Allocate system memory for GART page table
<span class="lineNum">      61 </span>            :  * (r1xx-r3xx, non-pcie r4xx, rs400).  These asics require the
<span class="lineNum">      62 </span>            :  * gart table to be in system memory.
<a name="63"><span class="lineNum">      63 </span>            :  * Returns 0 for success, -ENOMEM for failure.</a>
<span class="lineNum">      64 </span>            :  */
<span class="lineNum">      65 </span><span class="lineNoCov">          0 : int radeon_gart_table_ram_alloc(struct radeon_device *rdev)</span>
<span class="lineNum">      66 </span>            : {
<span class="lineNum">      67 </span>            :         struct drm_dmamem *dmah;
<span class="lineNum">      68 </span>            :         int flags = 0;
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : #if defined(__amd64__) || defined(__i386__)
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RS400 || rdev-&gt;family == CHIP_RS480 ||</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :             rdev-&gt;family == CHIP_RS690 || rdev-&gt;family == CHIP_RS740) {</span>
<span class="lineNum">      73 </span>            :                 flags |= BUS_DMA_NOCACHE;
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      75 </span>            : #endif
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         dmah = drm_dmamem_alloc(rdev-&gt;dmat, rdev-&gt;gart.table_size,</span>
<span class="lineNum">      77 </span>            :             rdev-&gt;gart.table_size, 1, rdev-&gt;gart.table_size, flags, 0);
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         if (dmah == NULL) {</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">      80 </span>            :         }
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.dmah = dmah;</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_addr = dmah-&gt;map-&gt;dm_segs[0].ds_addr;</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ptr = dmah-&gt;kva;</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         memset((void *)rdev-&gt;gart.ptr, 0, rdev-&gt;gart.table_size);</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span>            : /**
<span class="lineNum">      89 </span>            :  * radeon_gart_table_ram_free - free system ram for gart page table
<span class="lineNum">      90 </span>            :  *
<span class="lineNum">      91 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      92 </span>            :  *
<span class="lineNum">      93 </span>            :  * Free system memory for GART page table
<span class="lineNum">      94 </span>            :  * (r1xx-r3xx, non-pcie r4xx, rs400).  These asics require the
<a name="95"><span class="lineNum">      95 </span>            :  * gart table to be in system memory.</a>
<span class="lineNum">      96 </span>            :  */
<span class="lineNum">      97 </span><span class="lineNoCov">          0 : void radeon_gart_table_ram_free(struct radeon_device *rdev)</span>
<span class="lineNum">      98 </span>            : {
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.ptr == NULL) {</span>
<span class="lineNum">     100 </span>            :                 return;
<span class="lineNum">     101 </span>            :         }
<span class="lineNum">     102 </span>            : #ifdef CONFIG_X86
<span class="lineNum">     103 </span>            :         if (rdev-&gt;family == CHIP_RS400 || rdev-&gt;family == CHIP_RS480 ||
<span class="lineNum">     104 </span>            :             rdev-&gt;family == CHIP_RS690 || rdev-&gt;family == CHIP_RS740) {
<span class="lineNum">     105 </span>            :                 set_memory_wb((unsigned long)rdev-&gt;gart.ptr,
<span class="lineNum">     106 </span>            :                               rdev-&gt;gart.table_size &gt;&gt; PAGE_SHIFT);
<span class="lineNum">     107 </span>            :         }
<span class="lineNum">     108 </span>            : #endif
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         drm_dmamem_free(rdev-&gt;dmat, rdev-&gt;gart.dmah);</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ptr = NULL;</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_addr = 0;</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            : /**
<span class="lineNum">     115 </span>            :  * radeon_gart_table_vram_alloc - allocate vram for gart page table
<span class="lineNum">     116 </span>            :  *
<span class="lineNum">     117 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     118 </span>            :  *
<span class="lineNum">     119 </span>            :  * Allocate video memory for GART page table
<span class="lineNum">     120 </span>            :  * (pcie r4xx, r5xx+).  These asics require the
<span class="lineNum">     121 </span>            :  * gart table to be in video memory.
<a name="122"><span class="lineNum">     122 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     123 </span>            :  */
<span class="lineNum">     124 </span><span class="lineNoCov">          0 : int radeon_gart_table_vram_alloc(struct radeon_device *rdev)</span>
<span class="lineNum">     125 </span>            : {
<span class="lineNum">     126 </span>            :         int r;
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 r = radeon_bo_create(rdev, rdev-&gt;gart.table_size,</span>
<span class="lineNum">     130 </span>            :                                      PAGE_SIZE, true, RADEON_GEM_DOMAIN_VRAM,
<span class="lineNum">     131 </span>            :                                      0, NULL, NULL, &amp;rdev-&gt;gart.robj);
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     134 </span>            :                 }
<span class="lineNum">     135 </span>            :         }
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : /**
<span class="lineNum">     140 </span>            :  * radeon_gart_table_vram_pin - pin gart page table in vram
<span class="lineNum">     141 </span>            :  *
<span class="lineNum">     142 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     143 </span>            :  *
<span class="lineNum">     144 </span>            :  * Pin the GART page table in vram so it will not be moved
<span class="lineNum">     145 </span>            :  * by the memory manager (pcie r4xx, r5xx+).  These asics require the
<span class="lineNum">     146 </span>            :  * gart table to be in video memory.
<a name="147"><span class="lineNum">     147 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     148 </span>            :  */
<span class="lineNum">     149 </span><span class="lineNoCov">          0 : int radeon_gart_table_vram_pin(struct radeon_device *rdev)</span>
<span class="lineNum">     150 </span>            : {
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         uint64_t gpu_addr;</span>
<span class="lineNum">     152 </span>            :         int r;
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rdev-&gt;gart.robj, false);</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         r = radeon_bo_pin(rdev-&gt;gart.robj,</span>
<span class="lineNum">     158 </span>            :                                 RADEON_GEM_DOMAIN_VRAM, &amp;gpu_addr);
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;gart.robj);</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     162 </span>            :         }
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         r = radeon_bo_kmap(rdev-&gt;gart.robj, &amp;rdev-&gt;gart.ptr);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;gart.robj);</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         radeon_bo_unreserve(rdev-&gt;gart.robj);</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_addr = gpu_addr;</span>
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">     170 </span>            :                 int i;
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            :                 /* We might have dropped some GART table updates while it wasn't
<span class="lineNum">     173 </span>            :                  * mapped, restore all entries
<span class="lineNum">     174 </span>            :                  */
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;gart.num_gpu_pages; i++)</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                         radeon_gart_set_page(rdev, i, rdev-&gt;gart.pages_entry[i]);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 mb();</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                 radeon_gart_tlb_flush(rdev);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            : /**
<span class="lineNum">     185 </span>            :  * radeon_gart_table_vram_unpin - unpin gart page table in vram
<span class="lineNum">     186 </span>            :  *
<span class="lineNum">     187 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     188 </span>            :  *
<span class="lineNum">     189 </span>            :  * Unpin the GART page table in vram (pcie r4xx, r5xx+).
<a name="190"><span class="lineNum">     190 </span>            :  * These asics require the gart table to be in video memory.</a>
<span class="lineNum">     191 </span>            :  */
<span class="lineNum">     192 </span><span class="lineNoCov">          0 : void radeon_gart_table_vram_unpin(struct radeon_device *rdev)</span>
<span class="lineNum">     193 </span>            : {
<span class="lineNum">     194 </span>            :         int r;
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     198 </span>            :         }
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rdev-&gt;gart.robj, false);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         if (likely(r == 0)) {</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 radeon_bo_kunmap(rdev-&gt;gart.robj);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;gart.robj);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;gart.robj);</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 rdev-&gt;gart.ptr = NULL;</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            : /**
<span class="lineNum">     209 </span>            :  * radeon_gart_table_vram_free - free gart page table vram
<span class="lineNum">     210 </span>            :  *
<span class="lineNum">     211 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     212 </span>            :  *
<span class="lineNum">     213 </span>            :  * Free the video memory used for the GART page table
<span class="lineNum">     214 </span>            :  * (pcie r4xx, r5xx+).  These asics require the gart table to
<a name="215"><span class="lineNum">     215 </span>            :  * be in video memory.</a>
<span class="lineNum">     216 </span>            :  */
<span class="lineNum">     217 </span><span class="lineNoCov">          0 : void radeon_gart_table_vram_free(struct radeon_device *rdev)</span>
<span class="lineNum">     218 </span>            : {
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">     220 </span>            :                 return;
<span class="lineNum">     221 </span>            :         }
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         radeon_bo_unref(&amp;rdev-&gt;gart.robj);</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span>            : /*
<span class="lineNum">     226 </span>            :  * Common gart functions.
<span class="lineNum">     227 </span>            :  */
<span class="lineNum">     228 </span>            : /**
<span class="lineNum">     229 </span>            :  * radeon_gart_unbind - unbind pages from the gart page table
<span class="lineNum">     230 </span>            :  *
<span class="lineNum">     231 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     232 </span>            :  * @offset: offset into the GPU's gart aperture
<span class="lineNum">     233 </span>            :  * @pages: number of pages to unbind
<span class="lineNum">     234 </span>            :  *
<span class="lineNum">     235 </span>            :  * Unbinds the requested pages from the gart page table and
<a name="236"><span class="lineNum">     236 </span>            :  * replaces them with the dummy page (all asics).</a>
<span class="lineNum">     237 </span>            :  */
<span class="lineNum">     238 </span><span class="lineNoCov">          0 : void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,</span>
<span class="lineNum">     239 </span>            :                         int pages)
<span class="lineNum">     240 </span>            : {
<span class="lineNum">     241 </span>            :         unsigned t;
<span class="lineNum">     242 </span>            :         unsigned p;
<span class="lineNum">     243 </span>            :         int i, j;
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;gart.ready) {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;trying to unbind memory from uninitialized GART !\n&quot;);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     248 </span>            :         }
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         t = offset / RADEON_GPU_PAGE_SIZE;</span>
<span class="lineNum">     250 </span>            :         p = t / (PAGE_SIZE / RADEON_GPU_PAGE_SIZE);
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pages; i++, p++) {</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;gart.pages[p]) {</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                         rdev-&gt;gart.pages[p] = NULL;</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; (PAGE_SIZE / RADEON_GPU_PAGE_SIZE); j++, t++) {</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                                 rdev-&gt;gart.pages_entry[t] = rdev-&gt;dummy_page.entry;</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;gart.ptr) {</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                                         radeon_gart_set_page(rdev, t,</span>
<span class="lineNum">     258 </span>            :                                                              rdev-&gt;dummy_page.entry);
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     260 </span>            :                         }
<span class="lineNum">     261 </span>            :                 }
<span class="lineNum">     262 </span>            :         }
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.ptr) {</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 mb();</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 radeon_gart_tlb_flush(rdev);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span>            : /**
<span class="lineNum">     270 </span>            :  * radeon_gart_bind - bind pages into the gart page table
<span class="lineNum">     271 </span>            :  *
<span class="lineNum">     272 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     273 </span>            :  * @offset: offset into the GPU's gart aperture
<span class="lineNum">     274 </span>            :  * @pages: number of pages to bind
<span class="lineNum">     275 </span>            :  * @pagelist: pages to bind
<span class="lineNum">     276 </span>            :  * @dma_addr: DMA addresses of pages
<span class="lineNum">     277 </span>            :  * @flags: RADEON_GART_PAGE_* flags
<span class="lineNum">     278 </span>            :  *
<span class="lineNum">     279 </span>            :  * Binds the requested pages to the gart page table
<span class="lineNum">     280 </span>            :  * (all asics).
<a name="281"><span class="lineNum">     281 </span>            :  * Returns 0 for success, -EINVAL for failure.</a>
<span class="lineNum">     282 </span>            :  */
<span class="lineNum">     283 </span><span class="lineNoCov">          0 : int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,</span>
<span class="lineNum">     284 </span>            :                      int pages, struct vm_page **pagelist, dma_addr_t *dma_addr,
<span class="lineNum">     285 </span>            :                      uint32_t flags)
<span class="lineNum">     286 </span>            : {
<span class="lineNum">     287 </span>            :         unsigned t;
<span class="lineNum">     288 </span>            :         unsigned p;
<span class="lineNum">     289 </span>            :         uint64_t page_base, page_entry;
<span class="lineNum">     290 </span>            :         int i, j;
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;gart.ready) {</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;trying to bind memory to uninitialized GART !\n&quot;);</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     295 </span>            :         }
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         t = offset / RADEON_GPU_PAGE_SIZE;</span>
<span class="lineNum">     297 </span>            :         p = t / (PAGE_SIZE / RADEON_GPU_PAGE_SIZE);
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pages; i++, p++) {</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 rdev-&gt;gart.pages[p] = pagelist[i];</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 page_base = dma_addr[i];</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; (PAGE_SIZE / RADEON_GPU_PAGE_SIZE); j++, t++) {</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                         page_entry = radeon_gart_get_page_entry(page_base, flags);</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                         rdev-&gt;gart.pages_entry[t] = page_entry;</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;gart.ptr) {</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                                 radeon_gart_set_page(rdev, t, page_entry);</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                         page_base += RADEON_GPU_PAGE_SIZE;</span>
<span class="lineNum">     309 </span>            :                 }
<span class="lineNum">     310 </span>            :         }
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.ptr) {</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 mb();</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 radeon_gart_tlb_flush(rdev);</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            : /**
<span class="lineNum">     319 </span>            :  * radeon_gart_init - init the driver info for managing the gart
<span class="lineNum">     320 </span>            :  *
<span class="lineNum">     321 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     322 </span>            :  *
<span class="lineNum">     323 </span>            :  * Allocate the dummy page and init the gart driver info (all asics).
<a name="324"><span class="lineNum">     324 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     325 </span>            :  */
<span class="lineNum">     326 </span><span class="lineNoCov">          0 : int radeon_gart_init(struct radeon_device *rdev)</span>
<span class="lineNum">     327 </span>            : {
<span class="lineNum">     328 </span>            :         int r, i;
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.pages) {</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     332 </span>            :         }
<span class="lineNum">     333 </span>            :         /* We need PAGE_SIZE &gt;= RADEON_GPU_PAGE_SIZE */
<span class="lineNum">     334 </span>            :         if (PAGE_SIZE &lt; RADEON_GPU_PAGE_SIZE) {
<span class="lineNum">     335 </span>            :                 DRM_ERROR(&quot;Page size is smaller than GPU page size!\n&quot;);
<span class="lineNum">     336 </span>            :                 return -EINVAL;
<span class="lineNum">     337 </span>            :         }
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         r = radeon_dummy_page_init(rdev);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     341 </span>            :         /* Compute table size */
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.num_cpu_pages = rdev-&gt;mc.gtt_size / PAGE_SIZE;</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.num_gpu_pages = rdev-&gt;mc.gtt_size / RADEON_GPU_PAGE_SIZE;</span>
<span class="lineNum">     344 </span>            :         DRM_INFO(&quot;GART: num cpu pages %u, num gpu pages %u\n&quot;,
<span class="lineNum">     345 </span>            :                  rdev-&gt;gart.num_cpu_pages, rdev-&gt;gart.num_gpu_pages);
<span class="lineNum">     346 </span>            :         /* Allocate pages table */
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.pages = vzalloc(sizeof(void *) * rdev-&gt;gart.num_cpu_pages);</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.pages == NULL) {</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 radeon_gart_fini(rdev);</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     351 </span>            :         }
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.pages_entry = vmalloc(sizeof(uint64_t) *</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                                          rdev-&gt;gart.num_gpu_pages);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.pages_entry == NULL) {</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 radeon_gart_fini(rdev);</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     357 </span>            :         }
<span class="lineNum">     358 </span>            :         /* set GART entry to point to the dummy page by default */
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;gart.num_gpu_pages; i++)</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 rdev-&gt;gart.pages_entry[i] = rdev-&gt;dummy_page.entry;</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span>            : /**
<span class="lineNum">     365 </span>            :  * radeon_gart_fini - tear down the driver info for managing the gart
<span class="lineNum">     366 </span>            :  *
<span class="lineNum">     367 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     368 </span>            :  *
<a name="369"><span class="lineNum">     369 </span>            :  * Tear down the gart driver info and free the dummy page (all asics).</a>
<span class="lineNum">     370 </span>            :  */
<span class="lineNum">     371 </span><span class="lineNoCov">          0 : void radeon_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     372 </span>            : {
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.ready) {</span>
<span class="lineNum">     374 </span>            :                 /* unbind pages */
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 radeon_gart_unbind(rdev, 0, rdev-&gt;gart.num_cpu_pages);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = false;</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         vfree(rdev-&gt;gart.pages);</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         vfree(rdev-&gt;gart.pages_entry);</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.pages = NULL;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.pages_entry = NULL;</span>
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         radeon_dummy_page_fini(rdev);</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
