Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:02:13 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encoder_system_wrapper_timing_summary_routed.rpt -pb encoder_system_wrapper_timing_summary_routed.pb -rpx encoder_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : encoder_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-11  Warning   Inappropriate max delay with datapath only option                                                      1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.050        0.000                      0                 1747        0.078        0.000                      0                 1657        2.000        0.000                       0                   763  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_fpga_0                             {0.000 5.000}        10.000          100.000         
enc_spiClk_fwd                         {14.015 24.015}      20.000          50.000          
enc_sys_clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_encoder_system_clk_wiz_0_0  {13.333 23.333}      20.000          50.000          
    enc_spiClk_out                     {13.333 23.333}      20.000          50.000          
  clk_out2_encoder_system_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clk_out3_encoder_system_clk_wiz_0_0  {15.000 25.000}      20.000          50.000          
  clkfbout_encoder_system_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                   4.362        0.000                      0                 1482        0.078        0.000                      0                 1482        4.020        0.000                       0                   663  
enc_sys_clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_encoder_system_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  
  clk_out2_encoder_system_clk_wiz_0_0       13.612        0.000                      0                   96        0.131        0.000                      0                   96        9.500        0.000                       0                    53  
  clk_out3_encoder_system_clk_wiz_0_0        6.116        0.000                      0                   76        0.209        0.000                      0                   76        9.500        0.000                       0                    40  
  clkfbout_encoder_system_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_encoder_system_clk_wiz_0_0  clk_fpga_0                                16.304        0.000                      0                    1                                                                        
clk_out3_encoder_system_clk_wiz_0_0  clk_fpga_0                                18.026        0.000                      0                   32                                                                        
clk_out2_encoder_system_clk_wiz_0_0  enc_spiClk_fwd                             1.468        0.000                      0                    2        2.150        0.000                      0                    2  
clk_fpga_0                           clk_out1_encoder_system_clk_wiz_0_0       13.680        0.000                      0                    2                                                                        
clk_out2_encoder_system_clk_wiz_0_0  clk_out1_encoder_system_clk_wiz_0_0        0.050        0.000                      0                    2        6.283        0.000                      0                    1  
clk_fpga_0                           clk_out2_encoder_system_clk_wiz_0_0       14.228        0.000                      0                   91                                                                        
clk_fpga_0                           clk_out3_encoder_system_clk_wiz_0_0       16.711        0.000                      0                   76                                                                        
clk_out2_encoder_system_clk_wiz_0_0  clk_out3_encoder_system_clk_wiz_0_0        6.483        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clk_fpga_0                                                                
(none)                                                                    clk_fpga_0                           
(none)                               clk_out2_encoder_system_clk_wiz_0_0  clk_fpga_0                           
(none)                               clk_out3_encoder_system_clk_wiz_0_0  clk_fpga_0                           
(none)                               clk_fpga_0                           clk_out1_encoder_system_clk_wiz_0_0  
(none)                               clk_out2_encoder_system_clk_wiz_0_0  clk_out1_encoder_system_clk_wiz_0_0  
(none)                               clk_fpga_0                           clk_out2_encoder_system_clk_wiz_0_0  
(none)                               clk_fpga_0                           clk_out3_encoder_system_clk_wiz_0_0  
(none)                               clk_out2_encoder_system_clk_wiz_0_0  clk_out3_encoder_system_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clk_out1_encoder_system_clk_wiz_0_0                                       
(none)                               clkfbout_encoder_system_clk_wiz_0_0                                       
(none)                                                                    clk_fpga_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.214ns (24.136%)  route 3.816ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     8.216    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X28Y102        FDRE (Setup_fdre_C_R)       -0.429    12.578    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.214ns (24.136%)  route 3.816ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     8.216    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X28Y102        FDRE (Setup_fdre_C_R)       -0.429    12.578    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.214ns (24.136%)  route 3.816ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     8.216    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X28Y102        FDRE (Setup_fdre_C_R)       -0.429    12.578    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.214ns (24.136%)  route 3.816ns (75.864%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     8.216    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X28Y102        FDRE (Setup_fdre_C_R)       -0.429    12.578    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.214ns (24.157%)  route 3.811ns (75.843%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.625     8.211    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_R)       -0.429    12.578    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.214ns (24.157%)  route 3.811ns (75.843%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.625     8.211    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_R)       -0.429    12.578    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.214ns (24.558%)  route 3.729ns (75.442%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.543     8.129    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X28Y101        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.285    13.164    
                         clock uncertainty           -0.154    13.010    
    SLICE_X28Y101        FDRE (Setup_fdre_C_R)       -0.429    12.581    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.214ns (24.558%)  route 3.729ns (75.442%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.892     3.186    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.419     3.605 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.667    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.299     4.966 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/Q
                         net (fo=1, routed)           0.635     5.601    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.725 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.433     6.158    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X28Y101        LUT5 (Prop_lut5_I4_O)        0.124     6.282 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.462     6.744    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.868 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.594     7.462    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.543     8.129    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X28Y101        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700    12.879    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.285    13.164    
                         clock uncertainty           -0.154    13.010    
    SLICE_X28Y101        FDRE (Setup_fdre_C_R)       -0.429    12.581    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.918ns (19.928%)  route 3.689ns (80.072%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.844     3.138    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.817     4.473    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.937     5.534    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I2_O)        0.124     5.658 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[30]_i_2/O
                         net (fo=13, routed)          1.234     6.892    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y97         LUT4 (Prop_lut4_I0_O)        0.152     7.044 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.701     7.745    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X34Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.377    12.256    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.918ns (19.928%)  route 3.689ns (80.072%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.844     3.138    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y103        FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.817     4.473    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.937     5.534    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I2_O)        0.124     5.658 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[30]_i_2/O
                         net (fo=13, routed)          1.234     6.892    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y97         LUT4 (Prop_lut4_I0_O)        0.152     7.044 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.701     7.745    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X34Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.377    12.256    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.576     0.912    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.113     1.189    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[8]
    SLICE_X30Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.438%)  route 0.169ns (54.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.577     0.913    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.169     1.223    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[28]
    SLICE_X26Y97         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.569     0.905    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y81         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.157     1.203    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y81         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.835     1.201    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y81         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.919    
    SLICE_X30Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.633%)  route 0.160ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.576     0.912    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.160     1.236    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[9]
    SLICE_X26Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.843     1.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.577     0.913    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.119     1.172    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[26]
    SLICE_X26Y97         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.061    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.576     0.912    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.110     1.163    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[11]
    SLICE_X30Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.045    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.575     0.911    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.107    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X29Y90         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.843     1.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.076     0.987    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.554     0.890    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.820     1.186    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.890    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.075     0.965    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.576     0.912    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.110     1.163    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[13]
    SLICE_X30Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.037    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.656     0.992    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.245    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y101        SRL16E                                       r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.930     1.296    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.117    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y91    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  enc_sys_clk
  To Clock:  enc_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         enc_sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { enc_sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_encoder_system_clk_wiz_0_0
  To Clock:  clk_out1_encoder_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_encoder_system_clk_wiz_0_0
Waveform(ns):       { 13.333 23.333 }
Period(ns):         20.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    encoder_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y28     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_out2_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.612ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.996ns (16.490%)  route 5.044ns (83.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 18.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.618     5.083    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X32Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    18.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/C
                         clock pessimism              0.576    18.984    
                         clock uncertainty           -0.120    18.864    
    SLICE_X32Y95         FDCE (Setup_fdce_C_CE)      -0.169    18.695    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                 13.612    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.996ns (17.345%)  route 4.746ns (82.655%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 18.410 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.321     4.786    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.484    18.410    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/C
                         clock pessimism              0.576    18.986    
                         clock uncertainty           -0.120    18.866    
    SLICE_X35Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.661    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.996ns (17.345%)  route 4.746ns (82.655%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 18.410 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.321     4.786    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.484    18.410    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]/C
                         clock pessimism              0.576    18.986    
                         clock uncertainty           -0.120    18.866    
    SLICE_X35Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.661    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.996ns (17.345%)  route 4.746ns (82.655%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 18.410 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.321     4.786    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.484    18.410    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/C
                         clock pessimism              0.576    18.986    
                         clock uncertainty           -0.120    18.866    
    SLICE_X35Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.661    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.996ns (17.345%)  route 4.746ns (82.655%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 18.410 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.321     4.786    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.484    18.410    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/C
                         clock pessimism              0.576    18.986    
                         clock uncertainty           -0.120    18.866    
    SLICE_X35Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.661    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.996ns (17.312%)  route 4.757ns (82.688%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 18.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.332     4.797    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    18.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/C
                         clock pessimism              0.576    18.984    
                         clock uncertainty           -0.120    18.864    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    18.695    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.996ns (17.312%)  route 4.757ns (82.688%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 18.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.332     4.797    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    18.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/C
                         clock pessimism              0.576    18.984    
                         clock uncertainty           -0.120    18.864    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    18.695    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.996ns (17.312%)  route 4.757ns (82.688%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 18.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.332     4.797    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    18.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/C
                         clock pessimism              0.576    18.984    
                         clock uncertainty           -0.120    18.864    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    18.695    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.996ns (17.312%)  route 4.757ns (82.688%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 18.408 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.332     4.797    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    18.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/C
                         clock pessimism              0.576    18.984    
                         clock uncertainty           -0.120    18.864    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    18.695    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             14.168ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.996ns (18.277%)  route 4.453ns (81.723%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 18.409 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     0.509    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     0.659 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.478     2.137    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.328     2.465 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.028     4.493    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X35Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.483    18.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/C
                         clock pessimism              0.576    18.985    
                         clock uncertainty           -0.120    18.865    
    SLICE_X35Y96         FDCE (Setup_fdce_C_CE)      -0.205    18.660    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 14.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y67         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/Q
                         net (fo=6, routed)           0.078    -0.405    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_2_n_0
    SLICE_X34Y67         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.819    -0.866    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y67         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X34Y67         FDPE (Hold_fdpe_C_D)         0.120    -0.492    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/Q
                         net (fo=1, routed)           0.146    -0.331    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]
    SLICE_X32Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.286 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[19]_i_1_n_0
    SLICE_X32Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/C
                         clock pessimism              0.272    -0.586    
    SLICE_X32Y95         FDCE (Hold_fdce_C_D)         0.120    -0.466    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.421%)  route 0.110ns (34.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.344    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[22]
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[23]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.828    -0.857    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/C
                         clock pessimism              0.272    -0.585    
    SLICE_X35Y97         FDCE (Hold_fdce_C_D)         0.091    -0.494    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.442%)  route 0.169ns (47.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[4]/Q
                         net (fo=1, routed)           0.169    -0.309    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[4]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[5]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/C
                         clock pessimism              0.272    -0.587    
    SLICE_X36Y94         FDCE (Hold_fdce_C_D)         0.120    -0.467    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.584%)  route 0.182ns (49.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/Q
                         net (fo=1, routed)           0.182    -0.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[30]
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.251 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[31]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/C
                         clock pessimism              0.272    -0.586    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.121    -0.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/Q
                         net (fo=1, routed)           0.163    -0.291    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[11]
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[12]_i_1_n_0
    SLICE_X34Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121    -0.498    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/Q
                         net (fo=1, routed)           0.163    -0.291    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[20]
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[21]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.121    -0.498    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.559    -0.620    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/Q
                         net (fo=1, routed)           0.163    -0.292    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[32]
    SLICE_X32Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.247 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[33]_i_1_n_0
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X32Y91         FDCE (Hold_fdce_C_D)         0.121    -0.499    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/Q
                         net (fo=1, routed)           0.163    -0.293    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[5]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.248 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[6]_i_1_n_0
    SLICE_X36Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X36Y94         FDCE (Hold_fdce_C_D)         0.121    -0.500    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/Q
                         net (fo=1, routed)           0.158    -0.319    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[15]
    SLICE_X35Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.274 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[16]_i_1_n_0
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X35Y95         FDCE (Hold_fdce_C_D)         0.092    -0.527    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_encoder_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    encoder_system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y30     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y29     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y95     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_encoder_system_clk_wiz_0_0
  To Clock:  clk_out3_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 enc_miso
                            (input port clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@35.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        5.726ns  (logic 1.561ns (27.255%)  route 4.166ns (72.745%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.254ns
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 33.408 - 35.000 ) 
    Source Clock Delay      (SCD):    -4.568ns = ( 10.432 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    16.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    10.432 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
  -------------------------------------------------------------------    -------------------
                         input delay                 11.254    21.686    
    AA11                                              0.000    21.686 r  enc_miso (IN)
                         net (fo=0)                   0.000    21.686    enc_miso
    AA11                 IBUF (Prop_ibuf_I_O)         1.561    23.247 r  enc_miso_IBUF_inst/O
                         net (fo=1, routed)           4.166    27.413    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/axi_spi_miso
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     35.000    35.000 r  
    Y9                                                0.000    35.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    35.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    36.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    37.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    30.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    31.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    33.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
                         clock pessimism              0.288    33.696    
                         clock uncertainty           -0.120    33.576    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)       -0.047    33.529    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.529    
                         arrival time                         -27.413    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 0.707ns (21.705%)  route 2.550ns (78.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     7.300    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/C
                         clock pessimism              0.576    13.985    
                         clock uncertainty           -0.120    13.865    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    13.696    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.196ns  (logic 0.707ns (22.122%)  route 2.489ns (77.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 13.454 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.459     4.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=9, routed)           0.866     5.367    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     6.296    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.420 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.818     7.238    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.528    13.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
                         clock pessimism              0.576    14.030    
                         clock uncertainty           -0.120    13.910    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.205    13.705    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 14.399 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.578    14.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.141    14.540 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/Q
                         net (fo=2, routed)           0.115    14.656    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[16]
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C
                         clock pessimism              0.238    14.399    
    SLICE_X31Y96         FDCE (Hold_fdce_C_D)         0.047    14.446    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        -14.446    
                         arrival time                          14.656    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 14.399 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.578    14.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    14.540 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/Q
                         net (fo=2, routed)           0.116    14.657    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[10]
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
                         clock pessimism              0.238    14.399    
    SLICE_X31Y93         FDCE (Hold_fdce_C_D)         0.047    14.446    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.446    
                         arrival time                          14.657    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 14.381 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560    14.381    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.164    14.545 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/Q
                         net (fo=2, routed)           0.125    14.670    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[2]
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
                         clock pessimism              0.239    14.381    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.076    14.457    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.457    
                         arrival time                          14.670    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 14.399 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.578    14.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    14.540 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/Q
                         net (fo=2, routed)           0.157    14.698    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[13]
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
                         clock pessimism              0.238    14.399    
    SLICE_X31Y93         FDCE (Hold_fdce_C_D)         0.075    14.474    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -14.474    
                         arrival time                          14.698    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 14.381 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560    14.381    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.164    14.545 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    14.670    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[3]
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
                         clock pessimism              0.239    14.381    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.060    14.441    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.441    
                         arrival time                          14.670    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 14.399 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.578    14.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.128    14.527 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/Q
                         net (fo=2, routed)           0.136    14.663    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[21]
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
                         clock pessimism              0.238    14.399    
    SLICE_X31Y96         FDCE (Hold_fdce_C_D)         0.023    14.422    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        -14.422    
                         arrival time                          14.663    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 14.399 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.578    14.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.128    14.527 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/Q
                         net (fo=2, routed)           0.135    14.663    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[20]
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
                         clock pessimism              0.238    14.399    
    SLICE_X31Y96         FDCE (Hold_fdce_C_D)         0.017    14.416    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        -14.416    
                         arrival time                          14.663    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 14.399 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.578    14.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.141    14.540 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/Q
                         net (fo=2, routed)           0.183    14.724    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[19]
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
                         clock pessimism              0.238    14.399    
    SLICE_X31Y96         FDCE (Hold_fdce_C_D)         0.075    14.474    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        -14.474    
                         arrival time                          14.724    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns - clk_out3_encoder_system_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.396ns  (logic 0.191ns (48.251%)  route 0.205ns (51.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 4.141 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 4.378 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     3.278 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     3.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.822 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.557     4.378    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.146     4.524 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/Q
                         net (fo=7, routed)           0.205     4.729    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]
    SLICE_X36Y93         LUT6 (Prop_lut6_I4_O)        0.045     4.774 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.774    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1_n_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.826     4.141    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.254     4.395    
    SLICE_X36Y93         FDPE (Hold_fdpe_C_D)         0.124     4.519    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns - clk_out3_encoder_system_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.368%)  route 0.155ns (48.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 14.143 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 14.382 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    15.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    15.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    13.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    13.796    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    13.822 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.561    14.382    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.164    14.546 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/Q
                         net (fo=2, routed)           0.155    14.702    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[27]
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.828    14.143    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
                         clock pessimism              0.239    14.382    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.060    14.442    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        -14.442    
                         arrival time                          14.702    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_encoder_system_clk_wiz_0_0
Waveform(ns):       { 15.000 25.000 }
Period(ns):         20.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    encoder_system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y96     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y94     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_encoder_system_clk_wiz_0_0
  To Clock:  clkfbout_encoder_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_encoder_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    encoder_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.304ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.304ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.725ns  (logic 0.897ns (24.080%)  route 2.828ns (75.920%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=8, routed)           0.841     1.319    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.295     1.614 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_i_1/O
                         net (fo=2, routed)           1.987     3.601    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.725 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     3.725    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.029    20.029    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                 16.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.026ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.026ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.270%)  route 1.411ns (68.730%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/Q
                         net (fo=2, routed)           1.411     1.929    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[0]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.053 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.053    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.079    20.079    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 18.026    

Slack (MET) :             18.049ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.980ns  (logic 0.642ns (32.419%)  route 1.338ns (67.581%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/Q
                         net (fo=2, routed)           1.338     1.856    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[26]
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.980 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.980    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X28Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.029    20.029    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 18.049    

Slack (MET) :             18.146ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.883ns  (logic 0.773ns (41.045%)  route 1.110ns (58.955%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/Q
                         net (fo=2, routed)           1.110     1.588    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[28]
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.295     1.883 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.883    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X29Y99         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y99         FDRE (Setup_fdre_C_D)        0.029    20.029    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                 18.146    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.808ns  (logic 0.774ns (42.805%)  route 1.034ns (57.195%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/Q
                         net (fo=2, routed)           1.034     1.512    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[30]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.296     1.808 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.808    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X31Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.032    20.032    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.743ns  (logic 0.776ns (44.509%)  route 0.967ns (55.491%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/Q
                         net (fo=1, routed)           0.967     1.445    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[31]
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.298     1.743 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.743    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X32Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.081    20.081    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.722ns  (logic 0.580ns (33.677%)  route 1.142ns (66.323%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/Q
                         net (fo=2, routed)           1.142     1.598    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[10]
    SLICE_X30Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.722 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.722    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X30Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.077    20.077    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         20.077    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.369ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.660ns  (logic 0.580ns (34.944%)  route 1.080ns (65.056%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/Q
                         net (fo=2, routed)           1.080     1.536    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[18]
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.660 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.660    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X29Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    20.029    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 18.369    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.606ns  (logic 0.773ns (48.117%)  route 0.833ns (51.883%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/Q
                         net (fo=2, routed)           0.833     1.311    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.295     1.606 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.606    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X32Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)        0.081    20.081    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.479ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.598ns  (logic 0.642ns (40.171%)  route 0.956ns (59.829%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/Q
                         net (fo=2, routed)           0.956     1.474    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[3]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.598    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X32Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)        0.077    20.077    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         20.077    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 18.479    

Slack (MET) :             18.486ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.545ns  (logic 0.642ns (41.541%)  route 0.903ns (58.459%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/Q
                         net (fo=2, routed)           0.903     1.421    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[25]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.545    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X31Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.031    20.031    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 18.486    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  enc_spiClk_fwd

Setup :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            enc_mosi
                            (output port clocked by enc_spiClk_fwd  {rise@14.015ns fall@24.015ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Max at Slow Process Corner
  Requirement:            14.015ns  (enc_spiClk_fwd rise@14.015ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 4.074ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.887ns
  Clock Path Skew:        0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.015 - 14.015 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.845    -0.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y30         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDCE (Prop_fdce_C_Q)         0.472    -0.294 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/Q
                         net (fo=1, routed)           0.001    -0.293    enc_mosi_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602     3.309 r  enc_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.309    enc_mosi
    Y11                                                               r  enc_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                     14.015    14.015 r  
                         ideal clock network latency
                                                      0.000    14.015    
                         clock pessimism              0.000    14.015    
                         clock uncertainty           -0.351    13.664    
                         output delay                -8.887     4.777    
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            enc_spi_cs_n
                            (output port clocked by enc_spiClk_fwd  {rise@14.015ns fall@24.015ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Max at Slow Process Corner
  Requirement:            14.015ns  (enc_spiClk_fwd rise@14.015ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 4.067ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.887ns
  Clock Path Skew:        0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.015 - 14.015 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.845    -0.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y29         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDPE (Prop_fdpe_C_Q)         0.472    -0.294 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/Q
                         net (fo=1, routed)           0.001    -0.293    enc_spi_cs_n_OBUF
    Y10                  OBUF (Prop_obuf_I_O)         3.595     3.301 r  enc_spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.301    enc_spi_cs_n
    Y10                                                               r  enc_spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                     14.015    14.015 r  
                         ideal clock network latency
                                                      0.000    14.015    
                         clock pessimism              0.000    14.015    
                         clock uncertainty           -0.351    13.664    
                         output delay                -8.887     4.777    
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            enc_spi_cs_n
                            (output port clocked by enc_spiClk_fwd  {rise@14.015ns fall@24.015ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Min at Fast Process Corner
  Requirement:            -5.985ns  (enc_spiClk_fwd rise@14.015ns - clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.473ns  (logic 1.472ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -4.386ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.015 - 14.015 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 19.429 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    20.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    18.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    18.796    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.822 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.608    19.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y29         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDPE (Prop_fdpe_C_Q)         0.177    19.606 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/Q
                         net (fo=1, routed)           0.001    19.607    enc_spi_cs_n_OBUF
    Y10                  OBUF (Prop_obuf_I_O)         1.295    20.902 r  enc_spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    20.902    enc_spi_cs_n
    Y10                                                               r  enc_spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                     14.015    14.015 r  
                         ideal clock network latency
                                                      0.000    14.015    
                         clock pessimism              0.000    14.015    
                         clock uncertainty            0.351    14.366    
                         output delay                 4.386    18.752    
  -------------------------------------------------------------------
                         required time                        -18.752    
                         arrival time                          20.902    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.158ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            enc_mosi
                            (output port clocked by enc_spiClk_fwd  {rise@14.015ns fall@24.015ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Min at Fast Process Corner
  Requirement:            -5.985ns  (enc_spiClk_fwd rise@14.015ns - clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        1.480ns  (logic 1.479ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -4.386ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.015 - 14.015 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 19.429 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    20.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    18.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    18.796    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.822 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.608    19.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y30         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDCE (Prop_fdce_C_Q)         0.177    19.606 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/Q
                         net (fo=1, routed)           0.001    19.607    enc_mosi_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.302    20.910 r  enc_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    20.910    enc_mosi
    Y11                                                               r  enc_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                     14.015    14.015 r  
                         ideal clock network latency
                                                      0.000    14.015    
                         clock pessimism              0.000    14.015    
                         clock uncertainty            0.351    14.366    
                         output delay                 4.386    18.752    
  -------------------------------------------------------------------
                         required time                        -18.752    
                         arrival time                          20.910    
  -------------------------------------------------------------------
                         slack                                  2.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out1_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.318ns  (logic 0.604ns (11.357%)  route 4.714ns (88.643%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           4.101     4.557    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.148     4.705 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.613     5.318    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_R)       -1.002    18.998    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.998    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out1_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.193ns  (logic 0.580ns (11.168%)  route 4.613ns (88.832%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           4.101     4.557    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.681 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.512     5.193    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_CE)      -0.482    19.518    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                 14.325    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_out1_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out1_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_encoder_system_clk_wiz_0_0 fall@3.333ns - clk_out2_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.606ns (36.260%)  route 1.065ns (63.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1.884 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.821    -0.791    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X1Y28          FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.335 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.452     0.118    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_clk_en_reg
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.150     0.268 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.613     0.881    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     4.753 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -1.523 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     0.169    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.260 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.625     1.884    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                         clock pessimism              0.288     2.173    
                         clock uncertainty           -0.240     1.933    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_R)       -1.002     0.931    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out1_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.544ns  (logic 0.580ns (37.558%)  route 0.964ns (62.442%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28                                       0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.452     0.908    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.124     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.512     1.544    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_CE)      -0.482     2.518    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.283ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out1_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.667ns  (clk_out1_encoder_system_clk_wiz_0_0 rise@13.333ns - clk_out2_encoder_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        0.582ns  (logic 0.187ns (32.115%)  route 0.395ns (67.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 12.527 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 19.434 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    20.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    18.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    18.796    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.822 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.613    19.434    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X1Y28          FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    19.575 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.140    19.715    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_clk_en_reg
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.046    19.761 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.255    20.017    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_encoder_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    13.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    13.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    14.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    11.619    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.648 r  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.879    12.527    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                         clock pessimism              0.556    13.083    
                         clock uncertainty            0.240    13.323    
    OLOGIC_X0Y28         ODDR (Hold_oddr_C_R)         0.410    13.733    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                        -13.733    
                         arrival time                          20.017    
  -------------------------------------------------------------------
                         slack                                  6.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.228ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.472ns  (logic 0.456ns (8.334%)  route 5.016ns (91.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         5.016     5.472    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    OLOGIC_X0Y29         FDPE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y29         FDPE (Recov_fdpe_C_PRE)     -0.300    19.700    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.508ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.192ns  (logic 0.456ns (8.783%)  route 4.736ns (91.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         4.736     5.192    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    OLOGIC_X0Y30         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y30         FDCE (Recov_fdce_C_CLR)     -0.300    19.700    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                 14.508    

Slack (MET) :             17.056ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.583ns  (logic 0.456ns (17.655%)  route 2.127ns (82.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.127     2.583    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X34Y68         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y68         FDCE (Recov_fdce_C_CLR)     -0.361    19.639    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 17.056    

Slack (MET) :             17.098ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.583ns  (logic 0.456ns (17.655%)  route 2.127ns (82.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.127     2.583    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X34Y68         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y68         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 17.098    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.969%)  route 1.948ns (81.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.948     2.404    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y96         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.969%)  route 1.948ns (81.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.948     2.404    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y96         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.969%)  route 1.948ns (81.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.948     2.404    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y96         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.969%)  route 1.948ns (81.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.948     2.404    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y96         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.292ns  (logic 0.456ns (19.892%)  route 1.836ns (80.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.836     2.292    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X35Y67         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.347ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.292ns  (logic 0.456ns (19.892%)  route 1.836ns (80.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.836     2.292    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X34Y67         FDPE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    19.639    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 17.347    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out3_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.711ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.711ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.120ns  (logic 0.766ns (24.551%)  route 2.354ns (75.449%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.880     3.120    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.711    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.059ns  (logic 0.766ns (25.044%)  route 2.293ns (74.956%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.818     3.059    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.205    19.795    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 16.736    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.059ns  (logic 0.766ns (25.044%)  route 2.293ns (74.956%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/C
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[0]/Q
                         net (fo=2, routed)           0.669     1.187    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[0]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.311 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.805     2.116    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.240 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.818     3.059    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.205    19.795    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 16.736    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_out3_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.483ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.315ns  (logic 0.996ns (30.042%)  route 2.319ns (69.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.886     2.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.830 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.486     3.315    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y91         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y91         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.261ns  (logic 0.996ns (30.544%)  route 2.265ns (69.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.886     2.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.830 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.431     3.261    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.261ns  (logic 0.996ns (30.544%)  route 2.265ns (69.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.886     2.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.830 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.431     3.261    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.261ns  (logic 0.996ns (30.544%)  route 2.265ns (69.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.886     2.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.830 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.431     3.261    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDCE (Setup_fdce_C_CE)      -0.202     9.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.261ns  (logic 0.996ns (30.544%)  route 2.265ns (69.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.886     2.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.830 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.431     3.261    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.173ns  (logic 0.996ns (31.395%)  route 2.177ns (68.605%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.886     2.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.830 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.343     3.173    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y93         FDPE (Setup_fdpe_C_CE)      -0.164     9.836    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.610ns  (logic 0.642ns (24.593%)  route 1.968ns (75.407%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          1.968     2.486    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X37Y92         LUT3 (Prop_lut3_I1_O)        0.124     2.610 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.610    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[0]
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDPE (Setup_fdpe_C_D)        0.032    10.032    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.638ns  (logic 0.670ns (25.394%)  route 1.968ns (74.606%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          1.968     2.486    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X37Y92         LUT4 (Prop_lut4_I2_O)        0.152     2.638 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.638    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[1]
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDPE (Setup_fdpe_C_D)        0.078    10.078    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.545ns  (logic 0.996ns (39.134%)  route 1.549ns (60.866%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.947     1.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.150     1.615 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.602     2.217    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.328     2.545 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.545    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDPE (Setup_fdpe_C_D)        0.034    10.034    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             clk_out3_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.265ns  (logic 0.642ns (28.345%)  route 1.623ns (71.655%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          1.623     2.141    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.265 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.034    10.034    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  7.769    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 4.200ns (41.197%)  route 5.995ns (58.803%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.651     2.945    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         4.465     7.866    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.990 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_slave_reset_n_INST_0/O
                         net (fo=1, routed)           1.530     9.520    spi_slave_reset_n_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         3.620    13.140 r  spi_slave_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.140    spi_slave_reset_n
    AB11                                                              r  spi_slave_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.506ns (39.704%)  route 2.287ns (60.296%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.004     3.038    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     3.083 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_slave_reset_n_INST_0/O
                         net (fo=1, routed)           0.283     3.365    spi_slave_reset_n_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         1.320     4.685 r  spi_slave_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.685    spi_slave_reset_n
    AB11                                                              r  spi_slave_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.333ns  (logic 0.124ns (9.305%)  route 1.209ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.209     1.209    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.333 r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.333    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.474     2.653    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.045ns (8.340%)  route 0.495ns (91.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.495     0.495    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.540 r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.540    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.820     1.186    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.321ns (30.631%)  route 0.727ns (69.369%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.547     0.090    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X35Y93         LUT3 (Prop_lut3_I2_O)        0.045     0.135 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.180     0.315    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1
    SLICE_X33Y97         LUT6 (Prop_lut6_I1_O)        0.112     0.427 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     0.427    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.826     1.192    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.467ns (66.125%)  route 0.239ns (33.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.546ns = ( 13.454 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.528    13.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.367    13.821 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/Q
                         net (fo=2, routed)           0.239    14.060    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[16]
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.100    14.160 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    14.160    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X30Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.699     2.993    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.711ns  (logic 0.467ns (65.660%)  route 0.244ns (34.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.546ns = ( 13.454 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.528    13.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.367    13.821 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/Q
                         net (fo=2, routed)           0.244    14.065    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[19]
    SLICE_X30Y96         LUT6 (Prop_lut6_I2_O)        0.100    14.165 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    14.165    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X30Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.699     2.993    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.518ns (65.779%)  route 0.269ns (34.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.592ns = ( 13.408 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    13.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.418    13.826 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/Q
                         net (fo=2, routed)           0.269    14.095    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[1]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.100    14.195 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    14.195    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X32Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.651     2.945    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.467ns (57.345%)  route 0.347ns (42.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.546ns = ( 13.454 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.528    13.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.367    13.821 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/Q
                         net (fo=2, routed)           0.347    14.168    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[12]
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.100    14.268 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    14.268    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X31Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.699     2.993    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.467ns (57.345%)  route 0.347ns (42.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.546ns = ( 13.454 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.528    13.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.367    13.821 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/Q
                         net (fo=2, routed)           0.347    14.168    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[13]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.100    14.268 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    14.268    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X31Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.699     2.993    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.848ns  (logic 0.467ns (55.094%)  route 0.381ns (44.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.546ns = ( 13.454 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.528    13.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.367    13.821 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/Q
                         net (fo=2, routed)           0.381    14.202    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[17]
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.100    14.302 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    14.302    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X30Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.699     2.993    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.518ns (52.373%)  route 0.471ns (47.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.418    13.827 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/Q
                         net (fo=2, routed)           0.471    14.298    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[24]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.100    14.398 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    14.398    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X31Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700     2.994    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.627ns (62.847%)  route 0.371ns (37.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.592ns = ( 13.408 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    13.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.385    13.793 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/Q
                         net (fo=2, routed)           0.371    14.164    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.242    14.406 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    14.406    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.651     2.945    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.297%)  route 0.577ns (52.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.591ns = ( 13.409 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    13.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y98         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.418    13.827 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/Q
                         net (fo=2, routed)           0.577    14.404    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[27]
    SLICE_X28Y98         LUT6 (Prop_lut6_I2_O)        0.100    14.504 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    14.504    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X28Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700     2.994    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.626ns (56.619%)  route 0.480ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.592ns = ( 13.408 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    10.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    11.835    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.926 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    13.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.385    13.793 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/Q
                         net (fo=2, routed)           0.480    14.273    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.241    14.514 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    14.514    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X32Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.269ns  (logic 0.186ns (8.196%)  route 2.083ns (91.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2.527 - 3.333 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.865     2.899    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.045     2.944 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.218     3.162    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.879     2.527    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.304ns  (logic 0.184ns (7.985%)  route 2.120ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 2.527 - 3.333 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.865     2.899    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.043     2.942 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.255     3.197    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.879     2.527    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_out1_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.467ns (36.505%)  route 0.812ns (63.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 2.565 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.644    -1.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X1Y28          FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.062 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.369    -0.693    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.100    -0.593 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.443    -0.150    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.843     2.565    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out2_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[21]/Q
                         net (fo=1, routed)           0.054     1.089    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[21]
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.134 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.134    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[21]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[21]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[32]/Q
                         net (fo=1, routed)           0.087     1.121    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[32]
    SLICE_X32Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.166 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.166    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[32]_i_1_n_0
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/Q
                         net (fo=1, routed)           0.089     1.124    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[22]
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.169 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.169    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[22]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X34Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[0]/Q
                         net (fo=1, routed)           0.082     1.140    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[0]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.185 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.185    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[0]_i_1_n_0
    SLICE_X35Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.559     0.895    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X34Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[23]/Q
                         net (fo=1, routed)           0.082     1.141    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[23]
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.186 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.186    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[23]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.828    -0.857    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[23]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.559     0.895    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X34Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[26]/Q
                         net (fo=1, routed)           0.082     1.141    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[26]
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.186 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.186    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[26]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.828    -0.857    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.023%)  route 0.109ns (36.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.144    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[14]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.189 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.189    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[14]_i_1_n_0
    SLICE_X34Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.025%)  route 0.112ns (34.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X34Y94         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[38]/Q
                         net (fo=1, routed)           0.112     1.170    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[38]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.215 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[38]_i_1/O
                         net (fo=1, routed)           0.000     1.215    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[38]_i_1_n_0
    SLICE_X35Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[33]/Q
                         net (fo=1, routed)           0.139     1.173    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[33]
    SLICE_X32Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.218 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     1.218    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[33]_i_1_n_0
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[20]/Q
                         net (fo=1, routed)           0.140     1.175    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[20]
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.220 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.220    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[20]_i_1_n_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out3_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.617%)  route 0.305ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 14.142 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.305     1.339    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y94         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    14.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y94         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.938%)  route 0.382ns (73.062%))
  Logic Levels:           0  
  Clock Path Skew:        -1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.382     1.416    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X31Y93         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.938%)  route 0.382ns (73.062%))
  Logic Levels:           0  
  Clock Path Skew:        -1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 14.161 - 15.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         0.382     1.416    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X31Y93         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    Y9                                                0.000    15.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    15.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    15.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    12.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    13.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    13.315 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.846    14.161    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X31Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_encoder_system_clk_wiz_0_0
  To Clock:  clk_out3_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.518ns (48.594%)  route 0.548ns (51.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    -1.592    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.418    -1.174 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.548    -0.626    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.100    -0.526 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.526    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.422%)  route 0.675ns (56.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns = ( 4.043 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    -1.592    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.418    -1.174 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.675    -0.499    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.100    -0.399 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1_n_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.655     4.043    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.518ns (36.708%)  route 0.893ns (63.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    -1.592    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.418    -1.174 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          0.734    -0.440    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X36Y91         LUT5 (Prop_lut5_I0_O)        0.100    -0.340 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2/O
                         net (fo=1, routed)           0.159    -0.181    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2_n_0
    SLICE_X37Y91         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y91         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.766%)  route 0.972ns (65.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    -1.592    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.418    -1.174 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.972    -0.202    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.100    -0.102 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[0]
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.540ns (35.715%)  route 0.972ns (64.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    -1.592    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.418    -1.174 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.972    -0.202    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.122    -0.080 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[1]
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343     0.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     2.287    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.388 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.654     4.042    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.318ns (35.814%)  route 0.570ns (64.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 4.140 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          0.350    -0.107    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.064 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.220     0.156    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.111     0.267 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.267    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825     4.140    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.318ns (29.654%)  route 0.754ns (70.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 4.141 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          0.350    -0.107    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.064 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.282     0.219    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.111     0.330 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.122     0.452    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.826     4.141    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y93         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.318ns (28.631%)  route 0.793ns (71.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 4.140 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          0.350    -0.107    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.064 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.282     0.219    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.111     0.330 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.160     0.490    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825     4.140    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.318ns (28.631%)  route 0.793ns (71.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 4.140 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          0.350    -0.107    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.064 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.282     0.219    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.111     0.330 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.160     0.490    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825     4.140    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out3_encoder_system_clk_wiz_0_0  {rise@15.000ns fall@25.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.318ns (28.631%)  route 0.793ns (71.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 4.140 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/clk_out2_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          0.350    -0.107    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.064 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.282     0.219    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.111     0.330 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.160     0.490    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clk_out3_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825     4.140    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y92         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_encoder_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            enc_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.050ns  (logic 4.049ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_encoder_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    13.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    14.824 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    16.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     8.766 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    10.621    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.722 r  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.843    12.565    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.472    13.037 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    13.038    enc_spi_sclk_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         3.577    16.616 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.616    enc_spi_sclk
    AA9                                                               r  enc_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_encoder_system_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            enc_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.456ns  (logic 1.455ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     3.591 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     1.611 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     2.129    encoder_system_i/clk_wiz_0/inst/clk_out1_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.155 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.607     2.762    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y28         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.177     2.939 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.940    enc_spi_sclk_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         1.278     4.217 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.217    enc_spi_sclk
    AA9                                                               r  enc_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_encoder_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_encoder_system_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_encoder_system_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    20.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    17.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    18.286    encoder_system_i/clk_wiz_0/inst/clkfbout_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    18.315 f  encoder_system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    19.159    encoder_system_i/clk_wiz_0/inst/clkfbout_buf_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_encoder_system_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clkfbout_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    encoder_system_i/clk_wiz_0/inst/clkfbout_buf_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 0.451ns (8.365%)  route 4.941ns (91.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           4.455     4.455    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_locked
    SLICE_X35Y93         LUT3 (Prop_lut3_I1_O)        0.119     4.574 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.485     5.060    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1
    SLICE_X33Y97         LUT6 (Prop_lut6_I1_O)        0.332     5.392 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     5.392    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.480     2.659    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.375ns  (logic 0.161ns (6.780%)  route 2.214ns (93.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.033     2.033    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_locked
    SLICE_X35Y93         LUT3 (Prop_lut3_I1_O)        0.049     2.082 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.180     2.263    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1
    SLICE_X33Y97         LUT6 (Prop_lut6_I1_O)        0.112     2.375 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     2.375    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.826     1.192    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





