<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/registers.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">registers.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="alpha_2registers_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_ALPHA_REGISTERS_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_ALPHA_REGISTERS_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;arch/alpha/generated/max_inst_regs.hh&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ipr_8hh.html">arch/alpha/ipr.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2generic_2types_8hh.html">arch/generic/types.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__pred__reg_8hh.html">arch/generic/vec_pred_reg.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__reg_8hh.html">arch/generic/vec_reg.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">AlphaISAInst::MaxInstSrcRegs</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">using</span> AlphaISAInst::MaxInstDestRegs;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Locked read/write flags are can&#39;t be detected by the ISA parser</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">   47</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">MaxMiscDestRegs</a> = <a class="code" href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">AlphaISAInst::MaxMiscDestRegs</a> + 1;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Not applicable to Alpha</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">   50</a></span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">VecElem</a> = <a class="code" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">::DummyVecElem</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a1fb7c8e8b89b921ae13f185b0818029e">   51</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegT.html">VecReg</a> = <a class="code" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">::DummyVecReg</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a15379929218579cd4b660229a4c26e7e">   52</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegT.html">ConstVecReg</a> = <a class="code" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">::DummyConstVecReg</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">   53</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">::DummyVecRegContainer</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">   54</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">NumVecElemPerVecReg</a> = <a class="code" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">::DummyNumVecElemPerVecReg</a>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad161709c2c09e34489ca3a8c8731e20e">   55</a></span>&#160;constexpr <span class="keywordtype">size_t</span> <a class="code" href="namespaceAlphaISA.html#ad161709c2c09e34489ca3a8c8731e20e">VecRegSizeBytes</a> = <a class="code" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">::DummyVecRegSizeBytes</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// Not applicable to Alpha</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a15c6293b300601a7a749624999ee77b4">   58</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegT.html">VecPredReg</a> = <a class="code" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">::DummyVecPredReg</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a680ca518c9275e1d979042feca934cb6">   59</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegT.html">ConstVecPredReg</a> = <a class="code" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">::DummyConstVecPredReg</a>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">   60</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">::DummyVecPredRegContainer</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#af884a05de245a1d30744ccf164f3a286">   61</a></span>&#160;constexpr <span class="keywordtype">size_t</span> <a class="code" href="namespaceAlphaISA.html#af884a05de245a1d30744ccf164f3a286">VecPredRegSizeBits</a> = <a class="code" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">::DummyVecPredRegSizeBits</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a999cf9edcddc2d9812c15d15539f3600">   62</a></span>&#160;constexpr <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a999cf9edcddc2d9812c15d15539f3600">VecPredRegHasPackedRepr</a> = <a class="code" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">::DummyVecPredRegHasPackedRepr</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">   64</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">   66</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a> = <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>,</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">   67</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">MISCREG_UNIQ</a>,</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">   68</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">MISCREG_LOCKFLAG</a>,</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">   69</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">MISCREG_LOCKADDR</a>,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8">   70</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8">MISCREG_INTR</a>,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">   71</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;};</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// semantically meaningful register indices</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">   75</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a> = 31;     <span class="comment">// architecturally meaningful</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// the rest of these depend on the ABI</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">   77</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">StackPointerReg</a> = 30;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ae40b1f9aedcfdf23e7003f220ce71fd2">   78</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#ae40b1f9aedcfdf23e7003f220ce71fd2">GlobalPointerReg</a> = 29;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a80e1dfe8e32e4bd1c58fd0d3c53a2130">   79</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a80e1dfe8e32e4bd1c58fd0d3c53a2130">ProcedureValueReg</a> = 27;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">   80</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">ReturnAddressReg</a> = 26;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a039a7bb656e61ddc5e0f365d2c1bb1ea">   81</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a039a7bb656e61ddc5e0f365d2c1bb1ea">ReturnValueReg</a> = 0;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">   82</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">FramePointerReg</a> = 15;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a156c65cd1ba29fbc2d956ce53080c169">   84</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a156c65cd1ba29fbc2d956ce53080c169">SyscallNumReg</a> = 0;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#afe6bacf01d5755634b73a86f5d664c3a">   85</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#afe6bacf01d5755634b73a86f5d664c3a">FirstArgumentReg</a> = 16;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a33ae9a7e89413d54a13de69536adb1c2">   86</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a33ae9a7e89413d54a13de69536adb1c2">SyscallPseudoReturnReg</a> = 20;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a6e790db60db390eefe09c69ef31246fc">   87</a></span>&#160;<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="namespaceAlphaISA.html#a6e790db60db390eefe09c69ef31246fc">SyscallSuccessReg</a> = 19;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">   89</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> = 32;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">   90</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a> = 8;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">   91</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a> = 32;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">   93</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a> = NumIntArchRegs + <a class="code" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">   94</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a> = <a class="code" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a>;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">   95</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">NumVecRegs</a> = 1;  <span class="comment">// Not applicable to Alpha</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                           <span class="comment">// (1 to prevent warnings)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">   97</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">NumVecPredRegs</a> = 1;  <span class="comment">// Not applicable to Alpha</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                               <span class="comment">// (1 to prevent warnings)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">   99</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a> = 0;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">  100</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">NumMiscRegs</a> = <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#abfbbcdeae5a044388b55468e0f706450">  102</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#abfbbcdeae5a044388b55468e0f706450">TotalNumRegs</a> =</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    NumIntRegs + NumFloatRegs + <a class="code" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">NumMiscRegs</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif // __ARCH_ALPHA_REGFILE_HH__</span></div><div class="ttc" id="namespaceAlphaISA_html_a156c65cd1ba29fbc2d956ce53080c169"><div class="ttname"><a href="namespaceAlphaISA.html#a156c65cd1ba29fbc2d956ce53080c169">AlphaISA::SyscallNumReg</a></div><div class="ttdeci">const RegIndex SyscallNumReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00084">registers.hh:84</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html"><div class="ttname"><a href="arch_2generic_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8">AlphaISA::MISCREG_INTR</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00070">registers.hh:70</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_afe6bacf01d5755634b73a86f5d664c3a"><div class="ttname"><a href="namespaceAlphaISA.html#afe6bacf01d5755634b73a86f5d664c3a">AlphaISA::FirstArgumentReg</a></div><div class="ttdeci">const RegIndex FirstArgumentReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00085">registers.hh:85</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">AlphaISA::MISCREG_FPCR</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00066">registers.hh:66</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a51c2786589cab4a7fc37c1621de58717"><div class="ttname"><a href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned DummyNumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00663">vec_reg.hh:663</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="ipr_8hh_html"><div class="ttname"><a href="ipr_8hh.html">ipr.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00064">registers.hh:64</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">AlphaISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00071">registers.hh:71</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_a902eaf18580bec510e4f375e28648b31"><div class="ttname"><a href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></div><div class="ttdeci">constexpr bool DummyVecPredRegHasPackedRepr</div><div class="ttdoc">Dummy type aliases and constants for architectures that do not implement vector predicate registers...</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00394">vec_pred_reg.hh:394</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac9cefba32ac336e881cfff4410b5e289"><div class="ttname"><a href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_ab9e0c147fc3025ea95f20cb9185757d5"><div class="ttname"><a href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></div><div class="ttdeci">VecRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, true &gt; DummyConstVecReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00665">vec_reg.hh:665</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a4a864715832b98a86fe2f67fffa4329e"><div class="ttname"><a href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></div><div class="ttdeci">uint32_t DummyVecElem</div><div class="ttdoc">Dummy type aliases and constants for architectures that do not implement vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00662">vec_reg.hh:662</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abdd8d87f45e3e642b35d255fbb142607"><div class="ttname"><a href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISA::MaxInstSrcRegs</a></div><div class="ttdeci">const int MaxInstSrcRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00059">registers.hh:59</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af935878526ca20090367ac002e796e19"><div class="ttname"><a href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">AlphaISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_a968beb9f3b8c6c1bcbc0862d18ff0771"><div class="ttname"><a href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></div><div class="ttdeci">DummyVecPredReg::Container DummyVecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00400">vec_pred_reg.hh:400</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_aae698686138f7546a7a6b236de71b339"><div class="ttname"><a href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></div><div class="ttdeci">constexpr size_t DummyVecPredRegSizeBits</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00401">vec_pred_reg.hh:401</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_add86e9b1857eed4cab61d250579187d0"><div class="ttname"><a href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">AlphaISA::NumFloatArchRegs</a></div><div class="ttdeci">const int NumFloatArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00091">registers.hh:91</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab824a95cd5bb12d08b73a52bde8c1dfc"><div class="ttname"><a href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">AlphaISA::ReturnAddressReg</a></div><div class="ttdeci">const RegIndex ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00080">registers.hh:80</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac21e8c9cdd177b23218b8beaf6cf62e3"><div class="ttname"><a href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">AlphaISA::MaxMiscDestRegs</a></div><div class="ttdeci">const int MaxMiscDestRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00047">registers.hh:47</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae9d6df864a1d85573498334b9e861ff2"><div class="ttname"><a href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">RiscvISA::MaxMiscDestRegs</a></div><div class="ttdeci">const int MaxMiscDestRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00070">registers.hh:70</a></div></div>
<div class="ttc" id="classVecPredRegT_html"><div class="ttname"><a href="classVecPredRegT.html">VecPredRegT</a></div><div class="ttdoc">Predicate register view. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00070">vec_pred_reg.hh:70</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad0836be0071794ac156dfd876e3bc5a4"><div class="ttname"><a href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">AlphaISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad161709c2c09e34489ca3a8c8731e20e"><div class="ttname"><a href="namespaceAlphaISA.html#ad161709c2c09e34489ca3a8c8731e20e">AlphaISA::VecRegSizeBytes</a></div><div class="ttdeci">constexpr size_t VecRegSizeBytes</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00055">registers.hh:55</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7f37f910d53f6a7535037c4d47366260"><div class="ttname"><a href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">AlphaISA::ZeroReg</a></div><div class="ttdeci">const RegIndex ZeroReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">AlphaISA::MISCREG_LOCKFLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00068">registers.hh:68</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a2b64951b4139a4d0153292de4fe1d06d"><div class="ttname"><a href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></div><div class="ttdeci">VecRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, false &gt; DummyVecReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00664">vec_reg.hh:664</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_aee96d42a95810aacea179343d381fb1c"><div class="ttname"><a href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></div><div class="ttdeci">DummyVecReg::Container DummyVecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00666">vec_reg.hh:666</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab95f1cbe7234a4f6726f4b82e42fe30e"><div class="ttname"><a href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">AlphaISA::StackPointerReg</a></div><div class="ttdeci">const RegIndex StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00077">registers.hh:77</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a33ae9a7e89413d54a13de69536adb1c2"><div class="ttname"><a href="namespaceAlphaISA.html#a33ae9a7e89413d54a13de69536adb1c2">AlphaISA::SyscallPseudoReturnReg</a></div><div class="ttdeci">const RegIndex SyscallPseudoReturnReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00086">registers.hh:86</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6ad660587b0e484ae359c27a24bf859e"><div class="ttname"><a href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">AlphaISA::NumPALShadowRegs</a></div><div class="ttdeci">const int NumPALShadowRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00090">registers.hh:90</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="namespaceAlphaISA_html_abfbbcdeae5a044388b55468e0f706450"><div class="ttname"><a href="namespaceAlphaISA.html#abfbbcdeae5a044388b55468e0f706450">AlphaISA::TotalNumRegs</a></div><div class="ttdeci">const int TotalNumRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00102">registers.hh:102</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af884a05de245a1d30744ccf164f3a286"><div class="ttname"><a href="namespaceAlphaISA.html#af884a05de245a1d30744ccf164f3a286">AlphaISA::VecPredRegSizeBits</a></div><div class="ttdeci">constexpr size_t VecPredRegSizeBits</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00061">registers.hh:61</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a826c425aa7b8fab6fad9f6807c8ee6e9"><div class="ttname"><a href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">AlphaISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00100">registers.hh:100</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a42171e938f795c2342186e8b4c5b63d0"><div class="ttname"><a href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">AlphaISA::NumIntArchRegs</a></div><div class="ttdeci">const int NumIntArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00089">registers.hh:89</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a80e1dfe8e32e4bd1c58fd0d3c53a2130"><div class="ttname"><a href="namespaceAlphaISA.html#a80e1dfe8e32e4bd1c58fd0d3c53a2130">AlphaISA::ProcedureValueReg</a></div><div class="ttdeci">const RegIndex ProcedureValueReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00079">registers.hh:79</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_a084db62e003d88ce84defac3d8a19896"><div class="ttname"><a href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></div><div class="ttdeci">VecPredRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, true &gt; DummyConstVecPredReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00399">vec_pred_reg.hh:399</a></div></div>
<div class="ttc" id="vec__reg_8hh_html"><div class="ttname"><a href="vec__reg_8hh.html">vec_reg.hh</a></div><div class="ttdoc">Vector Registers layout specification. </div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">AlphaISA::MISCREG_UNIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html_ad57c5fb8ed16c91cd61a1ee68f8336da"><div class="ttname"><a href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></div><div class="ttdeci">VecPredRegT&lt; DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, false &gt; DummyVecPredReg</div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00396">vec_pred_reg.hh:396</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a8c7767b5b88c4099221c5ab33a1c67ca"><div class="ttname"><a href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">AlphaISA::FramePointerReg</a></div><div class="ttdeci">const RegIndex FramePointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00082">registers.hh:82</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a999cf9edcddc2d9812c15d15539f3600"><div class="ttname"><a href="namespaceAlphaISA.html#a999cf9edcddc2d9812c15d15539f3600">AlphaISA::VecPredRegHasPackedRepr</a></div><div class="ttdeci">constexpr bool VecPredRegHasPackedRepr</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00062">registers.hh:62</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">AlphaISA::MISCREG_LOCKADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00069">registers.hh:69</a></div></div>
<div class="ttc" id="classVecRegT_html"><div class="ttname"><a href="classVecRegT.html">VecRegT</a></div><div class="ttdoc">Vector Register Abstraction This generic class is a view in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00174">vec_reg.hh:174</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a039a7bb656e61ddc5e0f365d2c1bb1ea"><div class="ttname"><a href="namespaceAlphaISA.html#a039a7bb656e61ddc5e0f365d2c1bb1ea">AlphaISA::ReturnValueReg</a></div><div class="ttdeci">const RegIndex ReturnValueReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00081">registers.hh:81</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a470123cb4b24155c8d9ca93d0311d81d"><div class="ttname"><a href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">AlphaISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00054">registers.hh:54</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ae40b1f9aedcfdf23e7003f220ce71fd2"><div class="ttname"><a href="namespaceAlphaISA.html#ae40b1f9aedcfdf23e7003f220ce71fd2">AlphaISA::GlobalPointerReg</a></div><div class="ttdeci">const RegIndex GlobalPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00078">registers.hh:78</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6e790db60db390eefe09c69ef31246fc"><div class="ttname"><a href="namespaceAlphaISA.html#a6e790db60db390eefe09c69ef31246fc">AlphaISA::SyscallSuccessReg</a></div><div class="ttdeci">const RegIndex SyscallSuccessReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00087">registers.hh:87</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">AlphaISA::NumInternalProcRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00217">ipr.hh:217</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2ffb21e191e86f0d92f29be8599a13dc"><div class="ttname"><a href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">AlphaISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00095">registers.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac3bdf5556028b6834f1ac52fec27c888"><div class="ttname"><a href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="vec__reg_8hh_html_a1a9594d94b3efdcebe1734e2eda00c18"><div class="ttname"><a href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></div><div class="ttdeci">constexpr size_t DummyVecRegSizeBytes</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00667">vec_reg.hh:667</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html"><div class="ttname"><a href="vec__pred__reg_8hh.html">vec_pred_reg.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
