{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709139930189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709139930192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 17:05:30 2024 " "Processing started: Wed Feb 28 17:05:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709139930192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139930192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_code -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_code -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139930192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709139930772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709139930772 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709139936842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:39 Progress: Loading fpga/platform.qsys " "2024.02.28.17:05:39 Progress: Loading fpga/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139939199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:39 Progress: Reading input file " "2024.02.28.17:05:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139939653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:39 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2024.02.28.17:05:39 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139939713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module accelerometer_spi " "2024.02.28.17:05:40 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding buttons \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module buttons " "2024.02.28.17:05:40 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding clk \[clock_source 18.1\] " "2024.02.28.17:05:40 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module clk " "2024.02.28.17:05:40 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.28.17:05:40 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module cpu " "2024.02.28.17:05:40 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding filter_x \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding filter_x \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module filter_x " "2024.02.28.17:05:40 Progress: Parameterizing module filter_x" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding filter_y \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding filter_y \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module filter_y " "2024.02.28.17:05:40 Progress: Parameterizing module filter_y" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding filter_z \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding filter_z \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module filter_z " "2024.02.28.17:05:40 Progress: Parameterizing module filter_z" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module hex0 " "2024.02.28.17:05:40 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module hex1 " "2024.02.28.17:05:40 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module hex2 " "2024.02.28.17:05:40 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module hex3 " "2024.02.28.17:05:40 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module hex4 " "2024.02.28.17:05:40 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module hex5 " "2024.02.28.17:05:40 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.28.17:05:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module jtag_uart " "2024.02.28.17:05:40 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding leds \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module leds " "2024.02.28.17:05:40 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.28.17:05:40 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module memory " "2024.02.28.17:05:40 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2024.02.28.17:05:40 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing module switches " "2024.02.28.17:05:40 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Building connections " "2024.02.28.17:05:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Parameterizing connections " "2024.02.28.17:05:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:40 Progress: Validating " "2024.02.28.17:05:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139940730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.28.17:05:41 Progress: Done reading input file " "2024.02.28.17:05:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139941379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.filter_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.filter_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.filter_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.filter_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.filter_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.filter_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139942582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'platform_buttons' " "Buttons: Starting RTL generation for module 'platform_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139946872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_buttons --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0002_buttons_gen//platform_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_buttons --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0002_buttons_gen//platform_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139946872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'platform_buttons' " "Buttons: Done RTL generation for module 'platform_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139946996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"platform\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"platform\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"platform\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"platform\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x: Starting RTL generation for module 'platform_filter_x' " "Filter_x: Starting RTL generation for module 'platform_filter_x'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_filter_x --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0003_filter_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0003_filter_x_gen//platform_filter_x_component_configuration.pl  --do_build_sim=0  \] " "Filter_x:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_filter_x --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0003_filter_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0003_filter_x_gen//platform_filter_x_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x: Done RTL generation for module 'platform_filter_x' " "Filter_x: Done RTL generation for module 'platform_filter_x'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Filter_x: \"platform\" instantiated altera_avalon_pio \"filter_x\" " "Filter_x: \"platform\" instantiated altera_avalon_pio \"filter_x\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'platform_hex0' " "Hex0: Starting RTL generation for module 'platform_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_hex0 --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0004_hex0_gen//platform_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_hex0 --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0004_hex0_gen//platform_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'platform_hex0' " "Hex0: Done RTL generation for module 'platform_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"platform\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"platform\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'platform_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'platform_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platform_jtag_uart --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0005_jtag_uart_gen//platform_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platform_jtag_uart --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0005_jtag_uart_gen//platform_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'platform_jtag_uart' " "Jtag_uart: Done RTL generation for module 'platform_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"platform\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"platform\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'platform_leds' " "Leds: Starting RTL generation for module 'platform_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_leds --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0006_leds_gen//platform_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_leds --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0006_leds_gen//platform_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139947918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'platform_leds' " "Leds: Done RTL generation for module 'platform_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"platform\" instantiated altera_avalon_pio \"leds\" " "Leds: \"platform\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'platform_memory' " "Memory: Starting RTL generation for module 'platform_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_memory --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0007_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0007_memory_gen//platform_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_memory --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0007_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0007_memory_gen//platform_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'platform_memory' " "Memory: Done RTL generation for module 'platform_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"platform\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"platform\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'platform_switches' " "Switches: Starting RTL generation for module 'platform_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0008_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0008_switches_gen//platform_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0008_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0008_switches_gen//platform_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'platform_switches' " "Switches: Done RTL generation for module 'platform_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"platform\" instantiated altera_avalon_pio \"switches\" " "Switches: \"platform\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139948285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139953622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139953891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139954151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139954406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139954671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139954936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139955194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139955460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139955726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139955989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139956245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139956502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139956760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139957029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139957287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139961466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139961471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139961474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'platform_cpu_cpu' " "Cpu: Starting RTL generation for module 'platform_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139961485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0011_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/matpi/AppData/Local/Temp/alt9781_5096529303413188261.dir/0011_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139961485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:01 (*) Starting Nios II generation " "Cpu: # 2024.02.28 17:06:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:01 (*)   Checking for plaintext license. " "Cpu: # 2024.02.28 17:06:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.02.28 17:06:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.28 17:06:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.02.28 17:06:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Plaintext license not found. " "Cpu: # 2024.02.28 17:06:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.28 17:06:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.28 17:06:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Creating all objects for CPU " "Cpu: # 2024.02.28 17:06:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.28 17:06:02 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*)   Creating plain-text RTL " "Cpu: # 2024.02.28 17:06:02 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.28 17:06:02 (*) Done Nios II generation " "Cpu: # 2024.02.28 17:06:02 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'platform_cpu_cpu' " "Cpu: Done RTL generation for module 'platform_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139962997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 31 modules, 43 files " "Platform: Done \"platform\" with 31 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139963597 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709139964462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "platform/synthesis/platform.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "platform/synthesis/submodules/platform_irq_mapper.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964806 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_mm_interconnect_0_router_003_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964865 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_003 " "Found entity 2: platform_mm_interconnect_0_router_003" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_mm_interconnect_0_router_002_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964869 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_002 " "Found entity 2: platform_mm_interconnect_0_router_002" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964872 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709139964880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964881 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_switches " "Found entity 1: platform_switches" {  } { { "platform/synthesis/submodules/platform_switches.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_memory " "Found entity 1: platform_memory" {  } { { "platform/synthesis/submodules/platform_memory.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_leds " "Found entity 1: platform_leds" {  } { { "platform/synthesis/submodules/platform_leds.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file platform/synthesis/submodules/platform_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_uart_sim_scfifo_w " "Found entity 1: platform_jtag_uart_sim_scfifo_w" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964962 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_jtag_uart_scfifo_w " "Found entity 2: platform_jtag_uart_scfifo_w" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964962 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_jtag_uart_sim_scfifo_r " "Found entity 3: platform_jtag_uart_sim_scfifo_r" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964962 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_jtag_uart_scfifo_r " "Found entity 4: platform_jtag_uart_scfifo_r" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964962 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_jtag_uart " "Found entity 5: platform_jtag_uart" {  } { { "platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_hex0 " "Found entity 1: platform_hex0" {  } { { "platform/synthesis/submodules/platform_hex0.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_filter_x.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_filter_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_filter_x " "Found entity 1: platform_filter_x" {  } { { "platform/synthesis/submodules/platform_filter_x.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_filter_x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu " "Found entity 1: platform_cpu" {  } { { "platform/synthesis/submodules/platform_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139964977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139964977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform/synthesis/submodules/platform_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_register_bank_a_module " "Found entity 1: platform_cpu_cpu_register_bank_a_module" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_cpu_cpu_register_bank_b_module " "Found entity 2: platform_cpu_cpu_register_bank_b_module" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_cpu_cpu_nios2_oci_debug " "Found entity 3: platform_cpu_cpu_nios2_oci_debug" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_cpu_cpu_nios2_oci_break " "Found entity 4: platform_cpu_cpu_nios2_oci_break" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_cpu_cpu_nios2_oci_xbrk " "Found entity 5: platform_cpu_cpu_nios2_oci_xbrk" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "6 platform_cpu_cpu_nios2_oci_dbrk " "Found entity 6: platform_cpu_cpu_nios2_oci_dbrk" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "7 platform_cpu_cpu_nios2_oci_itrace " "Found entity 7: platform_cpu_cpu_nios2_oci_itrace" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "8 platform_cpu_cpu_nios2_oci_td_mode " "Found entity 8: platform_cpu_cpu_nios2_oci_td_mode" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "9 platform_cpu_cpu_nios2_oci_dtrace " "Found entity 9: platform_cpu_cpu_nios2_oci_dtrace" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "10 platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "11 platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "12 platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platform_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "13 platform_cpu_cpu_nios2_oci_fifo " "Found entity 13: platform_cpu_cpu_nios2_oci_fifo" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "14 platform_cpu_cpu_nios2_oci_pib " "Found entity 14: platform_cpu_cpu_nios2_oci_pib" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "15 platform_cpu_cpu_nios2_oci_im " "Found entity 15: platform_cpu_cpu_nios2_oci_im" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "16 platform_cpu_cpu_nios2_performance_monitors " "Found entity 16: platform_cpu_cpu_nios2_performance_monitors" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "17 platform_cpu_cpu_nios2_avalon_reg " "Found entity 17: platform_cpu_cpu_nios2_avalon_reg" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "18 platform_cpu_cpu_ociram_sp_ram_module " "Found entity 18: platform_cpu_cpu_ociram_sp_ram_module" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "19 platform_cpu_cpu_nios2_ocimem " "Found entity 19: platform_cpu_cpu_nios2_ocimem" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "20 platform_cpu_cpu_nios2_oci " "Found entity 20: platform_cpu_cpu_nios2_oci" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""} { "Info" "ISGN_ENTITY_NAME" "21 platform_cpu_cpu " "Found entity 21: platform_cpu_cpu" {  } { { "platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_sysclk " "Found entity 1: platform_cpu_cpu_debug_slave_sysclk" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_tck " "Found entity 1: platform_cpu_cpu_debug_slave_tck" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_wrapper " "Found entity 1: platform_cpu_cpu_debug_slave_wrapper" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_test_bench " "Found entity 1: platform_cpu_cpu_test_bench" {  } { { "platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/submodules/platform_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/submodules/platform_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_buttons " "Found entity 1: platform_buttons" {  } { { "platform/synthesis/submodules/platform_buttons.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709139965047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965047 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction filter.v(10) " "Verilog HDL syntax error at filter.v(10) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1709139965050 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "filter filter.v(1) " "Ignored design unit \"filter\" at filter.v(1) due to previous errors" {  } { { "filter.v" "" { Text "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/filter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1709139965050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 0 0 " "Found 0 design units, including 0 entities, in source file filter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/platform.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/platform.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/platform.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/platform.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_avalon_sc_fifo.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965073 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965083 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_agent.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965090 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_translator.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_agent.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965105 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_translator.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965114 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_controller.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_synchronizer.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965123 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_buttons.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_buttons.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_buttons.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_buttons.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_buttons.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_buttons.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965134 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965150 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_test_bench.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965159 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_filter_x.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_filter_x.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_filter_x.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_filter_x.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_filter_x.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_filter_x.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965161 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_hex0.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_hex0.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_hex0.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_hex0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_hex0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_hex0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965163 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_irq_mapper.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_irq_mapper.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965165 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_jtag_uart.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965172 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_leds.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_leds.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_leds.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_leds.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_memory.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_memory.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965176 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965196 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965198 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965200 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965208 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965209 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965210 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965217 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965226 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965228 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965229 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965231 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965234 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965248 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_switches.v C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_switches.v " "File \"c:/users/matpi/desktop/imperial/yr2/infoproc/project/fpga/db/ip/platform/submodules/platform_switches.v\" is a duplicate of already analyzed file \"C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/platform/synthesis/submodules/platform_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709139965249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/platform_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/matpi/Desktop/Imperial/Yr2/InfoProc/project/fpga/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965304 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709139965507 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 28 17:06:05 2024 " "Processing ended: Wed Feb 28 17:06:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709139965507 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709139965507 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709139965507 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139965507 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709139966085 ""}
