ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on May 18, 2022 at 13:28:28 CST
ncverilog
	TESTBED.v
	-v
	tsmc13_neg.v
	+define+GATE
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  SMC_DW_div_uns_0 div_131_G6 ( .a({N165, N164, N163, N162, N161, N160, N159, 
                            |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2261|28): 2 output ports were not connected:
ncelab: (../syn/SMC_syn.v,972): remainder
ncelab: (../syn/SMC_syn.v,972): divide_by_0

  SMC_DW_div_uns_1 div_131_G5 ( .a({N149, N148, N147, N146, N145, N144, N143, 
                            |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2266|28): 2 output ports were not connected:
ncelab: (../syn/SMC_syn.v,1074): remainder
ncelab: (../syn/SMC_syn.v,1074): divide_by_0

  SMC_DW_div_uns_2 div_131_G4 ( .a({N133, N132, N131, N130, N129, N128, N127, 
                            |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2271|28): 2 output ports were not connected:
ncelab: (../syn/SMC_syn.v,1174): remainder
ncelab: (../syn/SMC_syn.v,1174): divide_by_0

  SMC_DW_div_uns_3 div_131_G3 ( .a({N117, N116, N115, N114, N113, N112, N111, 
                            |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2276|28): 2 output ports were not connected:
ncelab: (../syn/SMC_syn.v,1274): remainder
ncelab: (../syn/SMC_syn.v,1274): divide_by_0

  SMC_DW_div_uns_4 div_131_G2 ( .a({N101, N100, N99, N98, N97, N96, N95, N94, 
                            |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2281|28): 2 output ports were not connected:
ncelab: (../syn/SMC_syn.v,1373): remainder
ncelab: (../syn/SMC_syn.v,1373): divide_by_0

  SMC_DW_div_uns_5 div_131 ( .a({N85, N84, N83, N82, N81, N80, N79, N78, N77, 
                         |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2286|25): 2 output ports were not connected:
ncelab: (../syn/SMC_syn.v,1473): remainder
ncelab: (../syn/SMC_syn.v,1473): divide_by_0

  SMC_DW01_add_3 add_3_root_add_0_root_add_150_2 ( .A(out_1), .B({\n1[2][9] , 
                                               |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2291|47): 1 output port was not connected:
ncelab: (../syn/SMC_syn.v,1577): CO

  SMC_DW01_add_2 add_2_root_add_0_root_add_150_2 ( .A({\n1[0][9] , \n1[0][8] , 
                                               |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2296|47): 1 output port was not connected:
ncelab: (../syn/SMC_syn.v,1607): CO

  SMC_DW01_add_1 add_1_root_add_0_root_add_150_2 ( .A({N188, N187, N186, N185, 
                                               |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2301|47): 1 output port was not connected:
ncelab: (../syn/SMC_syn.v,1636): CO

  SMC_DW01_add_0 add_0_root_add_0_root_add_150_2 ( .A({N177, N176, N175, N174, 
                                               |
ncelab: *W,CUVWSP (../syn/SMC_syn.v,2307|47): 1 output port was not connected:
ncelab: (../syn/SMC_syn.v,1664): CO

	Reading SDF file from location "../syn/SMC_syn.sdf"
	Compiled SDF file "SMC_syn.sdf.X" older than source SDF file "../syn/SMC_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "SMC_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     SMC_syn.sdf.X
		Log file:              
		Backannotation scope:  TESTBED.DUT_SMC
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 6683  Annotated = 100.00% -- No. of Tchecks = 0  Annotated = 0.00% 
  assign \ID_Tri_C[5][0]  = V_DS_5[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2221|7): The interconnect source TESTBED.DUT_SMC.V_DS_5[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U647.A0.  The port annotation will still occur.
  assign \ID_Tri_C[5][0]  = V_DS_5[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2221|7): The interconnect source TESTBED.DUT_SMC.V_DS_5[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U648.A1.  The port annotation will still occur.
  assign \ID_Tri_C[5][0]  = V_DS_5[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2221|7): The interconnect source TESTBED.DUT_SMC.V_DS_5[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U636.A.  The port annotation will still occur.
  assign \ID_Tri_C[2][0]  = V_DS_2[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2218|7): The interconnect source TESTBED.DUT_SMC.V_DS_2[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U625.A0.  The port annotation will still occur.
  assign \ID_Tri_C[3][0]  = V_DS_3[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2219|7): The interconnect source TESTBED.DUT_SMC.V_DS_3[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U623.A0.  The port annotation will still occur.
  assign \ID_Tri_C[5][0]  = V_DS_5[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2221|7): The interconnect source TESTBED.DUT_SMC.V_DS_5[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U409.A.  The port annotation will still occur.
  assign \ID_Tri_C[5][0]  = V_DS_5[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2221|7): The interconnect source TESTBED.DUT_SMC.V_DS_5[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U627.A.  The port annotation will still occur.
  assign \ID_Tri_C[2][0]  = V_DS_2[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2218|7): The interconnect source TESTBED.DUT_SMC.V_DS_2[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U626.A1.  The port annotation will still occur.
  assign \ID_Tri_C[3][0]  = V_DS_3[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2219|7): The interconnect source TESTBED.DUT_SMC.V_DS_3[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U624.A1.  The port annotation will still occur.
  assign \ID_Tri_C[0][0]  = V_DS_0[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2216|7): The interconnect source TESTBED.DUT_SMC.V_DS_0[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U599.A0.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U597.A0.  The port annotation will still occur.
  assign \ID_Tri_C[2][0]  = V_DS_2[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2218|7): The interconnect source TESTBED.DUT_SMC.V_DS_2[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U408.A.  The port annotation will still occur.
  assign \ID_Tri_C[3][0]  = V_DS_3[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2219|7): The interconnect source TESTBED.DUT_SMC.V_DS_3[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U405.A.  The port annotation will still occur.
  assign \ID_Tri_C[2][0]  = V_DS_2[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2218|7): The interconnect source TESTBED.DUT_SMC.V_DS_2[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U594.A.  The port annotation will still occur.
  assign \ID_Tri_C[3][0]  = V_DS_3[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2219|7): The interconnect source TESTBED.DUT_SMC.V_DS_3[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U593.A.  The port annotation will still occur.
  assign \ID_Tri_C[0][0]  = V_DS_0[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2216|7): The interconnect source TESTBED.DUT_SMC.V_DS_0[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U600.A1.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U598.A1.  The port annotation will still occur.
  assign \ID_Tri_C[4][0]  = V_DS_4[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2220|7): The interconnect source TESTBED.DUT_SMC.V_DS_4[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U562.A0.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U399.A.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U398.A.  The port annotation will still occur.
  assign \ID_Tri_C[0][0]  = V_DS_0[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2216|7): The interconnect source TESTBED.DUT_SMC.V_DS_0[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U402.A.  The port annotation will still occur.
  assign \ID_Tri_C[0][0]  = V_DS_0[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2216|7): The interconnect source TESTBED.DUT_SMC.V_DS_0[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U558.A.  The port annotation will still occur.
  assign \ID_Tri_C[4][0]  = V_DS_4[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2220|7): The interconnect source TESTBED.DUT_SMC.V_DS_4[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U563.A1.  The port annotation will still occur.
  assign \ID_Tri_C[4][0]  = V_DS_4[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2220|7): The interconnect source TESTBED.DUT_SMC.V_DS_4[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U557.A.  The port annotation will still occur.
  assign \ID_Tri_C[4][0]  = V_DS_4[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2220|7): The interconnect source TESTBED.DUT_SMC.V_DS_4[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U406.A.  The port annotation will still occur.
  assign \ID_Tri_C[0][0]  = V_DS_0[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2216|7): The interconnect source TESTBED.DUT_SMC.V_DS_0[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U294.A.  The port annotation will still occur.
  assign \ID_Tri_C[2][0]  = V_DS_2[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2218|7): The interconnect source TESTBED.DUT_SMC.V_DS_2[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U552.A.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U290.B.  The port annotation will still occur.
  assign \ID_Tri_C[5][0]  = V_DS_5[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2221|7): The interconnect source TESTBED.DUT_SMC.V_DS_5[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U476.B.  The port annotation will still occur.
  assign \ID_Tri_C[2][0]  = V_DS_2[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2218|7): The interconnect source TESTBED.DUT_SMC.V_DS_2[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U309.B.  The port annotation will still occur.
  assign \ID_Tri_C[3][0]  = V_DS_3[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2219|7): The interconnect source TESTBED.DUT_SMC.V_DS_3[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U298.A.  The port annotation will still occur.
  assign \ID_Tri_C[3][0]  = V_DS_3[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2219|7): The interconnect source TESTBED.DUT_SMC.V_DS_3[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U295.B.  The port annotation will still occur.
  assign \ID_Tri_C[0][0]  = V_DS_0[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2216|7): The interconnect source TESTBED.DUT_SMC.V_DS_0[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U274.B.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U291.B.  The port annotation will still occur.
  assign \ID_Tri_C[1][0]  = V_DS_1[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2217|7): The interconnect source TESTBED.DUT_SMC.V_DS_1[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U343.A.  The port annotation will still occur.
  assign \ID_Tri_C[4][0]  = V_DS_4[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2220|7): The interconnect source TESTBED.DUT_SMC.V_DS_4[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U300.A.  The port annotation will still occur.
  assign \ID_Tri_C[4][0]  = V_DS_4[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,2220|7): The interconnect source TESTBED.DUT_SMC.V_DS_4[0] is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.U270.B.  The port annotation will still occur.
  assign SUM[0] = B[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1645|7): The interconnect source TESTBED.DUT_SMC.add_3_root_add_0_root_add_150_2.U2.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.add_0_root_add_0_root_add_150_2.U2.A.  The port annotation will still occur.
  assign SUM[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1615|7): The interconnect source TESTBED.DUT_SMC.U43.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.add_0_root_add_0_root_add_150_2.U2.B.  The port annotation will still occur.
  assign SUM[0] = B[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1645|7): The interconnect source TESTBED.DUT_SMC.add_3_root_add_0_root_add_150_2.U2.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.add_0_root_add_0_root_add_150_2.U1.A.  The port annotation will still occur.
  assign SUM[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1615|7): The interconnect source TESTBED.DUT_SMC.U43.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.add_0_root_add_0_root_add_150_2.U1.B.  The port annotation will still occur.
  assign SUM[1] = B[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1644|7): The interconnect source TESTBED.DUT_SMC.add_3_root_add_0_root_add_150_2.U1_1.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.add_0_root_add_0_root_add_150_2.U1_1.B.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1498|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U46.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1497|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U45.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1498|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U19.B.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1496|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U44.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1497|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U15.B.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1495|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U43.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1496|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U18.B.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1494|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U42.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1495|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U16.B.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1493|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U41.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1492|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U40.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1498|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U39.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1497|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U38.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1492|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U37.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1495|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U36.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1496|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U35.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1494|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U34.A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1491|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U88.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U33.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1497|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U32.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1494|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U31.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1492|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U30.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1493|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U11.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1493|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U28.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1496|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U27.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1491|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U88.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U26.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1493|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U22.A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1491|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U88.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U20.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1498|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U13.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1495|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U10.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1494|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U8.B.  The port annotation will still occur.
  assign \u_div/CryTmp[0][1]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1490|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U91.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U5.A0N.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1491|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U88.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.\u_div/u_mx_PartRem_0_1_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1492|7): The interconnect source TESTBED.DUT_SMC.mult_131_2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131.U3.B.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1396|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U46.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1395|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U67.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U45.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1396|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U19.B.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1394|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U44.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1395|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U67.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U10.B.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1393|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U78.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U43.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1392|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U42.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1391|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U41.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1392|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U8.B.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1390|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U68.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U40.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1397|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U39.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1396|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U38.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1393|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U78.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U37.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1393|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U78.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U36.B.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1393|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U78.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U31.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1395|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U67.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U35.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1391|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U34.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1396|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U33.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1397|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U32.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1391|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U30.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1394|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U29.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1392|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U28.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1394|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U13.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1394|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U26.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1397|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U24.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1397|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U16.A.  The port annotation will still occur.
  assign \u_div/CryTmp[0][1]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1389|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U92.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U15.A0.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1390|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U68.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.\u_div/u_mx_PartRem_0_1_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1395|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U67.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U11.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1392|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U9.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1391|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U7.B.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1390|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U68.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U6.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1390|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G2.U68.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G2.U5.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1298|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U39.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1297|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U38.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1296|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U37.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1297|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U13.B.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1295|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U36.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1296|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U14.B.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1293|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U35.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1294|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U9.B.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1292|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U34.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1293|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U15.B.  The port annotation will still occur.
  assign \u_div/CryTmp[0][1]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1290|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U91.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U33.A0.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1291|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.\u_div/u_mx_PartRem_0_1_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1291|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U32.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1298|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U31.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1298|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U30.B.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1298|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U8.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1292|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U1.B.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1291|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U29.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1292|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U28.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1295|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U27.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1297|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U26.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1294|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U25.A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1291|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U24.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1292|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U2.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1297|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U69.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U22.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1295|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U21.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1296|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U18.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1293|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U17.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1293|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U90.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U16.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1296|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U7.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1295|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U12.B.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1294|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U10.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1294|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G3.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G3.U6.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1199|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U76.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U40.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1198|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U73.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U39.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1199|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U76.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U18.B.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1197|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U38.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1195|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U37.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1196|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U17.B.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1194|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U87.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U36.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1195|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U9.B.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1193|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U35.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1194|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U87.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U1.B.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1192|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U34.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1199|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U76.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U33.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1197|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U32.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1193|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U31.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1193|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U30.B.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1193|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U74.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U20.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1195|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U29.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1196|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U28.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1198|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U73.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U27.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1198|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U73.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U26.B.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1198|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U73.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U24.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[0][1]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1191|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U60.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U25.A0.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1192|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.\u_div/u_mx_PartRem_0_1_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1197|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U23.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1197|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U12.B.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1196|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U22.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1195|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U58.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U21.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1194|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U87.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U19.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1199|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U76.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U6.A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1192|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U14.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1196|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U10.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1194|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U87.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U2.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1192|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G4.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G4.U3.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1095|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U36.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1094|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U35.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1095|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.\u_div/u_mx_PartRem_0_5_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1093|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U34.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1094|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U6.B.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1091|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U33.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1092|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U54.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.\u_div/u_mx_PartRem_0_2_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1091|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U10.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[0][1]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1090|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U81.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U31.A0N.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1091|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.\u_div/u_mx_PartRem_0_1_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1091|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U30.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1098|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U29.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1092|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U54.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U28.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1093|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.\u_div/u_mx_PartRem_0_3_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1097|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U27.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1094|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U26.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1096|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U25.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1092|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U54.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U24.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1093|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U23.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1098|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.\u_div/u_mx_PartRem_0_8_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1097|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U22.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1095|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U21.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1095|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U79.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U20.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1096|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U19.B.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1096|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U9.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1092|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U54.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U18.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1093|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U65.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U17.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1097|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U8.B.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1096|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U64.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U7.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1097|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U60.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U14.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1098|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U12.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1094|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U66.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U11.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,1098|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G5.U61.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G5.U2.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,997|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U36.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,996|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U35.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,997|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U28.B.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,994|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U34.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,995|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U62.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U20.B.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,992|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U85.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U33.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,993|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U63.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U1.B.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,991|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U32.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,992|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U85.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U26.B.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,996|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U31.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,990|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U30.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,997|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U29.A.  The port annotation will still occur.
  assign \u_div/CryTmp[8][1]  = a[8];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,997|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U72.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U6.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,991|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U22.B.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,990|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U27.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,992|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U85.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U11.A.  The port annotation will still occur.
  assign \u_div/CryTmp[3][1]  = a[3];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,992|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U85.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U16.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,994|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U25.A.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,996|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U24.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,991|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U23.A.  The port annotation will still occur.
  assign \u_div/CryTmp[2][1]  = a[2];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,991|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U57.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U13.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,995|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U62.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U21.A.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,995|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U62.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U5.A1N.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,993|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U63.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U19.A.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,990|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U18.A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,994|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U15.A1.  The port annotation will still occur.
  assign \u_div/CryTmp[0][1]  = a[0];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,989|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U86.Y is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U10.A0.  The port annotation will still occur.
  assign \u_div/CryTmp[1][1]  = a[1];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,990|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U59.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.\u_div/u_mx_PartRem_0_1_0 .A.  The port annotation will still occur.
  assign \u_div/CryTmp[5][1]  = a[5];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,994|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U70.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U9.B.  The port annotation will still occur.
  assign \u_div/CryTmp[7][1]  = a[7];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,996|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U71.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U8.B.  The port annotation will still occur.
  assign \u_div/CryTmp[6][1]  = a[6];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,995|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U62.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U4.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,993|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U63.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U3.A.  The port annotation will still occur.
  assign \u_div/CryTmp[4][1]  = a[4];
       |
ncelab: *W,SDFNCAP (../syn/SMC_syn.v,993|7): The interconnect source TESTBED.DUT_SMC.mult_131_2_G6.U63.S is separated by a unidirectional continuous assign from the destination TESTBED.DUT_SMC.div_131_G6.U2.A1N.  The port annotation will still occur.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PATTERN:v <0x29375e20>
			streams:   9, words: 32189
		worklib.SMC:v <0x723b939f>
			streams:   0, words:     0
		worklib.SMC_DW01_add_1:v <0x2633f8de>
			streams:   0, words:     0
		worklib.SMC_DW01_add_2:v <0x32749f4b>
			streams:   0, words:     0
		worklib.SMC_DW_div_uns_0:v <0x52a91382>
			streams:   0, words:     0
		worklib.SMC_DW_div_uns_1:v <0x592d3d6e>
			streams:   0, words:     0
		worklib.SMC_DW_div_uns_2:v <0x773aa864>
			streams:   0, words:     0
		worklib.SMC_DW_div_uns_3:v <0x74747da3>
			streams:   0, words:     0
		worklib.SMC_DW_div_uns_4:v <0x396d0642>
			streams:   0, words:     0
		worklib.SMC_DW_div_uns_5:v <0x00b3c8a1>
			streams:   0, words:     0
		worklib.TESTBED:v <0x07f97ab8>
			streams:   1, words:   801
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:               1876     152
		UDPs:                    99       1
		Primitives:            3620       8
		Timing outputs:        2029      48
		Registers:               40      40
		Scalar wires:          2098       -
		Expanded wires:          56      19
		Vectored wires:           6       -
		Always blocks:            1       1
		Initial blocks:           4       4
		Cont. assignments:        0      63
		Interconnect:          4640       -
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.TESTBED:v
Loading snapshot worklib.TESTBED:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SMC_SYN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.W_0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_GS_0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_DS_0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.W_1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_GS_1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_DS_1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.W_2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_GS_2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_DS_2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.W_3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_GS_3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_DS_3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.W_4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_GS_4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_DS_4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.W_5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_GS_5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.V_DS_5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.mode(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.out_n(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.mode(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.W_0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_GS_0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_DS_0(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.W_1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_GS_1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_DS_1(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.W_2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_GS_2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_DS_2(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.W_3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_GS_3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_DS_3(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.W_4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_GS_4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_DS_4(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.W_5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_GS_5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.V_DS_5(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.out_n(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[0][3] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[0][0] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[1][3] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[1][0] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[2][3] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[2][0] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[3][3] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[3][0] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[4][3] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[4][0] (36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.DUT_SMC.\ID_Tri_C[5][3] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.mode(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.PATNUM(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.patcount(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.input_file(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.output_file(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.a(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.input_reg(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.golden_ans(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.CYCLE(47)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.ID(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.gm(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.tmp(48)
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_3(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_4(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.W_5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_GS_5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.V_DS_5(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.mode(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.PATNUM(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.patcount(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.input_file(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.output_file(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.a(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.j(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.input_reg(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.golden_ans(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.CYCLE(47)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region0(48)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.region1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.ID(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:TESTBED.My_PATTERN.gm(116)
*Verdi* : End of traversing.
             [0;32mPass Pattern NO.           0[m         
             [0;32mPass Pattern NO.           1[m         
             [0;32mPass Pattern NO.           2[m         
             [0;32mPass Pattern NO.           3[m         
             [0;32mPass Pattern NO.           4[m         
             [0;32mPass Pattern NO.           5[m         
             [0;32mPass Pattern NO.           6[m         
             [0;32mPass Pattern NO.           7[m         
             [0;32mPass Pattern NO.           8[m         
             [0;32mPass Pattern NO.           9[m         
             [0;32mPass Pattern NO.          10[m         
             [0;32mPass Pattern NO.          11[m         
             [0;32mPass Pattern NO.          12[m         
             [0;32mPass Pattern NO.          13[m         
             [0;32mPass Pattern NO.          14[m         
             [0;32mPass Pattern NO.          15[m         
             [0;32mPass Pattern NO.          16[m         
             [0;32mPass Pattern NO.          17[m         
             [0;32mPass Pattern NO.          18[m         
             [0;32mPass Pattern NO.          19[m         
             [0;32mPass Pattern NO.          20[m         
             [0;32mPass Pattern NO.          21[m         
             [0;32mPass Pattern NO.          22[m         
             [0;32mPass Pattern NO.          23[m         
             [0;32mPass Pattern NO.          24[m         
             [0;32mPass Pattern NO.          25[m         
             [0;32mPass Pattern NO.          26[m         
             [0;32mPass Pattern NO.          27[m         
             [0;32mPass Pattern NO.          28[m         
             [0;32mPass Pattern NO.          29[m         
             [0;32mPass Pattern NO.          30[m         
             [0;32mPass Pattern NO.          31[m         
             [0;32mPass Pattern NO.          32[m         
             [0;32mPass Pattern NO.          33[m         
             [0;32mPass Pattern NO.          34[m         
             [0;32mPass Pattern NO.          35[m         
             [0;32mPass Pattern NO.          36[m         
             [0;32mPass Pattern NO.          37[m         
             [0;32mPass Pattern NO.          38[m         
             [0;32mPass Pattern NO.          39[m         
             [0;32mPass Pattern NO.          40[m         
             [0;32mPass Pattern NO.          41[m         
             [0;32mPass Pattern NO.          42[m         
             [0;32mPass Pattern NO.          43[m         
             [0;32mPass Pattern NO.          44[m         
             [0;32mPass Pattern NO.          45[m         
             [0;32mPass Pattern NO.          46[m         
             [0;32mPass Pattern NO.          47[m         
             [0;32mPass Pattern NO.          48[m         
             [0;32mPass Pattern NO.          49[m         
             [0;32mPass Pattern NO.          50[m         
             [0;32mPass Pattern NO.          51[m         
             [0;32mPass Pattern NO.          52[m         
             [0;32mPass Pattern NO.          53[m         
             [0;32mPass Pattern NO.          54[m         
             [0;32mPass Pattern NO.          55[m         
             [0;32mPass Pattern NO.          56[m         
             [0;32mPass Pattern NO.          57[m         
             [0;32mPass Pattern NO.          58[m         
             [0;32mPass Pattern NO.          59[m         
             [0;32mPass Pattern NO.          60[m         
             [0;32mPass Pattern NO.          61[m         
             [0;32mPass Pattern NO.          62[m         
             [0;32mPass Pattern NO.          63[m         
             [0;32mPass Pattern NO.          64[m         
             [0;32mPass Pattern NO.          65[m         
             [0;32mPass Pattern NO.          66[m         
             [0;32mPass Pattern NO.          67[m         
             [0;32mPass Pattern NO.          68[m         
             [0;32mPass Pattern NO.          69[m         
             [0;32mPass Pattern NO.          70[m         
             [0;32mPass Pattern NO.          71[m         
             [0;32mPass Pattern NO.          72[m         
             [0;32mPass Pattern NO.          73[m         
             [0;32mPass Pattern NO.          74[m         
             [0;32mPass Pattern NO.          75[m         
             [0;32mPass Pattern NO.          76[m         
             [0;32mPass Pattern NO.          77[m         
             [0;32mPass Pattern NO.          78[m         
             [0;32mPass Pattern NO.          79[m         
             [0;32mPass Pattern NO.          80[m         
             [0;32mPass Pattern NO.          81[m         
             [0;32mPass Pattern NO.          82[m         
             [0;32mPass Pattern NO.          83[m         
             [0;32mPass Pattern NO.          84[m         
             [0;32mPass Pattern NO.          85[m         
             [0;32mPass Pattern NO.          86[m         
             [0;32mPass Pattern NO.          87[m         
             [0;32mPass Pattern NO.          88[m         
             [0;32mPass Pattern NO.          89[m         
             [0;32mPass Pattern NO.          90[m         
             [0;32mPass Pattern NO.          91[m         
             [0;32mPass Pattern NO.          92[m         
             [0;32mPass Pattern NO.          93[m         
             [0;32mPass Pattern NO.          94[m         
             [0;32mPass Pattern NO.          95[m         
             [0;32mPass Pattern NO.          96[m         
             [0;32mPass Pattern NO.          97[m         
             [0;32mPass Pattern NO.          98[m         
             [0;32mPass Pattern NO.          99[m         
             [0;32mPass Pattern NO.         100[m         
             [0;32mPass Pattern NO.         101[m         
             [0;32mPass Pattern NO.         102[m         
             [0;32mPass Pattern NO.         103[m         
             [0;32mPass Pattern NO.         104[m         
             [0;32mPass Pattern NO.         105[m         
             [0;32mPass Pattern NO.         106[m         
             [0;32mPass Pattern NO.         107[m         
             [0;32mPass Pattern NO.         108[m         
             [0;32mPass Pattern NO.         109[m         
             [0;32mPass Pattern NO.         110[m         
             [0;32mPass Pattern NO.         111[m         
             [0;32mPass Pattern NO.         112[m         
             [0;32mPass Pattern NO.         113[m         
             [0;32mPass Pattern NO.         114[m         
             [0;32mPass Pattern NO.         115[m         
             [0;32mPass Pattern NO.         116[m         
             [0;32mPass Pattern NO.         117[m         
             [0;32mPass Pattern NO.         118[m         
             [0;32mPass Pattern NO.         119[m         
             [0;32mPass Pattern NO.         120[m         
             [0;32mPass Pattern NO.         121[m         
             [0;32mPass Pattern NO.         122[m         
             [0;32mPass Pattern NO.         123[m         
             [0;32mPass Pattern NO.         124[m         
             [0;32mPass Pattern NO.         125[m         
             [0;32mPass Pattern NO.         126[m         
             [0;32mPass Pattern NO.         127[m         
             [0;32mPass Pattern NO.         128[m         
             [0;32mPass Pattern NO.         129[m         
             [0;32mPass Pattern NO.         130[m         
             [0;32mPass Pattern NO.         131[m         
             [0;32mPass Pattern NO.         132[m         
             [0;32mPass Pattern NO.         133[m         
             [0;32mPass Pattern NO.         134[m         
             [0;32mPass Pattern NO.         135[m         
             [0;32mPass Pattern NO.         136[m         
             [0;32mPass Pattern NO.         137[m         
             [0;32mPass Pattern NO.         138[m         
             [0;32mPass Pattern NO.         139[m         
             [0;32mPass Pattern NO.         140[m         
             [0;32mPass Pattern NO.         141[m         
             [0;32mPass Pattern NO.         142[m         
             [0;32mPass Pattern NO.         143[m         
             [0;32mPass Pattern NO.         144[m         
             [0;32mPass Pattern NO.         145[m         
             [0;32mPass Pattern NO.         146[m         
             [0;32mPass Pattern NO.         147[m         
             [0;32mPass Pattern NO.         148[m         
             [0;32mPass Pattern NO.         149[m         
             [0;32mPass Pattern NO.         150[m         
             [0;32mPass Pattern NO.         151[m         
             [0;32mPass Pattern NO.         152[m         
             [0;32mPass Pattern NO.         153[m         
             [0;32mPass Pattern NO.         154[m         
             [0;32mPass Pattern NO.         155[m         
             [0;32mPass Pattern NO.         156[m         
             [0;32mPass Pattern NO.         157[m         
             [0;32mPass Pattern NO.         158[m         
             [0;32mPass Pattern NO.         159[m         
             [0;32mPass Pattern NO.         160[m         
             [0;32mPass Pattern NO.         161[m         
             [0;32mPass Pattern NO.         162[m         
             [0;32mPass Pattern NO.         163[m         
             [0;32mPass Pattern NO.         164[m         
             [0;32mPass Pattern NO.         165[m         
             [0;32mPass Pattern NO.         166[m         
             [0;32mPass Pattern NO.         167[m         
             [0;32mPass Pattern NO.         168[m         
             [0;32mPass Pattern NO.         169[m         
             [0;32mPass Pattern NO.         170[m         
             [0;32mPass Pattern NO.         171[m         
             [0;32mPass Pattern NO.         172[m         
             [0;32mPass Pattern NO.         173[m         
             [0;32mPass Pattern NO.         174[m         
             [0;32mPass Pattern NO.         175[m         
             [0;32mPass Pattern NO.         176[m         
             [0;32mPass Pattern NO.         177[m         
             [0;32mPass Pattern NO.         178[m         
             [0;32mPass Pattern NO.         179[m         
             [0;32mPass Pattern NO.         180[m         
             [0;32mPass Pattern NO.         181[m         
             [0;32mPass Pattern NO.         182[m         
             [0;32mPass Pattern NO.         183[m         
             [0;32mPass Pattern NO.         184[m         
             [0;32mPass Pattern NO.         185[m         
             [0;32mPass Pattern NO.         186[m         
             [0;32mPass Pattern NO.         187[m         
             [0;32mPass Pattern NO.         188[m         
             [0;32mPass Pattern NO.         189[m         
             [0;32mPass Pattern NO.         190[m         
             [0;32mPass Pattern NO.         191[m         
             [0;32mPass Pattern NO.         192[m         
             [0;32mPass Pattern NO.         193[m         
             [0;32mPass Pattern NO.         194[m         
             [0;32mPass Pattern NO.         195[m         
             [0;32mPass Pattern NO.         196[m         
             [0;32mPass Pattern NO.         197[m         
             [0;32mPass Pattern NO.         198[m         
             [0;32mPass Pattern NO.         199[m         




        ----------------------------               
        --                        --       |__||  
        --  Congratulations !!    --      / O.O  | 
        --                        --    /_____   | 
        --  [0;32mSimulation PASS!![m     --   /^ ^ ^ \  |
        --                        --  |^ ^ ^ ^ |w| 
        ----------------------------   \m___m__|_|


Simulation complete via $finish(1) at time 16160 NS + 0
./PATTERN.v:103     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on May 18, 2022 at 13:28:30 CST  (total: 00:00:02)
