/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [31:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[7] ? in_data[20] : in_data[3]);
  assign celloutsig_1_9z = !(celloutsig_1_1z ? celloutsig_1_8z : celloutsig_1_0z);
  assign celloutsig_1_15z = !(celloutsig_1_1z ? celloutsig_1_13z : celloutsig_1_0z);
  assign celloutsig_0_12z = !(celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_8z);
  assign celloutsig_0_18z = !(celloutsig_0_14z ? celloutsig_0_10z : celloutsig_0_8z);
  assign celloutsig_0_23z = !(celloutsig_0_14z ? celloutsig_0_19z : celloutsig_0_22z);
  assign celloutsig_1_6z = celloutsig_1_4z | ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_6z | ~(in_data[159]);
  assign celloutsig_1_11z = celloutsig_1_7z | ~(celloutsig_1_6z);
  assign celloutsig_0_10z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_6z[2]);
  assign celloutsig_0_16z = celloutsig_0_9z[3] | ~(celloutsig_0_12z);
  assign celloutsig_0_24z = celloutsig_0_22z | ~(celloutsig_0_14z);
  assign celloutsig_1_1z = in_data[160] | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(in_data[191]);
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_6z } + { in_data[154:137], celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_16z[4], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_4z } + { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_3z + celloutsig_0_3z;
  assign celloutsig_0_9z = in_data[21:12] + celloutsig_0_1z[30:21];
  assign celloutsig_0_11z = { celloutsig_0_9z[8:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } + { in_data[68:54], celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[29:27] + celloutsig_0_1z[30:28];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } >= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } >= in_data[121:119];
  assign celloutsig_1_14z = { in_data[173:164], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z } >= { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_15z } >= { celloutsig_1_16z[11:4], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z } >= { celloutsig_0_1z[25:17], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_15z = in_data[43:38] >= { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_11z[16:10], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z } >= { celloutsig_0_1z[30:17], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z } != { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z } != { in_data[157:153], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_1z } != { celloutsig_1_16z[12:0], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_1z[14:11] != { celloutsig_0_1z[4:2], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[7], celloutsig_0_2z, celloutsig_0_0z } != { celloutsig_0_3z[2:1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_1z[19:12], celloutsig_0_2z, celloutsig_0_6z } != { celloutsig_0_6z[4:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[49:47], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z } != celloutsig_0_1z[22:13];
  assign celloutsig_0_22z = { celloutsig_0_9z[7:1], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_13z } != { celloutsig_0_1z[24:14], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[168:165] != in_data[178:175];
  assign celloutsig_1_2z = in_data[126:123] != { in_data[191], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[187:175] != in_data[134:122];
  assign celloutsig_1_4z = { in_data[161:160], celloutsig_1_0z, celloutsig_1_0z } != { in_data[146:145], celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = { celloutsig_0_1z[31:30], celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 32'd0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[61:31], celloutsig_0_0z };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
