

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Mon Oct  3 15:59:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cordic
* Solution:       s_pipeline_func (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%full_alpha_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %full_alpha" [src/cordic.cpp:124]   --->   Operation 15 'read' 'full_alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.43ns)   --->   "%icmp_ln1494 = icmp_sgt  i17 %full_alpha_read, i17 25735"   --->   Operation 16 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.10ns)   --->   "%alpha_V = sub i17 51471, i17 %full_alpha_read"   --->   Operation 17 'sub' 'alpha_V' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.43ns)   --->   "%icmp_ln1495 = icmp_slt  i17 %full_alpha_read, i17 105337"   --->   Operation 18 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.10ns)   --->   "%alpha_V_1 = sub i17 79601, i17 %full_alpha_read"   --->   Operation 19 'sub' 'alpha_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node alpha_V_2)   --->   "%select_ln24 = select i1 %icmp_ln1495, i17 %alpha_V_1, i17 %full_alpha_read" [src/cordic.cpp:24]   --->   Operation 20 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.78ns) (out node of the LUT)   --->   "%alpha_V_2 = select i1 %icmp_ln1494, i17 %alpha_V, i17 %select_ln24"   --->   Operation 21 'select' 'alpha_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node flag_V)   --->   "%select_ln1494_1 = select i1 %icmp_ln1494, i2 2, i2 3"   --->   Operation 22 'select' 'select_ln1494_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node flag_V)   --->   "%or_ln1494 = or i1 %icmp_ln1494, i1 %icmp_ln1495"   --->   Operation 23 'or' 'or_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns) (out node of the LUT)   --->   "%flag_V = select i1 %or_ln1494, i2 %select_ln1494_1, i2 0"   --->   Operation 24 'select' 'flag_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %alpha_V_2, i32 16"   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %alpha_V_2, i32 16" [src/cordic.cpp:68]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%select_ln68 = select i1 %tmp_1, i17 12867, i17 118205" [src/cordic.cpp:68]   --->   Operation 27 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln68 = add i17 %alpha_V_2, i17 %select_ln68" [src/cordic.cpp:68]   --->   Operation 28 'add' 'add_ln68' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln68, i32 16"   --->   Operation 29 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln68, i32 16"   --->   Operation 30 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%switch_ln99 = switch i2 %flag_V, void, i2 2, void %_ZNK13ap_fixed_baseILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit36.i, i2 3, void %_ZNK13ap_fixed_baseILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i" [src/cordic.cpp:99]   --->   Operation 31 'switch' 'switch_ln99' <Predicate = true> <Delay = 1.13>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 32 [1/1] (0.75ns)   --->   "%select_ln1496_1 = select i1 %tmp_3, i17 15192, i17 0"   --->   Operation 32 'select' 'select_ln1496_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496 = add i17 %add_ln68, i17 123476"   --->   Operation 33 'add' 'add_ln1496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 34 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_1 = add i17 %add_ln1496, i17 %select_ln1496_1"   --->   Operation 34 'add' 'add_ln1496_1' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_1, i32 16"   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_1, i32 16"   --->   Operation 36 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.63>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%select_ln1496_4 = select i1 %tmp_5, i17 8026, i17 0"   --->   Operation 37 'select' 'select_ln1496_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_2 = add i17 %add_ln1496_1, i17 127059"   --->   Operation 38 'add' 'add_ln1496_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 39 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_3 = add i17 %add_ln1496_2, i17 %select_ln1496_4"   --->   Operation 39 'add' 'add_ln1496_3' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_3, i32 16"   --->   Operation 40 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_3, i32 16"   --->   Operation 41 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.63>
ST_4 : Operation 42 [1/1] (0.69ns)   --->   "%select_ln1496_7 = select i1 %tmp_8, i17 4074, i17 0"   --->   Operation 42 'select' 'select_ln1496_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_4 = add i17 %add_ln1496_3, i17 129035"   --->   Operation 43 'add' 'add_ln1496_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 44 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_5 = add i17 %add_ln1496_4, i17 %select_ln1496_7"   --->   Operation 44 'add' 'add_ln1496_5' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_5, i32 16"   --->   Operation 45 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_5, i32 16"   --->   Operation 46 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.62>
ST_5 : Operation 47 [1/1] (0.69ns)   --->   "%select_ln1496_10 = select i1 %tmp_10, i17 2044, i17 0"   --->   Operation 47 'select' 'select_ln1496_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_6 = add i17 %add_ln1496_5, i17 130050"   --->   Operation 48 'add' 'add_ln1496_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 49 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_7 = add i17 %add_ln1496_6, i17 %select_ln1496_10"   --->   Operation 49 'add' 'add_ln1496_7' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_7, i32 16"   --->   Operation 50 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_7, i32 16"   --->   Operation 51 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.62>
ST_6 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln1496_13 = select i1 %tmp_12, i17 1022, i17 0"   --->   Operation 52 'select' 'select_ln1496_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_8 = add i17 %add_ln1496_7, i17 130561"   --->   Operation 53 'add' 'add_ln1496_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 54 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_9 = add i17 %add_ln1496_8, i17 %select_ln1496_13"   --->   Operation 54 'add' 'add_ln1496_9' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_9, i32 16"   --->   Operation 55 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_9, i32 16"   --->   Operation 56 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.61>
ST_7 : Operation 57 [1/1] (0.68ns)   --->   "%select_ln1496_16 = select i1 %tmp_14, i17 510, i17 0"   --->   Operation 57 'select' 'select_ln1496_16' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_10 = add i17 %add_ln1496_9, i17 130817"   --->   Operation 58 'add' 'add_ln1496_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 59 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_11 = add i17 %add_ln1496_10, i17 %select_ln1496_16"   --->   Operation 59 'add' 'add_ln1496_11' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_11, i32 16"   --->   Operation 60 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_11, i32 16"   --->   Operation 61 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln1333)   --->   "%select_ln703 = select i1 %tmp, i14 14924, i14 4975"   --->   Operation 62 'select' 'select_ln703' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln1496)   --->   "%select_ln703_1 = select i1 %tmp, i15 27793, i15 14923"   --->   Operation 63 'select' 'select_ln703_1' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln1333)   --->   "%select_ln703_2 = select i1 %tmp, i14 4974, i14 14923"   --->   Operation 64 'select' 'select_ln703_2' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln1496)   --->   "%select_ln703_3 = select i1 %tmp, i15 17845, i15 4975"   --->   Operation 65 'select' 'select_ln703_3' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln1333 = select i1 %tmp_2, i14 %select_ln703_2, i14 %select_ln703"   --->   Operation 66 'select' 'select_ln1333' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i14 %select_ln1333"   --->   Operation 67 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln1496 = select i1 %tmp_2, i15 %select_ln703_3, i15 %select_ln703_1"   --->   Operation 68 'select' 'select_ln1496' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1496 = sext i15 %select_ln1496"   --->   Operation 69 'sext' 'sext_ln1496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %select_ln1496, i32 2, i32 14"   --->   Operation 70 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1333 = sext i13 %trunc_ln2"   --->   Operation 71 'sext' 'sext_ln1333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln1333_1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %select_ln1333, i32 2, i32 13"   --->   Operation 72 'partselect' 'lshr_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1333 = zext i12 %lshr_ln1333_1"   --->   Operation 73 'zext' 'zext_ln1333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.81ns)   --->   "%sub_ln703_4 = sub i15 %zext_ln1496, i15 %sext_ln1333"   --->   Operation 74 'sub' 'sub_ln703_4' <Predicate = (!tmp_4)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.94ns)   --->   "%add_ln703 = add i16 %sext_ln1496, i16 %zext_ln1333"   --->   Operation 75 'add' 'add_ln703' <Predicate = (!tmp_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (1.81ns)   --->   "%add_ln703_1 = add i15 %zext_ln1496, i15 %sext_ln1333"   --->   Operation 76 'add' 'add_ln703_1' <Predicate = (tmp_4)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.94ns)   --->   "%sub_ln703_5 = sub i16 %sext_ln1496, i16 %zext_ln1333"   --->   Operation 77 'sub' 'sub_ln703_5' <Predicate = (tmp_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.75ns)   --->   "%select_ln1496_2 = select i1 %tmp_4, i15 %add_ln703_1, i15 %sub_ln703_4"   --->   Operation 78 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1496_1 = zext i15 %select_ln1496_2"   --->   Operation 79 'zext' 'zext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.80ns)   --->   "%select_ln1496_3 = select i1 %tmp_4, i16 %sub_ln703_5, i16 %add_ln703"   --->   Operation 80 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1333_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln1496_3, i32 3, i32 15"   --->   Operation 81 'partselect' 'trunc_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1333_1 = sext i13 %trunc_ln1333_1"   --->   Operation 82 'sext' 'sext_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %select_ln1496_2, i32 3, i32 14"   --->   Operation 83 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1333_1 = zext i12 %tmp_7"   --->   Operation 84 'zext' 'zext_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.94ns)   --->   "%sub_ln703_6 = sub i16 %zext_ln1496_1, i16 %sext_ln1333_1"   --->   Operation 85 'sub' 'sub_ln703_6' <Predicate = (!tmp_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (2.07ns)   --->   "%add_ln703_2 = add i16 %select_ln1496_3, i16 %zext_ln1333_1"   --->   Operation 86 'add' 'add_ln703_2' <Predicate = (!tmp_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.94ns)   --->   "%add_ln703_3 = add i16 %zext_ln1496_1, i16 %sext_ln1333_1"   --->   Operation 87 'add' 'add_ln703_3' <Predicate = (tmp_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln703_7 = sub i16 %select_ln1496_3, i16 %zext_ln1333_1"   --->   Operation 88 'sub' 'sub_ln703_7' <Predicate = (tmp_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%select_ln1496_5 = select i1 %tmp_6, i16 %add_ln703_3, i16 %sub_ln703_6"   --->   Operation 89 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.80ns)   --->   "%select_ln1496_6 = select i1 %tmp_6, i16 %sub_ln703_7, i16 %add_ln703_2"   --->   Operation 90 'select' 'select_ln1496_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1333_3 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %select_ln1496_6, i32 4, i32 15"   --->   Operation 91 'partselect' 'trunc_ln1333_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1333_4 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %select_ln1496_5, i32 4, i32 15"   --->   Operation 92 'partselect' 'trunc_ln1333_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.96ns)   --->   "%select_ln1496_19 = select i1 %tmp_16, i17 254, i17 0"   --->   Operation 93 'select' 'select_ln1496_19' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_12 = add i17 %add_ln1496_11, i17 130945"   --->   Operation 94 'add' 'add_ln1496_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 95 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_13 = add i17 %add_ln1496_12, i17 %select_ln1496_19"   --->   Operation 95 'add' 'add_ln1496_13' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_13, i32 16"   --->   Operation 96 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_13, i32 16"   --->   Operation 97 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.76>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1333_2 = sext i12 %trunc_ln1333_3"   --->   Operation 98 'sext' 'sext_ln1333_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1333_3 = sext i12 %trunc_ln1333_4"   --->   Operation 99 'sext' 'sext_ln1333_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.07ns)   --->   "%sub_ln703_8 = sub i16 %select_ln1496_5, i16 %sext_ln1333_2"   --->   Operation 100 'sub' 'sub_ln703_8' <Predicate = (!tmp_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (2.07ns)   --->   "%add_ln703_4 = add i16 %select_ln1496_6, i16 %sext_ln1333_3"   --->   Operation 101 'add' 'add_ln703_4' <Predicate = (!tmp_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln703_11 = add i16 %select_ln1496_5, i16 %sext_ln1333_2"   --->   Operation 102 'add' 'add_ln703_11' <Predicate = (tmp_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (2.07ns)   --->   "%sub_ln703_9 = sub i16 %select_ln1496_6, i16 %sext_ln1333_3"   --->   Operation 103 'sub' 'sub_ln703_9' <Predicate = (tmp_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.80ns)   --->   "%select_ln1496_8 = select i1 %tmp_9, i16 %add_ln703_11, i16 %sub_ln703_8"   --->   Operation 104 'select' 'select_ln1496_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.80ns)   --->   "%select_ln1496_9 = select i1 %tmp_9, i16 %sub_ln703_9, i16 %add_ln703_4"   --->   Operation 105 'select' 'select_ln1496_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1333_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %select_ln1496_9, i32 5, i32 15"   --->   Operation 106 'partselect' 'trunc_ln1333_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1333_4 = sext i11 %trunc_ln1333_5"   --->   Operation 107 'sext' 'sext_ln1333_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1333_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %select_ln1496_8, i32 5, i32 15"   --->   Operation 108 'partselect' 'trunc_ln1333_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1333_5 = sext i11 %trunc_ln1333_6"   --->   Operation 109 'sext' 'sext_ln1333_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (2.07ns)   --->   "%sub_ln703_10 = sub i16 %select_ln1496_8, i16 %sext_ln1333_4"   --->   Operation 110 'sub' 'sub_ln703_10' <Predicate = (!tmp_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (2.07ns)   --->   "%add_ln703_5 = add i16 %select_ln1496_9, i16 %sext_ln1333_5"   --->   Operation 111 'add' 'add_ln703_5' <Predicate = (!tmp_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (2.07ns)   --->   "%add_ln703_15 = add i16 %select_ln1496_8, i16 %sext_ln1333_4"   --->   Operation 112 'add' 'add_ln703_15' <Predicate = (tmp_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (2.07ns)   --->   "%sub_ln703_11 = sub i16 %select_ln1496_9, i16 %sext_ln1333_5"   --->   Operation 113 'sub' 'sub_ln703_11' <Predicate = (tmp_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.80ns)   --->   "%select_ln1496_11 = select i1 %tmp_11, i16 %add_ln703_15, i16 %sub_ln703_10"   --->   Operation 114 'select' 'select_ln1496_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.80ns)   --->   "%select_ln1496_12 = select i1 %tmp_11, i16 %sub_ln703_11, i16 %add_ln703_5"   --->   Operation 115 'select' 'select_ln1496_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1333_7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln1496_12, i32 6, i32 15"   --->   Operation 116 'partselect' 'trunc_ln1333_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1333_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln1496_11, i32 6, i32 15"   --->   Operation 117 'partselect' 'trunc_ln1333_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.24ns)   --->   "%select_ln1496_22 = select i1 %tmp_18, i17 126, i17 0"   --->   Operation 118 'select' 'select_ln1496_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_14 = add i17 %add_ln1496_13, i17 131009"   --->   Operation 119 'add' 'add_ln1496_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 120 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_15 = add i17 %add_ln1496_14, i17 %select_ln1496_22"   --->   Operation 120 'add' 'add_ln1496_15' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_15, i32 16"   --->   Operation 121 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_15, i32 16"   --->   Operation 122 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.76>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1333_6 = sext i10 %trunc_ln1333_7"   --->   Operation 123 'sext' 'sext_ln1333_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1333_7 = sext i10 %trunc_ln1333_8"   --->   Operation 124 'sext' 'sext_ln1333_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (2.07ns)   --->   "%sub_ln703_12 = sub i16 %select_ln1496_11, i16 %sext_ln1333_6"   --->   Operation 125 'sub' 'sub_ln703_12' <Predicate = (!tmp_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (2.07ns)   --->   "%add_ln703_6 = add i16 %select_ln1496_12, i16 %sext_ln1333_7"   --->   Operation 126 'add' 'add_ln703_6' <Predicate = (!tmp_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (2.07ns)   --->   "%add_ln703_16 = add i16 %select_ln1496_11, i16 %sext_ln1333_6"   --->   Operation 127 'add' 'add_ln703_16' <Predicate = (tmp_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (2.07ns)   --->   "%sub_ln703_13 = sub i16 %select_ln1496_12, i16 %sext_ln1333_7"   --->   Operation 128 'sub' 'sub_ln703_13' <Predicate = (tmp_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.80ns)   --->   "%select_ln1496_14 = select i1 %tmp_13, i16 %add_ln703_16, i16 %sub_ln703_12"   --->   Operation 129 'select' 'select_ln1496_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.80ns)   --->   "%select_ln1496_15 = select i1 %tmp_13, i16 %sub_ln703_13, i16 %add_ln703_6"   --->   Operation 130 'select' 'select_ln1496_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1333_9 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %select_ln1496_15, i32 7, i32 15"   --->   Operation 131 'partselect' 'trunc_ln1333_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1333_8 = sext i9 %trunc_ln1333_9"   --->   Operation 132 'sext' 'sext_ln1333_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1333_s = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %select_ln1496_14, i32 7, i32 15"   --->   Operation 133 'partselect' 'trunc_ln1333_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1333_9 = sext i9 %trunc_ln1333_s"   --->   Operation 134 'sext' 'sext_ln1333_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln703_14 = sub i16 %select_ln1496_14, i16 %sext_ln1333_8"   --->   Operation 135 'sub' 'sub_ln703_14' <Predicate = (!tmp_15)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (2.07ns)   --->   "%add_ln703_7 = add i16 %select_ln1496_15, i16 %sext_ln1333_9"   --->   Operation 136 'add' 'add_ln703_7' <Predicate = (!tmp_15)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (2.07ns)   --->   "%add_ln703_17 = add i16 %select_ln1496_14, i16 %sext_ln1333_8"   --->   Operation 137 'add' 'add_ln703_17' <Predicate = (tmp_15)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (2.07ns)   --->   "%sub_ln703_15 = sub i16 %select_ln1496_15, i16 %sext_ln1333_9"   --->   Operation 138 'sub' 'sub_ln703_15' <Predicate = (tmp_15)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.80ns)   --->   "%select_ln1496_17 = select i1 %tmp_15, i16 %add_ln703_17, i16 %sub_ln703_14"   --->   Operation 139 'select' 'select_ln1496_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.80ns)   --->   "%select_ln1496_18 = select i1 %tmp_15, i16 %sub_ln703_15, i16 %add_ln703_7"   --->   Operation 140 'select' 'select_ln1496_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1333_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln1496_18, i32 8, i32 15"   --->   Operation 141 'partselect' 'trunc_ln1333_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1333_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %select_ln1496_17, i32 8, i32 15"   --->   Operation 142 'partselect' 'trunc_ln1333_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.99ns)   --->   "%select_ln1496_25 = select i1 %tmp_20, i17 62, i17 0"   --->   Operation 143 'select' 'select_ln1496_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_16 = add i17 %add_ln1496_15, i17 131041"   --->   Operation 144 'add' 'add_ln1496_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 145 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_17 = add i17 %add_ln1496_16, i17 %select_ln1496_25"   --->   Operation 145 'add' 'add_ln1496_17' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_17, i32 16"   --->   Operation 146 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_17, i32 16"   --->   Operation 147 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.76>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1333_10 = sext i8 %trunc_ln1333_2"   --->   Operation 148 'sext' 'sext_ln1333_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1333_11 = sext i8 %trunc_ln1333_10"   --->   Operation 149 'sext' 'sext_ln1333_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (2.07ns)   --->   "%sub_ln703_16 = sub i16 %select_ln1496_17, i16 %sext_ln1333_10"   --->   Operation 150 'sub' 'sub_ln703_16' <Predicate = (!tmp_17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.07ns)   --->   "%add_ln703_8 = add i16 %select_ln1496_18, i16 %sext_ln1333_11"   --->   Operation 151 'add' 'add_ln703_8' <Predicate = (!tmp_17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.07ns)   --->   "%add_ln703_18 = add i16 %select_ln1496_17, i16 %sext_ln1333_10"   --->   Operation 152 'add' 'add_ln703_18' <Predicate = (tmp_17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (2.07ns)   --->   "%sub_ln703_17 = sub i16 %select_ln1496_18, i16 %sext_ln1333_11"   --->   Operation 153 'sub' 'sub_ln703_17' <Predicate = (tmp_17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.80ns)   --->   "%select_ln1496_20 = select i1 %tmp_17, i16 %add_ln703_18, i16 %sub_ln703_16"   --->   Operation 154 'select' 'select_ln1496_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.80ns)   --->   "%select_ln1496_21 = select i1 %tmp_17, i16 %sub_ln703_17, i16 %add_ln703_8"   --->   Operation 155 'select' 'select_ln1496_21' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1333_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %select_ln1496_21, i32 9, i32 15"   --->   Operation 156 'partselect' 'trunc_ln1333_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1333_12 = sext i7 %trunc_ln1333_11"   --->   Operation 157 'sext' 'sext_ln1333_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln1333_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %select_ln1496_20, i32 9, i32 15"   --->   Operation 158 'partselect' 'trunc_ln1333_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1333_13 = sext i7 %trunc_ln1333_12"   --->   Operation 159 'sext' 'sext_ln1333_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (2.07ns)   --->   "%sub_ln703_18 = sub i16 %select_ln1496_20, i16 %sext_ln1333_12"   --->   Operation 160 'sub' 'sub_ln703_18' <Predicate = (!tmp_19)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (2.07ns)   --->   "%add_ln703_9 = add i16 %select_ln1496_21, i16 %sext_ln1333_13"   --->   Operation 161 'add' 'add_ln703_9' <Predicate = (!tmp_19)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (2.07ns)   --->   "%add_ln703_19 = add i16 %select_ln1496_20, i16 %sext_ln1333_12"   --->   Operation 162 'add' 'add_ln703_19' <Predicate = (tmp_19)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (2.07ns)   --->   "%sub_ln703_19 = sub i16 %select_ln1496_21, i16 %sext_ln1333_13"   --->   Operation 163 'sub' 'sub_ln703_19' <Predicate = (tmp_19)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.80ns)   --->   "%select_ln1496_23 = select i1 %tmp_19, i16 %add_ln703_19, i16 %sub_ln703_18"   --->   Operation 164 'select' 'select_ln1496_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.80ns)   --->   "%select_ln1496_24 = select i1 %tmp_19, i16 %sub_ln703_19, i16 %add_ln703_9"   --->   Operation 165 'select' 'select_ln1496_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1333_13 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %select_ln1496_24, i32 10, i32 15"   --->   Operation 166 'partselect' 'trunc_ln1333_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln1333_14 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %select_ln1496_23, i32 10, i32 15"   --->   Operation 167 'partselect' 'trunc_ln1333_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.18ns)   --->   "%select_ln1496_28 = select i1 %tmp_22, i17 30, i17 0"   --->   Operation 168 'select' 'select_ln1496_28' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_18 = add i17 %add_ln1496_17, i17 131057"   --->   Operation 169 'add' 'add_ln1496_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 170 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_19 = add i17 %add_ln1496_18, i17 %select_ln1496_28"   --->   Operation 170 'add' 'add_ln1496_19' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_19, i32 16"   --->   Operation 171 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_19, i32 16"   --->   Operation 172 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.76>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1333_14 = sext i6 %trunc_ln1333_13"   --->   Operation 173 'sext' 'sext_ln1333_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1333_15 = sext i6 %trunc_ln1333_14"   --->   Operation 174 'sext' 'sext_ln1333_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.07ns)   --->   "%sub_ln703_20 = sub i16 %select_ln1496_23, i16 %sext_ln1333_14"   --->   Operation 175 'sub' 'sub_ln703_20' <Predicate = (!tmp_21)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (2.07ns)   --->   "%add_ln703_10 = add i16 %select_ln1496_24, i16 %sext_ln1333_15"   --->   Operation 176 'add' 'add_ln703_10' <Predicate = (!tmp_21)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (2.07ns)   --->   "%add_ln703_20 = add i16 %select_ln1496_23, i16 %sext_ln1333_14"   --->   Operation 177 'add' 'add_ln703_20' <Predicate = (tmp_21)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (2.07ns)   --->   "%sub_ln703_21 = sub i16 %select_ln1496_24, i16 %sext_ln1333_15"   --->   Operation 178 'sub' 'sub_ln703_21' <Predicate = (tmp_21)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.80ns)   --->   "%select_ln1496_26 = select i1 %tmp_21, i16 %add_ln703_20, i16 %sub_ln703_20"   --->   Operation 179 'select' 'select_ln1496_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.80ns)   --->   "%select_ln1496_27 = select i1 %tmp_21, i16 %sub_ln703_21, i16 %add_ln703_10"   --->   Operation 180 'select' 'select_ln1496_27' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln1333_15 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %select_ln1496_27, i32 11, i32 15"   --->   Operation 181 'partselect' 'trunc_ln1333_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1333_16 = sext i5 %trunc_ln1333_15"   --->   Operation 182 'sext' 'sext_ln1333_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln1333_16 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %select_ln1496_26, i32 11, i32 15"   --->   Operation 183 'partselect' 'trunc_ln1333_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1333_17 = sext i5 %trunc_ln1333_16"   --->   Operation 184 'sext' 'sext_ln1333_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (2.07ns)   --->   "%sub_ln703_22 = sub i16 %select_ln1496_26, i16 %sext_ln1333_16"   --->   Operation 185 'sub' 'sub_ln703_22' <Predicate = (!tmp_23)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (2.07ns)   --->   "%add_ln703_21 = add i16 %select_ln1496_27, i16 %sext_ln1333_17"   --->   Operation 186 'add' 'add_ln703_21' <Predicate = (!tmp_23)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (2.07ns)   --->   "%add_ln703_22 = add i16 %select_ln1496_26, i16 %sext_ln1333_16"   --->   Operation 187 'add' 'add_ln703_22' <Predicate = (tmp_23)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (2.07ns)   --->   "%sub_ln703_23 = sub i16 %select_ln1496_27, i16 %sext_ln1333_17"   --->   Operation 188 'sub' 'sub_ln703_23' <Predicate = (tmp_23)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.80ns)   --->   "%select_ln1496_29 = select i1 %tmp_23, i16 %add_ln703_22, i16 %sub_ln703_22"   --->   Operation 189 'select' 'select_ln1496_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.80ns)   --->   "%select_ln1496_30 = select i1 %tmp_23, i16 %sub_ln703_23, i16 %add_ln703_21"   --->   Operation 190 'select' 'select_ln1496_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (1.18ns)   --->   "%select_ln1496_31 = select i1 %tmp_24, i17 16, i17 0"   --->   Operation 191 'select' 'select_ln1496_31' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_20 = add i17 %add_ln1496_19, i17 131064"   --->   Operation 192 'add' 'add_ln1496_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 193 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_21 = add i17 %add_ln1496_20, i17 %select_ln1496_31"   --->   Operation 193 'add' 'add_ln1496_21' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_21, i32 16"   --->   Operation 194 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln1333_17 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %select_ln1496_30, i32 12, i32 15"   --->   Operation 195 'partselect' 'trunc_ln1333_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1333_18 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %select_ln1496_29, i32 12, i32 15"   --->   Operation 196 'partselect' 'trunc_ln1333_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_21, i32 16"   --->   Operation 197 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.98>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1333_18 = sext i4 %trunc_ln1333_17"   --->   Operation 198 'sext' 'sext_ln1333_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1333_19 = sext i4 %trunc_ln1333_18"   --->   Operation 199 'sext' 'sext_ln1333_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (2.07ns)   --->   "%sub_ln703_24 = sub i16 %select_ln1496_29, i16 %sext_ln1333_18"   --->   Operation 200 'sub' 'sub_ln703_24' <Predicate = (!tmp_25)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (2.07ns)   --->   "%add_ln703_12 = add i16 %select_ln1496_30, i16 %sext_ln1333_19"   --->   Operation 201 'add' 'add_ln703_12' <Predicate = (!tmp_25)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (2.07ns)   --->   "%add_ln703_23 = add i16 %select_ln1496_29, i16 %sext_ln1333_18"   --->   Operation 202 'add' 'add_ln703_23' <Predicate = (tmp_25)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (2.07ns)   --->   "%sub_ln703_25 = sub i16 %select_ln1496_30, i16 %sext_ln1333_19"   --->   Operation 203 'sub' 'sub_ln703_25' <Predicate = (tmp_25)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.80ns)   --->   "%select_ln1496_32 = select i1 %tmp_25, i16 %add_ln703_23, i16 %sub_ln703_24"   --->   Operation 204 'select' 'select_ln1496_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.80ns)   --->   "%select_ln1496_33 = select i1 %tmp_25, i16 %sub_ln703_25, i16 %add_ln703_12"   --->   Operation 205 'select' 'select_ln1496_33' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (1.02ns)   --->   "%select_ln1496_34 = select i1 %tmp_26, i17 6, i17 0"   --->   Operation 206 'select' 'select_ln1496_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_22 = add i17 %add_ln1496_21, i17 131069"   --->   Operation 207 'add' 'add_ln1496_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 208 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_23 = add i17 %add_ln1496_22, i17 %select_ln1496_34"   --->   Operation 208 'add' 'add_ln1496_23' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_23, i32 16"   --->   Operation 209 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln1333_19 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %select_ln1496_33, i32 13, i32 15"   --->   Operation 210 'partselect' 'trunc_ln1333_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1333_20 = sext i3 %trunc_ln1333_19"   --->   Operation 211 'sext' 'sext_ln1333_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln1333_20 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %select_ln1496_32, i32 13, i32 15"   --->   Operation 212 'partselect' 'trunc_ln1333_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1333_21 = sext i3 %trunc_ln1333_20"   --->   Operation 213 'sext' 'sext_ln1333_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (2.07ns)   --->   "%sub_ln703_26 = sub i16 %select_ln1496_32, i16 %sext_ln1333_20"   --->   Operation 214 'sub' 'sub_ln703_26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (2.07ns)   --->   "%add_ln703_13 = add i16 %select_ln1496_33, i16 %sext_ln1333_21"   --->   Operation 215 'add' 'add_ln703_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (2.07ns)   --->   "%add_ln703_24 = add i16 %select_ln1496_32, i16 %sext_ln1333_20"   --->   Operation 216 'add' 'add_ln703_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (2.07ns)   --->   "%sub_ln703_27 = sub i16 %select_ln1496_33, i16 %sext_ln1333_21"   --->   Operation 217 'sub' 'sub_ln703_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.80ns)   --->   "%select_ln1496_35 = select i1 %tmp_27, i16 %add_ln703_24, i16 %sub_ln703_26"   --->   Operation 218 'select' 'select_ln1496_35' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.80ns)   --->   "%select_ln1496_36 = select i1 %tmp_27, i16 %sub_ln703_27, i16 %add_ln703_13"   --->   Operation 219 'select' 'select_ln1496_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_23, i32 16"   --->   Operation 220 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (1.02ns)   --->   "%select_ln1496_37 = select i1 %tmp_28, i17 4, i17 0"   --->   Operation 221 'select' 'select_ln1496_37' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln1333_21 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %select_ln1496_36, i32 14, i32 15"   --->   Operation 222 'partselect' 'trunc_ln1333_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1333_22 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %select_ln1496_35, i32 14, i32 15"   --->   Operation 223 'partselect' 'trunc_ln1333_22' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.81>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 225 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i17 %full_alpha"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %full_alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sin_out"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sin_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %cos_out"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cos_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_24 = add i17 %add_ln1496_23, i17 131070"   --->   Operation 232 'add' 'add_ln1496_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 233 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1496_25 = add i17 %add_ln1496_24, i17 %select_ln1496_37"   --->   Operation 233 'add' 'add_ln1496_25' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1496_25, i32 16"   --->   Operation 234 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1333_22 = sext i2 %trunc_ln1333_21"   --->   Operation 235 'sext' 'sext_ln1333_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1333_23 = sext i2 %trunc_ln1333_22"   --->   Operation 236 'sext' 'sext_ln1333_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (2.07ns)   --->   "%sub_ln703_28 = sub i16 %select_ln1496_35, i16 %sext_ln1333_22"   --->   Operation 237 'sub' 'sub_ln703_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (2.07ns)   --->   "%add_ln703_14 = add i16 %select_ln1496_36, i16 %sext_ln1333_23"   --->   Operation 238 'add' 'add_ln703_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (2.07ns)   --->   "%add_ln703_25 = add i16 %select_ln1496_35, i16 %sext_ln1333_22"   --->   Operation 239 'add' 'add_ln703_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (2.07ns)   --->   "%sub_ln703_29 = sub i16 %select_ln1496_36, i16 %sext_ln1333_23"   --->   Operation 240 'sub' 'sub_ln703_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.80ns)   --->   "%mysin_V = select i1 %tmp_29, i16 %sub_ln703_29, i16 %add_ln703_14"   --->   Operation 241 'select' 'mysin_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.80ns)   --->   "%mycos_V = select i1 %tmp_29, i16 %add_ln703_25, i16 %sub_ln703_28"   --->   Operation 242 'select' 'mycos_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sin_out, i16 %mysin_V" [src/cordic.cpp:110]   --->   Operation 243 'write' 'write_ln110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (2.07ns)   --->   "%sub_ln703_1 = sub i16 0, i16 %mycos_V"   --->   Operation 244 'sub' 'sub_ln703_1' <Predicate = (flag_V == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cos_out, i16 %sub_ln703_1" [src/cordic.cpp:107]   --->   Operation 245 'write' 'write_ln107' <Predicate = (flag_V == 3)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln108 = br void %_Z11post_cordic8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_7ap_uintILi2EERS2_S5_.exit" [src/cordic.cpp:108]   --->   Operation 246 'br' 'br_ln108' <Predicate = (flag_V == 3)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 0, i16 %mycos_V"   --->   Operation 247 'sub' 'sub_ln703' <Predicate = (flag_V == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cos_out, i16 %sub_ln703" [src/cordic.cpp:103]   --->   Operation 248 'write' 'write_ln103' <Predicate = (flag_V == 2)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln104 = br void %_Z11post_cordic8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_7ap_uintILi2EERS2_S5_.exit" [src/cordic.cpp:104]   --->   Operation 249 'br' 'br_ln104' <Predicate = (flag_V == 2)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cos_out, i16 %mycos_V" [src/cordic.cpp:111]   --->   Operation 250 'write' 'write_ln111' <Predicate = (flag_V != 2 & flag_V != 3)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_Z11post_cordic8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_7ap_uintILi2EERS2_S5_.exit" [src/cordic.cpp:112]   --->   Operation 251 'br' 'br_ln112' <Predicate = (flag_V != 2 & flag_V != 3)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [src/cordic.cpp:135]   --->   Operation 252 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.32ns
The critical path consists of the following:
	wire read on port 'full_alpha' (src/cordic.cpp:124) [12]  (0 ns)
	'icmp' operation ('icmp_ln1494') [13]  (2.43 ns)
	'select' operation ('alpha.V') [18]  (0.781 ns)
	'add' operation ('add_ln68', src/cordic.cpp:68) [25]  (2.11 ns)

 <State 2>: 4.69ns
The critical path consists of the following:
	'select' operation ('select_ln1496_1') [36]  (0.754 ns)
	'add' operation ('add_ln1496_1') [38]  (3.93 ns)

 <State 3>: 4.63ns
The critical path consists of the following:
	'select' operation ('select_ln1496_4') [52]  (0.702 ns)
	'add' operation ('add_ln1496_3') [54]  (3.93 ns)

 <State 4>: 4.63ns
The critical path consists of the following:
	'select' operation ('select_ln1496_7') [67]  (0.7 ns)
	'add' operation ('add_ln1496_5') [69]  (3.93 ns)

 <State 5>: 4.63ns
The critical path consists of the following:
	'select' operation ('select_ln1496_10') [82]  (0.697 ns)
	'add' operation ('add_ln1496_7') [84]  (3.93 ns)

 <State 6>: 4.62ns
The critical path consists of the following:
	'select' operation ('select_ln1496_13') [97]  (0.692 ns)
	'add' operation ('add_ln1496_9') [99]  (3.93 ns)

 <State 7>: 4.62ns
The critical path consists of the following:
	'select' operation ('select_ln1496_16') [112]  (0.687 ns)
	'add' operation ('add_ln1496_11') [114]  (3.93 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'select' operation ('select_ln703_1') [28]  (0 ns)
	'select' operation ('select_ln1496') [33]  (0.754 ns)
	'add' operation ('add_ln703') [45]  (1.94 ns)
	'select' operation ('select_ln1496_3') [50]  (0.805 ns)
	'sub' operation ('sub_ln703_7') [63]  (2.08 ns)
	'select' operation ('select_ln1496_6') [65]  (0.805 ns)

 <State 9>: 5.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_8') [75]  (2.08 ns)
	'select' operation ('select_ln1496_8') [79]  (0.805 ns)
	'sub' operation ('sub_ln703_10') [90]  (2.08 ns)
	'select' operation ('select_ln1496_11') [94]  (0.805 ns)

 <State 10>: 5.76ns
The critical path consists of the following:
	'add' operation ('add_ln703_16') [107]  (2.08 ns)
	'select' operation ('select_ln1496_14') [109]  (0.805 ns)
	'add' operation ('add_ln703_17') [122]  (2.08 ns)
	'select' operation ('select_ln1496_17') [124]  (0.805 ns)

 <State 11>: 5.76ns
The critical path consists of the following:
	'add' operation ('add_ln703_18') [137]  (2.08 ns)
	'select' operation ('select_ln1496_20') [139]  (0.805 ns)
	'sub' operation ('sub_ln703_18') [150]  (2.08 ns)
	'select' operation ('select_ln1496_23') [154]  (0.805 ns)

 <State 12>: 5.76ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_20') [165]  (2.08 ns)
	'select' operation ('select_ln1496_26') [169]  (0.805 ns)
	'sub' operation ('sub_ln703_22') [180]  (2.08 ns)
	'select' operation ('select_ln1496_29') [184]  (0.805 ns)

 <State 13>: 5.98ns
The critical path consists of the following:
	'select' operation ('select_ln1496_34') [202]  (1.02 ns)
	'add' operation ('add_ln1496_23') [204]  (3.93 ns)
	'select' operation ('select_ln1496_37') [217]  (1.02 ns)

 <State 14>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln1496_24') [218]  (0 ns)
	'add' operation ('add_ln1496_25') [219]  (3.93 ns)
	'select' operation ('mycos.V') [230]  (0.805 ns)
	'sub' operation ('sub_ln703_1') [234]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
