// Seed: 862620433
module module_0;
  wire id_2;
endmodule
module module_1;
  assign id_1 = id_1 - 1;
  wire id_2, id_3;
  wor id_4 = 1;
  module_0();
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6
    , id_18,
    input tri0 id_7,
    input wor id_8,
    output wor id_9,
    output supply0 id_10,
    input wand id_11,
    input wand id_12,
    output tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input tri1 id_16
);
  assign id_0 = id_18[1];
  wire id_19;
  assign id_4 = id_6 - 1;
  module_0();
  wire id_20, id_21;
  wire id_22;
endmodule
