#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SW1__0__MASK 0x01u
#define SW1__0__PC CYREG_PRT0_PC0
#define SW1__0__PORT 0u
#define SW1__0__SHIFT 0
#define SW1__AG CYREG_PRT0_AG
#define SW1__AMUX CYREG_PRT0_AMUX
#define SW1__BIE CYREG_PRT0_BIE
#define SW1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW1__BYP CYREG_PRT0_BYP
#define SW1__CTL CYREG_PRT0_CTL
#define SW1__DM0 CYREG_PRT0_DM0
#define SW1__DM1 CYREG_PRT0_DM1
#define SW1__DM2 CYREG_PRT0_DM2
#define SW1__DR CYREG_PRT0_DR
#define SW1__INP_DIS CYREG_PRT0_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT0_LCD_EN
#define SW1__MASK 0x01u
#define SW1__PORT 0u
#define SW1__PRT CYREG_PRT0_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW1__PS CYREG_PRT0_PS
#define SW1__SHIFT 0
#define SW1__SLW CYREG_PRT0_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SW2__0__MASK 0x02u
#define SW2__0__PC CYREG_PRT0_PC1
#define SW2__0__PORT 0u
#define SW2__0__SHIFT 1
#define SW2__AG CYREG_PRT0_AG
#define SW2__AMUX CYREG_PRT0_AMUX
#define SW2__BIE CYREG_PRT0_BIE
#define SW2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW2__BYP CYREG_PRT0_BYP
#define SW2__CTL CYREG_PRT0_CTL
#define SW2__DM0 CYREG_PRT0_DM0
#define SW2__DM1 CYREG_PRT0_DM1
#define SW2__DM2 CYREG_PRT0_DM2
#define SW2__DR CYREG_PRT0_DR
#define SW2__INP_DIS CYREG_PRT0_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW2__LCD_EN CYREG_PRT0_LCD_EN
#define SW2__MASK 0x02u
#define SW2__PORT 0u
#define SW2__PRT CYREG_PRT0_PRT
#define SW2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW2__PS CYREG_PRT0_PS
#define SW2__SHIFT 1
#define SW2__SLW CYREG_PRT0_SLW

/* USB_arb_int */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_bus_reset */
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_Dm */
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7
#define USB_Dm__SLW CYREG_PRT15_SLW

/* USB_Dp */
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USB_dp_int */
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_0 */
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_1 */
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x20u
#define USB_ep_1__INTC_NUMBER 5u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_2 */
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x40u
#define USB_ep_2__INTC_NUMBER 6u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_sof_int */
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 7u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_USB */
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* LED_InA */
#define LED_InA__0__INTTYPE CYREG_PICU1_INTTYPE4
#define LED_InA__0__MASK 0x10u
#define LED_InA__0__PC CYREG_PRT1_PC4
#define LED_InA__0__PORT 1u
#define LED_InA__0__SHIFT 4
#define LED_InA__AG CYREG_PRT1_AG
#define LED_InA__AMUX CYREG_PRT1_AMUX
#define LED_InA__BIE CYREG_PRT1_BIE
#define LED_InA__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_InA__BYP CYREG_PRT1_BYP
#define LED_InA__CTL CYREG_PRT1_CTL
#define LED_InA__DM0 CYREG_PRT1_DM0
#define LED_InA__DM1 CYREG_PRT1_DM1
#define LED_InA__DM2 CYREG_PRT1_DM2
#define LED_InA__DR CYREG_PRT1_DR
#define LED_InA__INP_DIS CYREG_PRT1_INP_DIS
#define LED_InA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_InA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_InA__LCD_EN CYREG_PRT1_LCD_EN
#define LED_InA__MASK 0x10u
#define LED_InA__PORT 1u
#define LED_InA__PRT CYREG_PRT1_PRT
#define LED_InA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_InA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_InA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_InA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_InA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_InA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_InA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_InA__PS CYREG_PRT1_PS
#define LED_InA__SHIFT 4
#define LED_InA__SLW CYREG_PRT1_SLW

/* LED_InB */
#define LED_InB__0__INTTYPE CYREG_PICU1_INTTYPE6
#define LED_InB__0__MASK 0x40u
#define LED_InB__0__PC CYREG_PRT1_PC6
#define LED_InB__0__PORT 1u
#define LED_InB__0__SHIFT 6
#define LED_InB__AG CYREG_PRT1_AG
#define LED_InB__AMUX CYREG_PRT1_AMUX
#define LED_InB__BIE CYREG_PRT1_BIE
#define LED_InB__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_InB__BYP CYREG_PRT1_BYP
#define LED_InB__CTL CYREG_PRT1_CTL
#define LED_InB__DM0 CYREG_PRT1_DM0
#define LED_InB__DM1 CYREG_PRT1_DM1
#define LED_InB__DM2 CYREG_PRT1_DM2
#define LED_InB__DR CYREG_PRT1_DR
#define LED_InB__INP_DIS CYREG_PRT1_INP_DIS
#define LED_InB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_InB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_InB__LCD_EN CYREG_PRT1_LCD_EN
#define LED_InB__MASK 0x40u
#define LED_InB__PORT 1u
#define LED_InB__PRT CYREG_PRT1_PRT
#define LED_InB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_InB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_InB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_InB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_InB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_InB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_InB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_InB__PS CYREG_PRT1_PS
#define LED_InB__SHIFT 6
#define LED_InB__SLW CYREG_PRT1_SLW

/* LED_OutA */
#define LED_OutA__0__INTTYPE CYREG_PICU1_INTTYPE5
#define LED_OutA__0__MASK 0x20u
#define LED_OutA__0__PC CYREG_PRT1_PC5
#define LED_OutA__0__PORT 1u
#define LED_OutA__0__SHIFT 5
#define LED_OutA__AG CYREG_PRT1_AG
#define LED_OutA__AMUX CYREG_PRT1_AMUX
#define LED_OutA__BIE CYREG_PRT1_BIE
#define LED_OutA__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_OutA__BYP CYREG_PRT1_BYP
#define LED_OutA__CTL CYREG_PRT1_CTL
#define LED_OutA__DM0 CYREG_PRT1_DM0
#define LED_OutA__DM1 CYREG_PRT1_DM1
#define LED_OutA__DM2 CYREG_PRT1_DM2
#define LED_OutA__DR CYREG_PRT1_DR
#define LED_OutA__INP_DIS CYREG_PRT1_INP_DIS
#define LED_OutA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_OutA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_OutA__LCD_EN CYREG_PRT1_LCD_EN
#define LED_OutA__MASK 0x20u
#define LED_OutA__PORT 1u
#define LED_OutA__PRT CYREG_PRT1_PRT
#define LED_OutA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_OutA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_OutA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_OutA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_OutA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_OutA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_OutA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_OutA__PS CYREG_PRT1_PS
#define LED_OutA__SHIFT 5
#define LED_OutA__SLW CYREG_PRT1_SLW

/* LED_OutB */
#define LED_OutB__0__INTTYPE CYREG_PICU1_INTTYPE7
#define LED_OutB__0__MASK 0x80u
#define LED_OutB__0__PC CYREG_PRT1_PC7
#define LED_OutB__0__PORT 1u
#define LED_OutB__0__SHIFT 7
#define LED_OutB__AG CYREG_PRT1_AG
#define LED_OutB__AMUX CYREG_PRT1_AMUX
#define LED_OutB__BIE CYREG_PRT1_BIE
#define LED_OutB__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_OutB__BYP CYREG_PRT1_BYP
#define LED_OutB__CTL CYREG_PRT1_CTL
#define LED_OutB__DM0 CYREG_PRT1_DM0
#define LED_OutB__DM1 CYREG_PRT1_DM1
#define LED_OutB__DM2 CYREG_PRT1_DM2
#define LED_OutB__DR CYREG_PRT1_DR
#define LED_OutB__INP_DIS CYREG_PRT1_INP_DIS
#define LED_OutB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_OutB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_OutB__LCD_EN CYREG_PRT1_LCD_EN
#define LED_OutB__MASK 0x80u
#define LED_OutB__PORT 1u
#define LED_OutB__PRT CYREG_PRT1_PRT
#define LED_OutB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_OutB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_OutB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_OutB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_OutB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_OutB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_OutB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_OutB__PS CYREG_PRT1_PS
#define LED_OutB__SHIFT 7
#define LED_OutB__SLW CYREG_PRT1_SLW

/* MIDI_IN1 */
#define MIDI_IN1__0__INTTYPE CYREG_PICU5_INTTYPE2
#define MIDI_IN1__0__MASK 0x04u
#define MIDI_IN1__0__PC CYREG_PRT5_PC2
#define MIDI_IN1__0__PORT 5u
#define MIDI_IN1__0__SHIFT 2
#define MIDI_IN1__AG CYREG_PRT5_AG
#define MIDI_IN1__AMUX CYREG_PRT5_AMUX
#define MIDI_IN1__BIE CYREG_PRT5_BIE
#define MIDI_IN1__BIT_MASK CYREG_PRT5_BIT_MASK
#define MIDI_IN1__BYP CYREG_PRT5_BYP
#define MIDI_IN1__CTL CYREG_PRT5_CTL
#define MIDI_IN1__DM0 CYREG_PRT5_DM0
#define MIDI_IN1__DM1 CYREG_PRT5_DM1
#define MIDI_IN1__DM2 CYREG_PRT5_DM2
#define MIDI_IN1__DR CYREG_PRT5_DR
#define MIDI_IN1__INP_DIS CYREG_PRT5_INP_DIS
#define MIDI_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MIDI_IN1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MIDI_IN1__LCD_EN CYREG_PRT5_LCD_EN
#define MIDI_IN1__MASK 0x04u
#define MIDI_IN1__PORT 5u
#define MIDI_IN1__PRT CYREG_PRT5_PRT
#define MIDI_IN1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MIDI_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MIDI_IN1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MIDI_IN1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MIDI_IN1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MIDI_IN1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MIDI_IN1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MIDI_IN1__PS CYREG_PRT5_PS
#define MIDI_IN1__SHIFT 2
#define MIDI_IN1__SLW CYREG_PRT5_SLW

/* MIDI_IN2 */
#define MIDI_IN2__0__INTTYPE CYREG_PICU5_INTTYPE0
#define MIDI_IN2__0__MASK 0x01u
#define MIDI_IN2__0__PC CYREG_PRT5_PC0
#define MIDI_IN2__0__PORT 5u
#define MIDI_IN2__0__SHIFT 0
#define MIDI_IN2__AG CYREG_PRT5_AG
#define MIDI_IN2__AMUX CYREG_PRT5_AMUX
#define MIDI_IN2__BIE CYREG_PRT5_BIE
#define MIDI_IN2__BIT_MASK CYREG_PRT5_BIT_MASK
#define MIDI_IN2__BYP CYREG_PRT5_BYP
#define MIDI_IN2__CTL CYREG_PRT5_CTL
#define MIDI_IN2__DM0 CYREG_PRT5_DM0
#define MIDI_IN2__DM1 CYREG_PRT5_DM1
#define MIDI_IN2__DM2 CYREG_PRT5_DM2
#define MIDI_IN2__DR CYREG_PRT5_DR
#define MIDI_IN2__INP_DIS CYREG_PRT5_INP_DIS
#define MIDI_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MIDI_IN2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MIDI_IN2__LCD_EN CYREG_PRT5_LCD_EN
#define MIDI_IN2__MASK 0x01u
#define MIDI_IN2__PORT 5u
#define MIDI_IN2__PRT CYREG_PRT5_PRT
#define MIDI_IN2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MIDI_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MIDI_IN2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MIDI_IN2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MIDI_IN2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MIDI_IN2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MIDI_IN2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MIDI_IN2__PS CYREG_PRT5_PS
#define MIDI_IN2__SHIFT 0
#define MIDI_IN2__SLW CYREG_PRT5_SLW

/* MIDI_PWR */
#define MIDI_PWR__0__INTTYPE CYREG_PICU5_INTTYPE6
#define MIDI_PWR__0__MASK 0x40u
#define MIDI_PWR__0__PC CYREG_PRT5_PC6
#define MIDI_PWR__0__PORT 5u
#define MIDI_PWR__0__SHIFT 6
#define MIDI_PWR__AG CYREG_PRT5_AG
#define MIDI_PWR__AMUX CYREG_PRT5_AMUX
#define MIDI_PWR__BIE CYREG_PRT5_BIE
#define MIDI_PWR__BIT_MASK CYREG_PRT5_BIT_MASK
#define MIDI_PWR__BYP CYREG_PRT5_BYP
#define MIDI_PWR__CTL CYREG_PRT5_CTL
#define MIDI_PWR__DM0 CYREG_PRT5_DM0
#define MIDI_PWR__DM1 CYREG_PRT5_DM1
#define MIDI_PWR__DM2 CYREG_PRT5_DM2
#define MIDI_PWR__DR CYREG_PRT5_DR
#define MIDI_PWR__INP_DIS CYREG_PRT5_INP_DIS
#define MIDI_PWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MIDI_PWR__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MIDI_PWR__LCD_EN CYREG_PRT5_LCD_EN
#define MIDI_PWR__MASK 0x40u
#define MIDI_PWR__PORT 5u
#define MIDI_PWR__PRT CYREG_PRT5_PRT
#define MIDI_PWR__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MIDI_PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MIDI_PWR__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MIDI_PWR__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MIDI_PWR__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MIDI_PWR__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MIDI_PWR__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MIDI_PWR__PS CYREG_PRT5_PS
#define MIDI_PWR__SHIFT 6
#define MIDI_PWR__SLW CYREG_PRT5_SLW

/* MIDI_OUT1 */
#define MIDI_OUT1__0__INTTYPE CYREG_PICU5_INTTYPE3
#define MIDI_OUT1__0__MASK 0x08u
#define MIDI_OUT1__0__PC CYREG_PRT5_PC3
#define MIDI_OUT1__0__PORT 5u
#define MIDI_OUT1__0__SHIFT 3
#define MIDI_OUT1__AG CYREG_PRT5_AG
#define MIDI_OUT1__AMUX CYREG_PRT5_AMUX
#define MIDI_OUT1__BIE CYREG_PRT5_BIE
#define MIDI_OUT1__BIT_MASK CYREG_PRT5_BIT_MASK
#define MIDI_OUT1__BYP CYREG_PRT5_BYP
#define MIDI_OUT1__CTL CYREG_PRT5_CTL
#define MIDI_OUT1__DM0 CYREG_PRT5_DM0
#define MIDI_OUT1__DM1 CYREG_PRT5_DM1
#define MIDI_OUT1__DM2 CYREG_PRT5_DM2
#define MIDI_OUT1__DR CYREG_PRT5_DR
#define MIDI_OUT1__INP_DIS CYREG_PRT5_INP_DIS
#define MIDI_OUT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MIDI_OUT1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MIDI_OUT1__LCD_EN CYREG_PRT5_LCD_EN
#define MIDI_OUT1__MASK 0x08u
#define MIDI_OUT1__PORT 5u
#define MIDI_OUT1__PRT CYREG_PRT5_PRT
#define MIDI_OUT1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MIDI_OUT1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MIDI_OUT1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MIDI_OUT1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MIDI_OUT1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MIDI_OUT1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MIDI_OUT1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MIDI_OUT1__PS CYREG_PRT5_PS
#define MIDI_OUT1__SHIFT 3
#define MIDI_OUT1__SLW CYREG_PRT5_SLW

/* MIDI_OUT2 */
#define MIDI_OUT2__0__INTTYPE CYREG_PICU5_INTTYPE1
#define MIDI_OUT2__0__MASK 0x02u
#define MIDI_OUT2__0__PC CYREG_PRT5_PC1
#define MIDI_OUT2__0__PORT 5u
#define MIDI_OUT2__0__SHIFT 1
#define MIDI_OUT2__AG CYREG_PRT5_AG
#define MIDI_OUT2__AMUX CYREG_PRT5_AMUX
#define MIDI_OUT2__BIE CYREG_PRT5_BIE
#define MIDI_OUT2__BIT_MASK CYREG_PRT5_BIT_MASK
#define MIDI_OUT2__BYP CYREG_PRT5_BYP
#define MIDI_OUT2__CTL CYREG_PRT5_CTL
#define MIDI_OUT2__DM0 CYREG_PRT5_DM0
#define MIDI_OUT2__DM1 CYREG_PRT5_DM1
#define MIDI_OUT2__DM2 CYREG_PRT5_DM2
#define MIDI_OUT2__DR CYREG_PRT5_DR
#define MIDI_OUT2__INP_DIS CYREG_PRT5_INP_DIS
#define MIDI_OUT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MIDI_OUT2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MIDI_OUT2__LCD_EN CYREG_PRT5_LCD_EN
#define MIDI_OUT2__MASK 0x02u
#define MIDI_OUT2__PORT 5u
#define MIDI_OUT2__PRT CYREG_PRT5_PRT
#define MIDI_OUT2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MIDI_OUT2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MIDI_OUT2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MIDI_OUT2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MIDI_OUT2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MIDI_OUT2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MIDI_OUT2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MIDI_OUT2__PS CYREG_PRT5_PS
#define MIDI_OUT2__SHIFT 1
#define MIDI_OUT2__SLW CYREG_PRT5_SLW

/* Sleep_isr */
#define Sleep_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Sleep_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Sleep_isr__INTC_MASK 0x01u
#define Sleep_isr__INTC_NUMBER 0u
#define Sleep_isr__INTC_PRIOR_NUM 7u
#define Sleep_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Sleep_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Sleep_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI1_UART_BUART */
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define MIDI1_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI1_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI1_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI1_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI1_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI1_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI1_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define MIDI1_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI1_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI1_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI1_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define MIDI1_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI1_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI1_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI1_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI1_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB04_MSK
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB04_ST

/* MIDI1_UART_RXInternalInterrupt */
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_RXInternalInterrupt__INTC_MASK 0x02u
#define MIDI1_UART_RXInternalInterrupt__INTC_NUMBER 1u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_TXInternalInterrupt__INTC_MASK 0x04u
#define MIDI1_UART_TXInternalInterrupt__INTC_NUMBER 2u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI2_UART_BUART */
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MIDI2_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define MIDI2_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define MIDI2_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI2_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI2_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI2_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI2_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI2_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI2_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI2_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB04_MSK
#define MIDI2_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define MIDI2_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB04_ST
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define MIDI2_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define MIDI2_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI2_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI2_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI2_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI2_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define MIDI2_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define MIDI2_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI2_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI2_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI2_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI2_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI2_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define MIDI2_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define MIDI2_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST

/* MIDI2_UART_RXInternalInterrupt */
#define MIDI2_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI2_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI2_UART_RXInternalInterrupt__INTC_MASK 0x08u
#define MIDI2_UART_RXInternalInterrupt__INTC_NUMBER 3u
#define MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define MIDI2_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI2_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI2_UART_TXInternalInterrupt */
#define MIDI2_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI2_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI2_UART_TXInternalInterrupt__INTC_MASK 0x10u
#define MIDI2_UART_TXInternalInterrupt__INTC_NUMBER 4u
#define MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define MIDI2_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI2_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "USBFS_MIDI_PSoC3_5LP_Example"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Eu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
