*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Dec 23 15:51:05 EET 2022
         ppid/pid : 27734/27744
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/shared/VLSI-Multipliers/src
         logfile  : /home/vlsi/shared/VLSI-Multipliers/src/oasys.log.07
         tmpdir   : /tmp/oasys.27734/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/0_init_design.tcl
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree exists and will be used.
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/logs exists and will be used.
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt exists and will be used.
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fa.v ha.v CSA.v buffer.v wallace.v simple_Adder.v multiplierTree.v} -include {/home/vlsi/shared/VLSI-Multipliers/src/rtl//** /home/vlsi/shared/VLSI-Multipliers/src/lib_data /home/vlsi/shared/VLSI-Multipliers/src/rtl/booth_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree /home/vlsi/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'fa.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/fa.v' using search_path variable.  [CMD-126]
info:    File 'ha.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/ha.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v' using search_path variable.  [CMD-126]
info:    File 'buffer.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v' using search_path variable.  [CMD-126]
info:    File 'wallace.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v' using search_path variable.  [CMD-126]
info:    File 'simple_Adder.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v' using search_path variable.  [CMD-126]
info:    File 'multiplierTree.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module multiplierTree
starting synthesize at 00:00:02(cpu)/0:00:26(wall) 66MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'multiplierTree' (depth 1) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'buffer' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-400]
info:    module 'buffer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer' (depth 2) (1#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-401]
info:    synthesizing module 'wallace' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[7])  [VLOG-400]
info:    synthesizing module 'CSA' (depth 3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v:1)[7])  [VLOG-400]
info:    module 'CSA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CSA' (depth 3) (2#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v:1)[7])  [VLOG-401]
info:    synthesizing module 'simple_Adder' (depth 3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v:1)[7])  [VLOG-400]
info:    module 'simple_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simple_Adder' (depth 3) (3#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v:1)[7])  [VLOG-401]
info:    module 'wallace' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CSA' for 14 instances  [NL-105]
info:    uniquifying module 'CSA' for 3 instances  [NL-105]
info:    uniquifying module 'CSA' for 5 instances  [NL-105]
info:    uniquifying module 'CSA' for 9 instances  [NL-105]
info:    done synthesizing module 'wallace' (depth 2) (4#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[7])  [VLOG-401]
info:    synthesizing module 'buffer__parameterized0' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-400]
info:    module 'buffer__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer__parameterized0' (depth 2) (4#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-401]
info:    module 'multiplierTree' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'buffer' for 2 instances  [NL-105]
info:    done synthesizing module 'multiplierTree' (depth 1) (5#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:04(cpu)/0:00:27(wall) 99MB(vsz)/355MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb/2_synthesized.odb
info:    design 'multiplierTree' has no physical info  [WRITE-120]
warning: WrSdc.. design 'multiplierTree' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       3|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |multiplierTree|           |            
  Total Instances       |         13172|      15718|     357.686
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |         13172|      15718|     357.686
      Buffers           |             0|          0|       0.000
      Inverters         |          5900|       3139|      84.684
      Clock-Gates       |             3|         12|       0.177
      Combinational     |          7141|      11988|     262.698
      Latches           |             0|          0|       0.000
      FlipFlops         |           128|        579|      10.126
       Single-Bit FF    |           128|        579|      10.126
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           128|           |            
       Bits             |           128|        579|      10.126
         Load-Enabled   |             0|           |            
         Clock-Gated    |           128|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |      15718|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:10(cpu)/0:00:33(wall) 111MB(vsz)/355MB(peak)
Log file for child PID=27788:  /home/vlsi/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w1.07.log 
Log file for child PID=27791:  /home/vlsi/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w2.07.log 
Log file for child PID=27793:  /home/vlsi/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w3.07.log 
Log file for child PID=27795:  /home/vlsi/shared/VLSI-Multipliers/src/oasys.etc.07/oasys.w4.07.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 10406.5squm (#1, 0 secs)
info: optimized 'wallace__GB0' area changed -904.9squm (x1), total 9501.5squm (#2)
info: optimized 'wallace__GB1' area changed -127.4squm (x1), total 9374.1squm (#3)
info: optimized 'wallace__GB2' area changed -291.5squm (x1), total 9082.6squm (#4)
info: optimized 'wallace__GB3' area changed -848.8squm (x1), total 8233.8squm (#5)
info: optimized 'multiplierTree__GC0' area changed -2.4squm (x1), total 8231.4squm (#6)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#7, 0 secs)
info: optimized 'wallace__GB3' area changed 0.0squm (x1), total 8231.4squm (#8)
info: optimized 'wallace__GB2' area changed 0.0squm (x1), total 8231.4squm (#9)
info: optimized 'wallace__GB0' area changed 0.0squm (x1), total 8231.4squm (#10)
info: optimized 'wallace__GB1' area changed 0.0squm (x1), total 8231.4squm (#11)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#12, 0 secs)
info: optimized 'wallace__GB0' area changed 0.0squm (x1), total 8231.4squm (#13)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#14, 0 secs)
done optimizing area at 00:02:50(cpu)/0:02:00(wall) 108MB(vsz)/381MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'multiplierTree' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -2880.6ps
info: activated path group I2R @ 1496.7ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 893.2ps
info: (0) optimizing 'i_0/I1[63]' (path group default) @ -2880.6ps(1/2) (1 secs)
info: (1) optimizing 'i_0/I1[63]' (path group default) @ -73.5ps(1/2) (4 secs)
info: finished path group default @ 169.8ps
info: finished path group R2O @ 893.2ps
info: finished path group I2R @ 1496.7ps
info: reactivating path groups
info: reactivated path group default @ 169.8ps
info: reactivated path group I2R @ 1496.7ps
info: reactivated path group R2O @ 893.2ps
info: finished path group default @ 169.8ps
info: finished path group R2O @ 893.2ps
info: finished path group I2R @ 1496.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module multiplierTree
info: optimized 'multiplierTree__GC0' area recovered 0.0 squm (x1), total 0.0 squm (1#5), 0.02 secs
info: optimized 'wallace__GB0' area recovered 0.0 squm (x1), total 0.0 squm (2#5), 1.10 secs
info: optimized 'wallace__GB1' area recovered 0.0 squm (x1), total 0.0 squm (3#5), 0.14 secs
info: optimized 'wallace__GB2' area recovered 0.0 squm (x1), total 0.0 squm (4#5), 0.35 secs
info: optimized 'wallace__GB3' area recovered 23.4 squm (x1), total 23.4 squm (5#5), 3.74 secs
info: area recovery done, total area reduction: 23.41squm (0.28%), slack: 165.1ps (-4.7ps) (6 secs / 21.1%)
done optimizing virtual at 00:03:07(cpu)/0:02:17(wall) 124MB(vsz)/381MB(peak)
finished optimize at 00:03:07(cpu)/0:02:17(wall) 124MB(vsz)/381MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inRegA/Q_reg[11]/Q
    (Clocked by sysclk R)
Endpoint: outReg/Q_reg[52]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1969.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 1804.1
Slack: 165.1
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3                                   
inRegA/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
inRegA/Q_reg[11]/CK->Q   DFF_X1*                 rr    146.7    146.7    146.7      0.0      0.0      2.9     32.5      2              /PD_TOP        (1.10)
M64/i_0_0_23/A->ZN       INV_X32                 rf    162.1     15.4     15.2      0.2     15.3      8.2    137.3     31              /PD_TOP        (1.10)
M64/i_0_0_24/A2->ZN      NOR2_X4                 fr    200.2     38.1     37.9      0.2      7.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A1_1/i_0_116/B->ZN   XNOR2_X2                rr    243.2     43.0     43.0      0.0     24.9      0.3      4.0      1              /PD_TOP        (1.10)
M64/A1_1/i_0_115/B->ZN   XNOR2_X2                rr    296.2     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A2_1/i_0_117/B->ZN   XNOR2_X2                rr    342.7     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
M64/A2_1/i_0_116/B->ZN   XNOR2_X2                rr    395.7     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A3_1/i_0_119/B->ZN   XNOR2_X2                rr    442.2     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
M64/A3_1/i_0_118/B->ZN   XNOR2_X2                rr    495.2     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A4_1/i_0_125/B->ZN   XNOR2_X2                rr    541.7     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
M64/A4_1/i_0_124/B->ZN   XNOR2_X2                rr    597.7     56.0     56.0      0.0     22.6      3.3     15.0      3              /PD_TOP        (1.10)
M64/A5_1/i_0_135/B->ZN   XNOR2_X2                rr    645.2     47.5     47.3      0.2     48.1      0.3      4.0      1              /PD_TOP        (1.10)
M64/A5_1/i_0_134/B->ZN   XNOR2_X2                rf    672.9     27.7     27.7      0.0     22.6      2.6      8.3      2              /PD_TOP        (1.10)
M64/A6/i_0_146/B->Z      XOR2_X2                 ff    735.4     62.5     62.3      0.2     14.8      0.5      6.2      2              /PD_TOP        (1.10)
M64/A7/i_0_142/B->Z      XOR2_X2                 ff    797.3     61.9     61.9      0.0     13.7      0.5      6.2      2              /PD_TOP        (1.10)
M64/A8/i_0_122/B->Z      XOR2_X2                 ff    859.2     61.9     61.9      0.0     13.7      0.5      6.2      2              /PD_TOP        (1.10)
M64/A9/i_0_58/B->Z       XOR2_X2                 ff    926.8     67.6     67.6      0.0     13.7      0.8     13.0      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_210/A2->ZN
                         NOR2_X4                 fr    958.0     31.2     31.2      0.0     17.1      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_207/A->ZN
                         AOI21_X4                rf    973.9     15.9     15.9      0.0     15.3      0.6      7.7      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_206/A->ZN
                         OAI21_X4                fr    993.9     20.0     20.0      0.0      9.1      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_205/A2->ZN
                         NAND2_X4                rf   1011.9     18.0     18.0      0.0     18.3      0.6      7.9      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_204/B2->ZN
                         OAI22_X4                fr   1064.9     53.0     53.0      0.0      8.4      1.0     12.1      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_196/A3->ZN
                         NOR3_X4                 rf   1082.0     17.1     17.1      0.0     39.9      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_188/A4->ZN
                         NOR4_X4                 fr   1183.1    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_181/A3->ZN
                         NOR3_X4                 rf   1200.9     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_256/A4->ZN
                         NOR4_X4                 fr   1302.5    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_254/A3->ZN
                         NOR3_X4                 rf   1320.3     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_251/A4->ZN
                         NOR4_X4                 fr   1433.7    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
M64/RESULT/i_0/i_242/A3->ZN
                         NOR3_X4                 rf   1451.7     18.0     18.0      0.0     72.2      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_241/A3->ZN
                         NOR3_X4                 fr   1527.0     75.3     75.3      0.0      6.6      1.2     16.8      4              /PD_TOP        (1.10)
M64/RESULT/i_0/i_224/A1->ZN
                         NOR2_X4                 rf   1538.0     11.0     11.0      0.0     49.9      0.3      4.4      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_223/A2->ZN
                         NOR2_X4                 fr   1580.5     42.5     42.5      0.0      5.6      1.2     16.7      4              /PD_TOP        (1.10)
M64/RESULT/i_0/i_134/B2->ZN
                         OAI21_X4                rf   1604.8     24.3     24.3      0.0     29.8      0.6      7.8      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_132/B2->ZN
                         OAI22_X4*               fr   1680.3     75.5     75.5      0.0     10.8      0.6     30.5      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_131/A->ZN
                         INV_X8                  rf   1688.3      8.0      8.0      0.0     15.3      0.6      7.9      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_125/B2->ZN
                         OAI22_X4                fr   1728.9     40.6     40.6      0.0      3.9      0.3      4.0      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_124/B->ZN
                         XNOR2_X2                rr   1773.6     44.7     44.7      0.0     29.8      2.2      4.5      1              /PD_TOP        (1.10)
outReg/i_0_54/A2->ZN     AND2_X4                 rr   1804.1     30.4     30.4      0.0     23.8      0.3      1.4      1              /PD_TOP        (1.10)
outReg/Q_reg[52]/D       DFF_X1                   r   1804.1      0.1               0.1      6.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: en
    (Clocked by rtDefaultClock R)
Endpoint: inRegA/clk_gate_Q_reg/E
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1937.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 62.8)
Data arrival time: 440.5
Slack: 1496.7
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
en                       {set_input_delay}        f    200.0    200.0    200.0                        2.1      8.6      3                                   
inRegA/i_0_0/A1->ZN      OR2_X4                  ff    440.5    240.4    240.4      0.0    707.3      0.3      1.2      1              /PD_TOP        (1.10)
inRegA/clk_gate_Q_reg/E  CLKGATETST_X2            f    440.5      0.1               0.1      7.4                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outReg/Q_reg[63]/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 106.8
Slack: 893.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3                                   
outReg/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
outReg/Q_reg[63]/CK->Q   DFF_X1                  rr    106.7    106.7    106.7      0.0      0.0      1.5     11.5      1              /PD_TOP        (1.10)
c[63]                                             r    106.8      0.1               0.1     29.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    165.1
2    |I2R    | 1.000|      0.0|   1496.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    893.2
-----+-------+------+---------+---------
> redirect -file /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 178.475000 -bottom 148.475 -top 178.475000
info:    create placement blockage 'blk_top' (0.000000 148.475000) (178.475000 178.475000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 178.475000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (178.475000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 178.475000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 178.475000)  [FP-103]
> create_blockage -name blk_right -type macro -left 148.475 -right 178.475000 -bottom 0 -top 178.475000
info:    create placement blockage 'blk_right' (148.475000 0.000000) (178.475000 178.475000)  [FP-103]
> optimize -place
starting optimize at 00:03:09(cpu)/0:02:18(wall) 125MB(vsz)/381MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 5, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 51.75%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             89297.85
Average Wire      =                73.26
Longest Wire      =               149.80
Shortest Wire     =                 0.00
WNS               = 153.3ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 5, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 92.27% average utilization: 53.56%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             97995.31
Average Wire      =                80.39
Longest Wire      =               135.10
Shortest Wire     =                34.30
WNS               = 152.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 152.2ps
done optimize placement at 00:03:59(cpu)/0:03:00(wall) 313MB(vsz)/753MB(peak)
finished optimize at 00:03:59(cpu)/0:03:00(wall) 313MB(vsz)/753MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/time.rpt
> report_path_groups > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/path.rpt
> report_endpoints -count -1 > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/endpoints.rpt
> report_power > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/power.rpt
> report_design_metrics > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/design.rpt
> report_area > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/area.rpt
> write_verilog /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/verilog/demo_multiplierTree.syn.v
info:    writing Verilog file '/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/verilog/demo_multiplierTree.syn.v' for module 'multiplierTree'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inRegA/Q_reg[11]/Q
    (Clocked by sysclk R)
Endpoint: outReg/Q_reg[52]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1969.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 1817.0
Slack: 152.2
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,  132                       
inRegA/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    51,  131  /PD_TOP        (1.10)
inRegA/Q_reg[11]/CK->Q   DFF_X1*                 rr    147.8    147.8    147.8      0.0      0.0      4.9     34.5      2    51,  131  /PD_TOP        (1.10)
M64/i_0_0_23/A->ZN       INV_X32                 rf    163.8     16.0     15.2      0.8     15.3      8.2    137.3     31   114,  113  /PD_TOP        (1.10)
M64/i_0_0_24/A2->ZN      NOR2_X4                 fr    201.9     38.1     37.9      0.2      7.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A1_1/i_0_116/B->ZN   XNOR2_X2                rr    244.9     43.0     43.0      0.0     24.9      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A1_1/i_0_115/B->ZN   XNOR2_X2                rr    297.9     53.0     53.0      0.0     22.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A2_1/i_0_117/B->ZN   XNOR2_X2                rr    344.4     46.5     46.5      0.0     42.4      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A2_1/i_0_116/B->ZN   XNOR2_X2                rr    397.4     53.0     53.0      0.0     22.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A3_1/i_0_119/B->ZN   XNOR2_X2                rr    443.9     46.5     46.5      0.0     42.4      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A3_1/i_0_118/B->ZN   XNOR2_X2                rr    496.9     53.0     53.0      0.0     22.6      0.8     12.5      3   114,  113  /PD_TOP        (1.10)
M64/A4_1/i_0_125/B->ZN   XNOR2_X2                rr    543.4     46.5     46.5      0.0     42.4      0.3      4.0      1   114,  113  /PD_TOP        (1.10)
M64/A4_1/i_0_124/B->ZN   XNOR2_X2                rr    601.5     58.1     58.1      0.0     22.6      5.0     16.7      3   114,  113  /PD_TOP        (1.10)
M64/A5_1/i_0_135/B->ZN   XNOR2_X2                rr    650.1     48.6     47.8      0.8     52.1      0.3      4.0      1    50,   98  /PD_TOP        (1.10)
M64/A5_1/i_0_134/B->ZN   XNOR2_X2                rf    679.0     28.9     28.9      0.0     22.6      3.7      9.4      2    50,   98  /PD_TOP        (1.10)
M64/A6/i_0_146/B->Z      XOR2_X2                 ff    742.2     63.2     62.7      0.5     15.7      0.5      6.2      2    71,   59  /PD_TOP        (1.10)
M64/A7/i_0_142/B->Z      XOR2_X2                 ff    804.1     61.9     61.9      0.0     13.7      0.5      6.2      2    71,   59  /PD_TOP        (1.10)
M64/A8/i_0_122/B->Z      XOR2_X2                 ff    866.0     61.9     61.9      0.0     13.7      0.5      6.2      2    71,   59  /PD_TOP        (1.10)
M64/A9/i_0_58/B->Z       XOR2_X2                 ff    933.6     67.6     67.6      0.0     13.7      0.8     13.0      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_210/A2->ZN
                         NOR2_X4                 fr    964.8     31.2     31.2      0.0     17.1      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_207/A->ZN
                         AOI21_X4                rf    980.7     15.9     15.9      0.0     15.3      0.6      7.7      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_206/A->ZN
                         OAI21_X4                fr   1000.7     20.0     20.0      0.0      9.1      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_205/A2->ZN
                         NAND2_X4                rf   1018.7     18.0     18.0      0.0     18.3      0.6      7.9      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_204/B2->ZN
                         OAI22_X4                fr   1071.7     53.0     53.0      0.0      8.4      1.0     12.1      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_196/A3->ZN
                         NOR3_X4                 rf   1088.8     17.1     17.1      0.0     39.9      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_188/A4->ZN
                         NOR4_X4                 fr   1189.9    101.1    101.1      0.0      6.6      1.0     12.0      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_181/A3->ZN
                         NOR3_X4                 rf   1207.7     17.8     17.8      0.0     61.3      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_256/A4->ZN
                         NOR4_X4                 fr   1309.3    101.6    101.6      0.0      6.6      1.0     12.1      3    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_254/A3->ZN
                         NOR3_X4                 rf   1327.1     17.8     17.8      0.0     61.7      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_251/A4->ZN
                         NOR4_X4                 fr   1440.5    113.4    113.4      0.0      6.6      1.3     16.5      4    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_242/A3->ZN
                         NOR3_X4                 rf   1458.5     18.0     18.0      0.0     72.2      0.3      4.2      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_241/A3->ZN
                         NOR3_X4                 fr   1533.8     75.3     75.3      0.0      6.6      1.2     16.8      4    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_224/A1->ZN
                         NOR2_X4                 rf   1544.8     11.0     11.0      0.0     49.9      0.3      4.4      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_223/A2->ZN
                         NOR2_X4                 fr   1587.3     42.5     42.5      0.0      5.6      1.2     16.7      4    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_134/B2->ZN
                         OAI21_X4                rf   1611.6     24.3     24.3      0.0     29.8      0.6      7.8      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_132/B2->ZN
                         OAI22_X4*               fr   1687.1     75.5     75.5      0.0     10.8      0.6     30.5      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_131/A->ZN
                         INV_X8                  rf   1695.1      8.0      8.0      0.0     15.3      0.6      7.9      2    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_125/B2->ZN
                         OAI22_X4                fr   1735.7     40.6     40.6      0.0      3.9      0.3      4.0      1    71,   59  /PD_TOP        (1.10)
M64/RESULT/i_0/i_124/B->ZN
                         XNOR2_X2                rr   1784.0     48.3     48.3      0.0     29.8      5.2      7.5      1    71,   59  /PD_TOP        (1.10)
outReg/i_0_54/A2->ZN     AND2_X4                 rr   1817.0     31.9     31.9      0.0     30.6      0.3      1.4      1    51,  131  /PD_TOP        (1.10)
outReg/Q_reg[52]/D       DFF_X1                   r   1817.0      1.1               1.1      6.3                             51,  131  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: en
    (Clocked by rtDefaultClock R)
Endpoint: inRegA/clk_gate_Q_reg/E
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1937.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 62.8)
Data arrival time: 440.9
Slack: 1496.3
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
en                       {set_input_delay}        f    200.0    200.0    200.0                        4.1     10.6      3     0,  119                       
inRegA/i_0_0/A1->ZN      OR2_X4                  ff    440.9    240.4    240.4      0.0    707.3      0.3      1.2      1    51,  131  /PD_TOP        (1.10)
inRegA/clk_gate_Q_reg/E  CLKGATETST_X2            f    440.9      0.5               0.5      7.4                             51,  131  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outReg/Q_reg[61]/Q
    (Clocked by sysclk R)
Endpoint: c[61]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 112.6
Slack: 887.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,  132                       
outReg/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    51,  131  /PD_TOP        (1.10)
outReg/Q_reg[61]/CK->Q   DFF_X1                  rr    112.0    112.0    112.0      0.0      0.0      3.8     13.8      1    51,  131  /PD_TOP        (1.10)
c[61]                                             r    112.6      0.6               0.6     34.4                              0,  114                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
