#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb  6 14:34:43 2025
# Process ID         : 19060
# Current directory  : C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.runs/synth_1
# Command line       : vivado.exe -log RedundantALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RedundantALU.tcl
# Log file           : C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.runs/synth_1/RedundantALU.vds
# Journal file       : C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.runs/synth_1\vivado.jou
# Running On         : DESKTOP-AJ4R02H
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10510U CPU @ 1.80GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16950 MB
# Swap memory        : 1677 MB
# Total Virtual      : 18628 MB
# Available Virtual  : 3236 MB
#-----------------------------------------------------------
source RedundantALU.tcl -notrace
Command: synth_design -top RedundantALU -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21676
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 826.977 ; gain = 478.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RedundantALU' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'FaultyALU' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:158]
INFO: [Synth 8-638] synthesizing module 'FaultInjector' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'FaultInjector' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:111]
INFO: [Synth 8-638] synthesizing module 'ArithLogic' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ArithLogic' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Max4Bit8To1' [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Max4Bit8To1' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'FaultyALU' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'RedundantALU' (0#1) [C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.srcs/sources_1/new/RedundantALU.vhd:223]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 932.406 ; gain = 584.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 932.406 ; gain = 584.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 932.406 ; gain = 584.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 932.406 ; gain = 584.016
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.883 ; gain = 769.492
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1124.547 ; gain = 776.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1124.547 ; gain = 776.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     1|
|3     |LUT4  |     1|
|4     |LUT5  |    21|
|5     |LUT6  |     8|
|6     |MUXF7 |     6|
|7     |IBUF  |    15|
|8     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.227 ; gain = 962.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d7e35e70
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1440.098 ; gain = 1091.707
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1440.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/erik/IES_codebase/programming_reliable_systems/Labs/Lab2/lab_2_step_5/lab_2_step_5.runs/synth_1/RedundantALU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RedundantALU_utilization_synth.rpt -pb RedundantALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 14:35:11 2025...
