

================================================================
== Vivado HLS Report for 'popcount'
================================================================
* Date:           Sun Sep  6 01:17:43 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        update_knn20_prj
* Solution:       update_knn20
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.385 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_read = call i196 @_ssdm_op_Read.ap_auto.i196(i196 %x_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 7 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 8 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %p_Result_s to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 9 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 10 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i1 %p_Result_1 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 11 'zext' 'zext_ln791_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 2)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 12 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln791_2 = zext i1 %p_Result_2 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 13 'zext' 'zext_ln791_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 3)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 14 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln791_3 = zext i1 %p_Result_3 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 15 'zext' 'zext_ln791_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 4)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 16 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln791_4 = zext i1 %p_Result_4 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 17 'zext' 'zext_ln791_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 18 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln791_5 = zext i1 %p_Result_5 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 19 'zext' 'zext_ln791_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 6)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 20 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln791_6 = zext i1 %p_Result_6 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 21 'zext' 'zext_ln791_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 7)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 22 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln791_7 = zext i1 %p_Result_7 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 23 'zext' 'zext_ln791_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 8)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 24 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln791_8 = zext i1 %p_Result_8 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 25 'zext' 'zext_ln791_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 9)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 26 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln791_9 = zext i1 %p_Result_9 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 27 'zext' 'zext_ln791_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 10)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 28 'bitselect' 'p_Result_s_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln791_10 = zext i1 %p_Result_s_15 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 29 'zext' 'zext_ln791_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 11)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 30 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln791_11 = zext i1 %p_Result_10 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 31 'zext' 'zext_ln791_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 12)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 32 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln791_12 = zext i1 %p_Result_11 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 33 'zext' 'zext_ln791_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 13)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 34 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln791_13 = zext i1 %p_Result_12 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 35 'zext' 'zext_ln791_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 14)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 36 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln791_14 = zext i1 %p_Result_13 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 37 'zext' 'zext_ln791_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 15)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 38 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln791_15 = zext i1 %p_Result_14 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 39 'zext' 'zext_ln791_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 16)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 40 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln791_16 = zext i1 %p_Result_15 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 41 'zext' 'zext_ln791_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 17)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 42 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln791_17 = zext i1 %p_Result_16 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 43 'zext' 'zext_ln791_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 18)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 44 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln791_18 = zext i1 %p_Result_17 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 45 'zext' 'zext_ln791_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 19)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 46 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln791_19 = zext i1 %p_Result_18 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 47 'zext' 'zext_ln791_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 20)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 48 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln791_20 = zext i1 %p_Result_19 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 49 'zext' 'zext_ln791_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 21)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 50 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln791_21 = zext i1 %p_Result_20 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 51 'zext' 'zext_ln791_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 22)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 52 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln791_22 = zext i1 %p_Result_21 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 53 'zext' 'zext_ln791_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 23)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 54 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln791_23 = zext i1 %p_Result_22 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 55 'zext' 'zext_ln791_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 24)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 56 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln791_24 = zext i1 %p_Result_23 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 57 'zext' 'zext_ln791_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 25)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 58 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln791_25 = zext i1 %p_Result_24 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 59 'zext' 'zext_ln791_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 26)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 60 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln791_26 = zext i1 %p_Result_25 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 61 'zext' 'zext_ln791_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 27)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 62 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln791_27 = zext i1 %p_Result_26 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 63 'zext' 'zext_ln791_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 28)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 64 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln791_28 = zext i1 %p_Result_27 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 65 'zext' 'zext_ln791_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 29)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 66 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln791_29 = zext i1 %p_Result_28 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 67 'zext' 'zext_ln791_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 30)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 68 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln791_30 = zext i1 %p_Result_29 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 69 'zext' 'zext_ln791_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 31)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 70 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln791_31 = zext i1 %p_Result_30 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 71 'zext' 'zext_ln791_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 32)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 72 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln791_32 = zext i1 %p_Result_31 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 73 'zext' 'zext_ln791_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 33)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 74 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln791_33 = zext i1 %p_Result_32 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 75 'zext' 'zext_ln791_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 34)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 76 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln791_34 = zext i1 %p_Result_33 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 77 'zext' 'zext_ln791_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 35)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 78 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln791_35 = zext i1 %p_Result_34 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 79 'zext' 'zext_ln791_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 36)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 80 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln791_36 = zext i1 %p_Result_35 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 81 'zext' 'zext_ln791_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 37)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 82 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln791_37 = zext i1 %p_Result_36 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 83 'zext' 'zext_ln791_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 38)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 84 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln791_38 = zext i1 %p_Result_37 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 85 'zext' 'zext_ln791_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 39)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 86 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln791_39 = zext i1 %p_Result_38 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 87 'zext' 'zext_ln791_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 40)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 88 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln791_40 = zext i1 %p_Result_39 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 89 'zext' 'zext_ln791_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 41)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 90 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln791_41 = zext i1 %p_Result_40 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 91 'zext' 'zext_ln791_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 42)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 92 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln791_42 = zext i1 %p_Result_41 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 93 'zext' 'zext_ln791_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 43)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 94 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln791_43 = zext i1 %p_Result_42 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 95 'zext' 'zext_ln791_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 44)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 96 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln791_44 = zext i1 %p_Result_43 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 97 'zext' 'zext_ln791_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_44 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 45)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 98 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln791_45 = zext i1 %p_Result_44 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 99 'zext' 'zext_ln791_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 46)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 100 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln791_46 = zext i1 %p_Result_45 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 101 'zext' 'zext_ln791_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 47)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 102 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln791_47 = zext i1 %p_Result_46 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 103 'zext' 'zext_ln791_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 48)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 104 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln791_48 = zext i1 %p_Result_47 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 105 'zext' 'zext_ln791_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_48 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 49)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 106 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln791_49 = zext i1 %p_Result_48 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 107 'zext' 'zext_ln791_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 50)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 108 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln791_50 = zext i1 %p_Result_49 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 109 'zext' 'zext_ln791_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 51)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 110 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln791_51 = zext i1 %p_Result_50 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 111 'zext' 'zext_ln791_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_51 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 52)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 112 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln791_52 = zext i1 %p_Result_51 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 113 'zext' 'zext_ln791_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 53)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 114 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln791_53 = zext i1 %p_Result_52 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 115 'zext' 'zext_ln791_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_53 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 54)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 116 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln791_54 = zext i1 %p_Result_53 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 117 'zext' 'zext_ln791_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 55)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 118 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln791_55 = zext i1 %p_Result_54 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 119 'zext' 'zext_ln791_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 56)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 120 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln791_56 = zext i1 %p_Result_55 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 121 'zext' 'zext_ln791_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 57)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 122 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln791_57 = zext i1 %p_Result_56 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 123 'zext' 'zext_ln791_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_57 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 58)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 124 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln791_58 = zext i1 %p_Result_57 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 125 'zext' 'zext_ln791_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_58 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 59)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 126 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln791_59 = zext i1 %p_Result_58 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 127 'zext' 'zext_ln791_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_59 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 60)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 128 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln791_60 = zext i1 %p_Result_59 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 129 'zext' 'zext_ln791_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 61)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 130 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln791_61 = zext i1 %p_Result_60 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 131 'zext' 'zext_ln791_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 62)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 132 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln791_62 = zext i1 %p_Result_61 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 133 'zext' 'zext_ln791_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 63)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 134 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln791_63 = zext i1 %p_Result_62 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 135 'zext' 'zext_ln791_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_63 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 64)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 136 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln791_64 = zext i1 %p_Result_63 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 137 'zext' 'zext_ln791_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 65)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 138 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln791_65 = zext i1 %p_Result_64 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 139 'zext' 'zext_ln791_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_65 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 66)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 140 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln791_66 = zext i1 %p_Result_65 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 141 'zext' 'zext_ln791_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_66 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 67)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 142 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln791_67 = zext i1 %p_Result_66 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 143 'zext' 'zext_ln791_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_67 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 68)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 144 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln791_68 = zext i1 %p_Result_67 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 145 'zext' 'zext_ln791_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_68 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 69)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 146 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln791_69 = zext i1 %p_Result_68 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 147 'zext' 'zext_ln791_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_69 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 70)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 148 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln791_70 = zext i1 %p_Result_69 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 149 'zext' 'zext_ln791_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_70 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 71)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 150 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln791_71 = zext i1 %p_Result_70 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 151 'zext' 'zext_ln791_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_71 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 72)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 152 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln791_72 = zext i1 %p_Result_71 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 153 'zext' 'zext_ln791_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_72 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 73)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 154 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln791_73 = zext i1 %p_Result_72 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 155 'zext' 'zext_ln791_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_73 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 74)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 156 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln791_74 = zext i1 %p_Result_73 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 157 'zext' 'zext_ln791_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 75)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 158 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln791_75 = zext i1 %p_Result_74 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 159 'zext' 'zext_ln791_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_75 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 76)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 160 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln791_76 = zext i1 %p_Result_75 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 161 'zext' 'zext_ln791_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_76 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 77)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 162 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln791_77 = zext i1 %p_Result_76 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 163 'zext' 'zext_ln791_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_77 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 78)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 164 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln791_78 = zext i1 %p_Result_77 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 165 'zext' 'zext_ln791_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_78 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 79)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 166 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln791_79 = zext i1 %p_Result_78 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 167 'zext' 'zext_ln791_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 80)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 168 'bitselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln791_80 = zext i1 %p_Result_79 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 169 'zext' 'zext_ln791_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_80 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 81)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 170 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln791_81 = zext i1 %p_Result_80 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 171 'zext' 'zext_ln791_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_81 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 82)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 172 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln791_82 = zext i1 %p_Result_81 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 173 'zext' 'zext_ln791_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_82 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 83)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 174 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln791_83 = zext i1 %p_Result_82 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 175 'zext' 'zext_ln791_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 84)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 176 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln791_84 = zext i1 %p_Result_83 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 177 'zext' 'zext_ln791_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_84 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 85)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 178 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln791_85 = zext i1 %p_Result_84 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 179 'zext' 'zext_ln791_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 86)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 180 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln791_86 = zext i1 %p_Result_85 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 181 'zext' 'zext_ln791_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_86 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 87)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 182 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln791_87 = zext i1 %p_Result_86 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 183 'zext' 'zext_ln791_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_Result_87 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 88)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 184 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln791_88 = zext i1 %p_Result_87 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 185 'zext' 'zext_ln791_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_88 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 89)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 186 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln791_89 = zext i1 %p_Result_88 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 187 'zext' 'zext_ln791_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_89 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 90)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 188 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln791_90 = zext i1 %p_Result_89 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 189 'zext' 'zext_ln791_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_90 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 91)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 190 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln791_91 = zext i1 %p_Result_90 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 191 'zext' 'zext_ln791_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_91 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 92)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 192 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln791_92 = zext i1 %p_Result_91 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 193 'zext' 'zext_ln791_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_92 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 93)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 194 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln791_93 = zext i1 %p_Result_92 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 195 'zext' 'zext_ln791_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_93 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 94)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 196 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln791_94 = zext i1 %p_Result_93 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 197 'zext' 'zext_ln791_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_94 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 95)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 198 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln791_95 = zext i1 %p_Result_94 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 199 'zext' 'zext_ln791_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_95 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 96)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 200 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln791_96 = zext i1 %p_Result_95 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 201 'zext' 'zext_ln791_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_96 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 97)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 202 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln791_97 = zext i1 %p_Result_96 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 203 'zext' 'zext_ln791_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_97 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 98)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 204 'bitselect' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln791_98 = zext i1 %p_Result_97 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 205 'zext' 'zext_ln791_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_98 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 99)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 206 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln791_99 = zext i1 %p_Result_98 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 207 'zext' 'zext_ln791_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_99 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 100)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 208 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln791_100 = zext i1 %p_Result_99 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 209 'zext' 'zext_ln791_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_100 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 101)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 210 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln791_101 = zext i1 %p_Result_100 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 211 'zext' 'zext_ln791_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 102)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 212 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln791_102 = zext i1 %p_Result_101 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 213 'zext' 'zext_ln791_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_102 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 103)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 214 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln791_103 = zext i1 %p_Result_102 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 215 'zext' 'zext_ln791_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_103 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 104)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 216 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln791_104 = zext i1 %p_Result_103 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 217 'zext' 'zext_ln791_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_104 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 105)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 218 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln791_105 = zext i1 %p_Result_104 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 219 'zext' 'zext_ln791_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 106)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 220 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln791_106 = zext i1 %p_Result_105 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 221 'zext' 'zext_ln791_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_106 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 107)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 222 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln791_107 = zext i1 %p_Result_106 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 223 'zext' 'zext_ln791_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_107 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 108)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 224 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln791_108 = zext i1 %p_Result_107 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 225 'zext' 'zext_ln791_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_108 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 109)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 226 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln791_109 = zext i1 %p_Result_108 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 227 'zext' 'zext_ln791_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_109 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 110)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 228 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln791_110 = zext i1 %p_Result_109 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 229 'zext' 'zext_ln791_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_110 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 111)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 230 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln791_111 = zext i1 %p_Result_110 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 231 'zext' 'zext_ln791_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_111 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 112)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 232 'bitselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln791_112 = zext i1 %p_Result_111 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 233 'zext' 'zext_ln791_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_112 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 113)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 234 'bitselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln791_113 = zext i1 %p_Result_112 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 235 'zext' 'zext_ln791_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_113 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 114)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 236 'bitselect' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln791_114 = zext i1 %p_Result_113 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 237 'zext' 'zext_ln791_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_114 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 115)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 238 'bitselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln791_115 = zext i1 %p_Result_114 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 239 'zext' 'zext_ln791_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_115 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 116)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 240 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln791_116 = zext i1 %p_Result_115 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 241 'zext' 'zext_ln791_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_116 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 117)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 242 'bitselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln791_117 = zext i1 %p_Result_116 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 243 'zext' 'zext_ln791_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_117 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 118)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 244 'bitselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln791_118 = zext i1 %p_Result_117 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 245 'zext' 'zext_ln791_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_118 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 119)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 246 'bitselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln791_119 = zext i1 %p_Result_118 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 247 'zext' 'zext_ln791_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_119 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 120)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 248 'bitselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln791_120 = zext i1 %p_Result_119 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 249 'zext' 'zext_ln791_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_120 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 121)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 250 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln791_121 = zext i1 %p_Result_120 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 251 'zext' 'zext_ln791_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_121 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 122)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 252 'bitselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln791_122 = zext i1 %p_Result_121 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 253 'zext' 'zext_ln791_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_122 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 123)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 254 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln791_123 = zext i1 %p_Result_122 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 255 'zext' 'zext_ln791_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_123 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 124)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 256 'bitselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln791_124 = zext i1 %p_Result_123 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 257 'zext' 'zext_ln791_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_124 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 125)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 258 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln791_125 = zext i1 %p_Result_124 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 259 'zext' 'zext_ln791_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_125 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 126)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 260 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln791_126 = zext i1 %p_Result_125 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 261 'zext' 'zext_ln791_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_126 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 127)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 262 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln791_127 = zext i1 %p_Result_126 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 263 'zext' 'zext_ln791_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 128)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 264 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln791_128 = zext i1 %p_Result_127 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 265 'zext' 'zext_ln791_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_128 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 129)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 266 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln791_129 = zext i1 %p_Result_128 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 267 'zext' 'zext_ln791_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_129 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 130)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 268 'bitselect' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln791_130 = zext i1 %p_Result_129 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 269 'zext' 'zext_ln791_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_130 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 131)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 270 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln791_131 = zext i1 %p_Result_130 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 271 'zext' 'zext_ln791_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_131 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 132)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 272 'bitselect' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln791_132 = zext i1 %p_Result_131 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 273 'zext' 'zext_ln791_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_132 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 133)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 274 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln791_133 = zext i1 %p_Result_132 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 275 'zext' 'zext_ln791_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_133 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 134)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 276 'bitselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln791_134 = zext i1 %p_Result_133 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 277 'zext' 'zext_ln791_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_134 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 135)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 278 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln791_135 = zext i1 %p_Result_134 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 279 'zext' 'zext_ln791_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_135 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 136)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 280 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln791_136 = zext i1 %p_Result_135 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 281 'zext' 'zext_ln791_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_136 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 137)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 282 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln791_137 = zext i1 %p_Result_136 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 283 'zext' 'zext_ln791_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_137 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 138)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 284 'bitselect' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln791_138 = zext i1 %p_Result_137 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 285 'zext' 'zext_ln791_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_138 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 139)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 286 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln791_139 = zext i1 %p_Result_138 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 287 'zext' 'zext_ln791_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_139 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 140)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 288 'bitselect' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln791_140 = zext i1 %p_Result_139 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 289 'zext' 'zext_ln791_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_140 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 141)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 290 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln791_141 = zext i1 %p_Result_140 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 291 'zext' 'zext_ln791_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_141 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 142)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 292 'bitselect' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln791_142 = zext i1 %p_Result_141 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 293 'zext' 'zext_ln791_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_142 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 143)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 294 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln791_143 = zext i1 %p_Result_142 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 295 'zext' 'zext_ln791_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_143 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 144)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 296 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln791_144 = zext i1 %p_Result_143 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 297 'zext' 'zext_ln791_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_144 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 145)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 298 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln791_145 = zext i1 %p_Result_144 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 299 'zext' 'zext_ln791_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_145 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 146)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 300 'bitselect' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln791_146 = zext i1 %p_Result_145 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 301 'zext' 'zext_ln791_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_146 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 147)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 302 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln791_147 = zext i1 %p_Result_146 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 303 'zext' 'zext_ln791_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_147 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 148)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 304 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln791_148 = zext i1 %p_Result_147 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 305 'zext' 'zext_ln791_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_148 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 149)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 306 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln791_149 = zext i1 %p_Result_148 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 307 'zext' 'zext_ln791_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_149 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 150)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 308 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln791_150 = zext i1 %p_Result_149 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 309 'zext' 'zext_ln791_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_150 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 151)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 310 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln791_151 = zext i1 %p_Result_150 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 311 'zext' 'zext_ln791_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_151 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 152)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 312 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln791_152 = zext i1 %p_Result_151 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 313 'zext' 'zext_ln791_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_152 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 153)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 314 'bitselect' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln791_153 = zext i1 %p_Result_152 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 315 'zext' 'zext_ln791_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_153 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 154)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 316 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln791_154 = zext i1 %p_Result_153 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 317 'zext' 'zext_ln791_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_154 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 155)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 318 'bitselect' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln791_155 = zext i1 %p_Result_154 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 319 'zext' 'zext_ln791_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_155 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 156)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 320 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln791_156 = zext i1 %p_Result_155 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 321 'zext' 'zext_ln791_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_156 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 157)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 322 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln791_157 = zext i1 %p_Result_156 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 323 'zext' 'zext_ln791_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_157 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 158)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 324 'bitselect' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln791_158 = zext i1 %p_Result_157 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 325 'zext' 'zext_ln791_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_158 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 159)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 326 'bitselect' 'p_Result_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln791_159 = zext i1 %p_Result_158 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 327 'zext' 'zext_ln791_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_159 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 160)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 328 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln791_160 = zext i1 %p_Result_159 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 329 'zext' 'zext_ln791_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_160 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 161)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 330 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln791_161 = zext i1 %p_Result_160 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 331 'zext' 'zext_ln791_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_161 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 162)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 332 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln791_162 = zext i1 %p_Result_161 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 333 'zext' 'zext_ln791_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_162 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 163)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 334 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln791_163 = zext i1 %p_Result_162 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 335 'zext' 'zext_ln791_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 164)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 336 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln791_164 = zext i1 %p_Result_163 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 337 'zext' 'zext_ln791_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_164 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 165)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 338 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln791_165 = zext i1 %p_Result_164 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 339 'zext' 'zext_ln791_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_165 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 166)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 340 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln791_166 = zext i1 %p_Result_165 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 341 'zext' 'zext_ln791_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_166 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 167)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 342 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln791_167 = zext i1 %p_Result_166 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 343 'zext' 'zext_ln791_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_167 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 168)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 344 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln791_168 = zext i1 %p_Result_167 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 345 'zext' 'zext_ln791_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_168 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 169)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 346 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln791_169 = zext i1 %p_Result_168 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 347 'zext' 'zext_ln791_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_169 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 170)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 348 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln791_170 = zext i1 %p_Result_169 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 349 'zext' 'zext_ln791_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_170 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 171)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 350 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln791_171 = zext i1 %p_Result_170 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 351 'zext' 'zext_ln791_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_171 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 172)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 352 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln791_172 = zext i1 %p_Result_171 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 353 'zext' 'zext_ln791_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_172 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 173)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 354 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln791_173 = zext i1 %p_Result_172 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 355 'zext' 'zext_ln791_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_173 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 174)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 356 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln791_174 = zext i1 %p_Result_173 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 357 'zext' 'zext_ln791_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_174 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 175)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 358 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln791_175 = zext i1 %p_Result_174 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 359 'zext' 'zext_ln791_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_175 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 176)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 360 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln791_176 = zext i1 %p_Result_175 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 361 'zext' 'zext_ln791_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_176 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 177)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 362 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln791_177 = zext i1 %p_Result_176 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 363 'zext' 'zext_ln791_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_177 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 178)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 364 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln791_178 = zext i1 %p_Result_177 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 365 'zext' 'zext_ln791_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_178 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 179)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 366 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln791_179 = zext i1 %p_Result_178 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 367 'zext' 'zext_ln791_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_179 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 180)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 368 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln791_180 = zext i1 %p_Result_179 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 369 'zext' 'zext_ln791_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_180 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 181)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 370 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln791_181 = zext i1 %p_Result_180 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 371 'zext' 'zext_ln791_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_181 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 182)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 372 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln791_182 = zext i1 %p_Result_181 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 373 'zext' 'zext_ln791_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%p_Result_182 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 183)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 374 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln791_183 = zext i1 %p_Result_182 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 375 'zext' 'zext_ln791_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%p_Result_183 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 184)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 376 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln791_184 = zext i1 %p_Result_183 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 377 'zext' 'zext_ln791_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%p_Result_184 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 185)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 378 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln791_185 = zext i1 %p_Result_184 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 379 'zext' 'zext_ln791_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%p_Result_185 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 186)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 380 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln791_186 = zext i1 %p_Result_185 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 381 'zext' 'zext_ln791_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_186 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 187)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 382 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln791_187 = zext i1 %p_Result_186 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 383 'zext' 'zext_ln791_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_187 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 188)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 384 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln791_188 = zext i1 %p_Result_187 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 385 'zext' 'zext_ln791_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%p_Result_188 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 189)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 386 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln791_189 = zext i1 %p_Result_188 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 387 'zext' 'zext_ln791_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%p_Result_189 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 190)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 388 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln791_190 = zext i1 %p_Result_189 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 389 'zext' 'zext_ln791_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_190 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 191)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 390 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln791_191 = zext i1 %p_Result_190 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 391 'zext' 'zext_ln791_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%p_Result_191 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 192)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 392 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln791_192 = zext i1 %p_Result_191 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 393 'zext' 'zext_ln791_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%p_Result_192 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 193)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 394 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln791_193 = zext i1 %p_Result_192 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 395 'zext' 'zext_ln791_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_193 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 194)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 396 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln791_194 = zext i1 %p_Result_193 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 397 'zext' 'zext_ln791_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%p_Result_194 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 195)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 398 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %p_Result_194 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 399 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i2 %zext_ln791, %zext_ln791_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 400 'add' 'add_ln22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_1 = add i2 %add_ln22, %zext_ln791_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 401 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_2 = add i2 %zext_ln791_4, %zext_ln791_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 402 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 403 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_3 = add i2 %add_ln22_2, %zext_ln791_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 403 'add' 'add_ln22_3' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_5 = add i2 %zext_ln791_7, %zext_ln791_8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 404 'add' 'add_ln22_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 405 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_6 = add i2 %add_ln22_5, %zext_ln791_6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 405 'add' 'add_ln22_6' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_7 = add i2 %zext_ln791_10, %zext_ln791_11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 406 'add' 'add_ln22_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 407 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_8 = add i2 %add_ln22_7, %zext_ln791_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 407 'add' 'add_ln22_8' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_11 = add i2 %zext_ln791_13, %zext_ln791_14" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 408 'add' 'add_ln22_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 409 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_12 = add i2 %add_ln22_11, %zext_ln791_12" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 409 'add' 'add_ln22_12' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_13 = add i2 %zext_ln791_16, %zext_ln791_17" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 410 'add' 'add_ln22_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_14 = add i2 %add_ln22_13, %zext_ln791_15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 411 'add' 'add_ln22_14' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_16 = add i2 %zext_ln791_19, %zext_ln791_20" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 412 'add' 'add_ln22_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 413 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_17 = add i2 %add_ln22_16, %zext_ln791_18" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 413 'add' 'add_ln22_17' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_18 = add i2 %zext_ln791_22, %zext_ln791_23" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 414 'add' 'add_ln22_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 415 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_19 = add i2 %add_ln22_18, %zext_ln791_21" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 415 'add' 'add_ln22_19' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_23 = add i2 %zext_ln791_25, %zext_ln791_26" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 416 'add' 'add_ln22_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 417 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_24 = add i2 %add_ln22_23, %zext_ln791_24" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 417 'add' 'add_ln22_24' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_25 = add i2 %zext_ln791_28, %zext_ln791_29" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 418 'add' 'add_ln22_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 419 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_26 = add i2 %add_ln22_25, %zext_ln791_27" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 419 'add' 'add_ln22_26' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_28 = add i2 %zext_ln791_31, %zext_ln791_32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 420 'add' 'add_ln22_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 421 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_29 = add i2 %add_ln22_28, %zext_ln791_30" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 421 'add' 'add_ln22_29' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_30 = add i2 %zext_ln791_34, %zext_ln791_35" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 422 'add' 'add_ln22_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 423 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_31 = add i2 %add_ln22_30, %zext_ln791_33" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 423 'add' 'add_ln22_31' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_34 = add i2 %zext_ln791_37, %zext_ln791_38" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 424 'add' 'add_ln22_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 425 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_35 = add i2 %add_ln22_34, %zext_ln791_36" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 425 'add' 'add_ln22_35' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_36 = add i2 %zext_ln791_40, %zext_ln791_41" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 426 'add' 'add_ln22_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 427 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_37 = add i2 %add_ln22_36, %zext_ln791_39" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 427 'add' 'add_ln22_37' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_39 = add i2 %zext_ln791_43, %zext_ln791_44" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 428 'add' 'add_ln22_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 429 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_40 = add i2 %add_ln22_39, %zext_ln791_42" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 429 'add' 'add_ln22_40' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 430 [1/1] (1.56ns)   --->   "%add_ln22_41 = add i2 %zext_ln791_45, %zext_ln791_46" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 430 'add' 'add_ln22_41' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (1.56ns)   --->   "%add_ln22_42 = add i2 %zext_ln791_47, %zext_ln791_48" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 431 'add' 'add_ln22_42' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_48 = add i2 %zext_ln791_50, %zext_ln791_51" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 432 'add' 'add_ln22_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 433 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_49 = add i2 %add_ln22_48, %zext_ln791_49" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 433 'add' 'add_ln22_49' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_50 = add i2 %zext_ln791_53, %zext_ln791_54" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 434 'add' 'add_ln22_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 435 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_51 = add i2 %add_ln22_50, %zext_ln791_52" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 435 'add' 'add_ln22_51' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_53 = add i2 %zext_ln791_56, %zext_ln791_57" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 436 'add' 'add_ln22_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 437 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_54 = add i2 %add_ln22_53, %zext_ln791_55" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 437 'add' 'add_ln22_54' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_55 = add i2 %zext_ln791_59, %zext_ln791_60" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 438 'add' 'add_ln22_55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 439 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_56 = add i2 %add_ln22_55, %zext_ln791_58" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 439 'add' 'add_ln22_56' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_59 = add i2 %zext_ln791_62, %zext_ln791_63" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 440 'add' 'add_ln22_59' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 441 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_60 = add i2 %add_ln22_59, %zext_ln791_61" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 441 'add' 'add_ln22_60' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_61 = add i2 %zext_ln791_65, %zext_ln791_66" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 442 'add' 'add_ln22_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_62 = add i2 %add_ln22_61, %zext_ln791_64" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 443 'add' 'add_ln22_62' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_64 = add i2 %zext_ln791_68, %zext_ln791_69" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 444 'add' 'add_ln22_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 445 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_65 = add i2 %add_ln22_64, %zext_ln791_67" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 445 'add' 'add_ln22_65' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_66 = add i2 %zext_ln791_71, %zext_ln791_72" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 446 'add' 'add_ln22_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 447 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_67 = add i2 %add_ln22_66, %zext_ln791_70" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 447 'add' 'add_ln22_67' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_71 = add i2 %zext_ln791_74, %zext_ln791_75" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 448 'add' 'add_ln22_71' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 449 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_72 = add i2 %add_ln22_71, %zext_ln791_73" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 449 'add' 'add_ln22_72' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_73 = add i2 %zext_ln791_77, %zext_ln791_78" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 450 'add' 'add_ln22_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 451 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_74 = add i2 %add_ln22_73, %zext_ln791_76" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 451 'add' 'add_ln22_74' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_76 = add i2 %zext_ln791_80, %zext_ln791_81" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 452 'add' 'add_ln22_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_77 = add i2 %add_ln22_76, %zext_ln791_79" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 453 'add' 'add_ln22_77' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_78 = add i2 %zext_ln791_83, %zext_ln791_84" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 454 'add' 'add_ln22_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 455 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_79 = add i2 %add_ln22_78, %zext_ln791_82" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 455 'add' 'add_ln22_79' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_82 = add i2 %zext_ln791_86, %zext_ln791_87" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 456 'add' 'add_ln22_82' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 457 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_83 = add i2 %add_ln22_82, %zext_ln791_85" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 457 'add' 'add_ln22_83' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_84 = add i2 %zext_ln791_89, %zext_ln791_90" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 458 'add' 'add_ln22_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 459 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_85 = add i2 %add_ln22_84, %zext_ln791_88" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 459 'add' 'add_ln22_85' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_87 = add i2 %zext_ln791_92, %zext_ln791_93" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 460 'add' 'add_ln22_87' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 461 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_88 = add i2 %add_ln22_87, %zext_ln791_91" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 461 'add' 'add_ln22_88' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 462 [1/1] (1.56ns)   --->   "%add_ln22_89 = add i2 %zext_ln791_94, %zext_ln791_95" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 462 'add' 'add_ln22_89' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (1.56ns)   --->   "%add_ln22_90 = add i2 %zext_ln791_96, %zext_ln791_97" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 463 'add' 'add_ln22_90' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_97 = add i2 %zext_ln791_99, %zext_ln791_100" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 464 'add' 'add_ln22_97' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 465 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_98 = add i2 %add_ln22_97, %zext_ln791_98" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 465 'add' 'add_ln22_98' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_99 = add i2 %zext_ln791_102, %zext_ln791_103" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 466 'add' 'add_ln22_99' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 467 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_100 = add i2 %add_ln22_99, %zext_ln791_101" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 467 'add' 'add_ln22_100' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_102 = add i2 %zext_ln791_105, %zext_ln791_106" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 468 'add' 'add_ln22_102' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 469 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_103 = add i2 %add_ln22_102, %zext_ln791_104" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 469 'add' 'add_ln22_103' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_104 = add i2 %zext_ln791_108, %zext_ln791_109" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 470 'add' 'add_ln22_104' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 471 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_105 = add i2 %add_ln22_104, %zext_ln791_107" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 471 'add' 'add_ln22_105' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_108 = add i2 %zext_ln791_111, %zext_ln791_112" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 472 'add' 'add_ln22_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 473 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_109 = add i2 %add_ln22_108, %zext_ln791_110" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 473 'add' 'add_ln22_109' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_110 = add i2 %zext_ln791_114, %zext_ln791_115" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 474 'add' 'add_ln22_110' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 475 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_111 = add i2 %add_ln22_110, %zext_ln791_113" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 475 'add' 'add_ln22_111' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_113 = add i2 %zext_ln791_117, %zext_ln791_118" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 476 'add' 'add_ln22_113' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 477 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_114 = add i2 %add_ln22_113, %zext_ln791_116" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 477 'add' 'add_ln22_114' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_115 = add i2 %zext_ln791_120, %zext_ln791_121" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 478 'add' 'add_ln22_115' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 479 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_116 = add i2 %add_ln22_115, %zext_ln791_119" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 479 'add' 'add_ln22_116' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_120 = add i2 %zext_ln791_123, %zext_ln791_124" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 480 'add' 'add_ln22_120' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 481 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_121 = add i2 %add_ln22_120, %zext_ln791_122" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 481 'add' 'add_ln22_121' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_122 = add i2 %zext_ln791_126, %zext_ln791_127" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 482 'add' 'add_ln22_122' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 483 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_123 = add i2 %add_ln22_122, %zext_ln791_125" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 483 'add' 'add_ln22_123' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_125 = add i2 %zext_ln791_129, %zext_ln791_130" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 484 'add' 'add_ln22_125' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 485 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_126 = add i2 %add_ln22_125, %zext_ln791_128" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 485 'add' 'add_ln22_126' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_127 = add i2 %zext_ln791_132, %zext_ln791_133" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 486 'add' 'add_ln22_127' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 487 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_128 = add i2 %add_ln22_127, %zext_ln791_131" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 487 'add' 'add_ln22_128' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_131 = add i2 %zext_ln791_135, %zext_ln791_136" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 488 'add' 'add_ln22_131' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 489 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_132 = add i2 %add_ln22_131, %zext_ln791_134" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 489 'add' 'add_ln22_132' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_133 = add i2 %zext_ln791_138, %zext_ln791_139" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 490 'add' 'add_ln22_133' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_134 = add i2 %add_ln22_133, %zext_ln791_137" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 491 'add' 'add_ln22_134' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_136 = add i2 %zext_ln791_141, %zext_ln791_142" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 492 'add' 'add_ln22_136' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 493 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_137 = add i2 %add_ln22_136, %zext_ln791_140" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 493 'add' 'add_ln22_137' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (1.56ns)   --->   "%add_ln22_138 = add i2 %zext_ln791_143, %zext_ln791_144" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 494 'add' 'add_ln22_138' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (1.56ns)   --->   "%add_ln22_139 = add i2 %zext_ln791_145, %zext_ln791_146" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 495 'add' 'add_ln22_139' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_145 = add i2 %zext_ln791_148, %zext_ln791_149" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 496 'add' 'add_ln22_145' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 497 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_146 = add i2 %add_ln22_145, %zext_ln791_147" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 497 'add' 'add_ln22_146' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_147 = add i2 %zext_ln791_151, %zext_ln791_152" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 498 'add' 'add_ln22_147' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 499 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_148 = add i2 %add_ln22_147, %zext_ln791_150" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 499 'add' 'add_ln22_148' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_150 = add i2 %zext_ln791_154, %zext_ln791_155" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 500 'add' 'add_ln22_150' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 501 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_151 = add i2 %add_ln22_150, %zext_ln791_153" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 501 'add' 'add_ln22_151' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_152 = add i2 %zext_ln791_157, %zext_ln791_158" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 502 'add' 'add_ln22_152' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 503 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_153 = add i2 %add_ln22_152, %zext_ln791_156" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 503 'add' 'add_ln22_153' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_156 = add i2 %zext_ln791_160, %zext_ln791_161" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 504 'add' 'add_ln22_156' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 505 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_157 = add i2 %add_ln22_156, %zext_ln791_159" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 505 'add' 'add_ln22_157' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_158 = add i2 %zext_ln791_163, %zext_ln791_164" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 506 'add' 'add_ln22_158' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 507 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_159 = add i2 %add_ln22_158, %zext_ln791_162" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 507 'add' 'add_ln22_159' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_161 = add i2 %zext_ln791_166, %zext_ln791_167" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 508 'add' 'add_ln22_161' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 509 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_162 = add i2 %add_ln22_161, %zext_ln791_165" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 509 'add' 'add_ln22_162' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_163 = add i2 %zext_ln791_169, %zext_ln791_170" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 510 'add' 'add_ln22_163' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 511 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_164 = add i2 %add_ln22_163, %zext_ln791_168" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 511 'add' 'add_ln22_164' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_168 = add i2 %zext_ln791_172, %zext_ln791_173" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 512 'add' 'add_ln22_168' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 513 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_169 = add i2 %add_ln22_168, %zext_ln791_171" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 513 'add' 'add_ln22_169' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_170 = add i2 %zext_ln791_175, %zext_ln791_176" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 514 'add' 'add_ln22_170' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 515 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_171 = add i2 %add_ln22_170, %zext_ln791_174" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 515 'add' 'add_ln22_171' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_173 = add i2 %zext_ln791_178, %zext_ln791_179" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 516 'add' 'add_ln22_173' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 517 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_174 = add i2 %add_ln22_173, %zext_ln791_177" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 517 'add' 'add_ln22_174' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_175 = add i2 %zext_ln791_181, %zext_ln791_182" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 518 'add' 'add_ln22_175' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 519 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_176 = add i2 %add_ln22_175, %zext_ln791_180" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 519 'add' 'add_ln22_176' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_179 = add i2 %zext_ln791_184, %zext_ln791_185" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 520 'add' 'add_ln22_179' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 521 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_180 = add i2 %add_ln22_179, %zext_ln791_183" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 521 'add' 'add_ln22_180' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_181 = add i2 %zext_ln791_187, %zext_ln791_188" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 522 'add' 'add_ln22_181' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_182 = add i2 %add_ln22_181, %zext_ln791_186" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 523 'add' 'add_ln22_182' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_184 = add i2 %zext_ln791_190, %zext_ln791_191" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 524 'add' 'add_ln22_184' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 525 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_185 = add i2 %add_ln22_184, %zext_ln791_189" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 525 'add' 'add_ln22_185' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 526 [1/1] (1.56ns)   --->   "%add_ln22_186 = add i2 %zext_ln791_192, %zext_ln791_193" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 526 'add' 'add_ln22_186' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (1.56ns)   --->   "%add_ln22_187 = add i2 %zext_ln791_194, %zext_ln22" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 527 'add' 'add_ln22_187' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i2 %add_ln22_1 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 528 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i2 %add_ln22_3 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 529 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (1.56ns)   --->   "%add_ln22_4 = add i3 %zext_ln22_2, %zext_ln22_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 530 'add' 'add_ln22_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i3 %add_ln22_4 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 531 'zext' 'zext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i2 %add_ln22_6 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 532 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i2 %add_ln22_8 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 533 'zext' 'zext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (1.56ns)   --->   "%add_ln22_9 = add i3 %zext_ln22_5, %zext_ln22_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 534 'add' 'add_ln22_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i3 %add_ln22_9 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 535 'zext' 'zext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (1.65ns)   --->   "%add_ln22_10 = add i4 %zext_ln22_6, %zext_ln22_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 536 'add' 'add_ln22_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i2 %add_ln22_12 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 537 'zext' 'zext_ln22_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i2 %add_ln22_14 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 538 'zext' 'zext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (1.56ns)   --->   "%add_ln22_15 = add i3 %zext_ln22_9, %zext_ln22_8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 539 'add' 'add_ln22_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i3 %add_ln22_15 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 540 'zext' 'zext_ln22_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i2 %add_ln22_17 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 541 'zext' 'zext_ln22_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i2 %add_ln22_19 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 542 'zext' 'zext_ln22_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (1.56ns)   --->   "%add_ln22_20 = add i3 %zext_ln22_12, %zext_ln22_11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 543 'add' 'add_ln22_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i3 %add_ln22_20 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 544 'zext' 'zext_ln22_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (1.65ns)   --->   "%add_ln22_21 = add i4 %zext_ln22_13, %zext_ln22_10" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 545 'add' 'add_ln22_21' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i2 %add_ln22_24 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 546 'zext' 'zext_ln22_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i2 %add_ln22_26 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 547 'zext' 'zext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (1.56ns)   --->   "%add_ln22_27 = add i3 %zext_ln22_17, %zext_ln22_16" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 548 'add' 'add_ln22_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i3 %add_ln22_27 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 549 'zext' 'zext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i2 %add_ln22_29 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 550 'zext' 'zext_ln22_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i2 %add_ln22_31 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 551 'zext' 'zext_ln22_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (1.56ns)   --->   "%add_ln22_32 = add i3 %zext_ln22_20, %zext_ln22_19" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 552 'add' 'add_ln22_32' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln22_21 = zext i3 %add_ln22_32 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 553 'zext' 'zext_ln22_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (1.65ns)   --->   "%add_ln22_33 = add i4 %zext_ln22_21, %zext_ln22_18" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 554 'add' 'add_ln22_33' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln22_23 = zext i2 %add_ln22_35 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 555 'zext' 'zext_ln22_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln22_24 = zext i2 %add_ln22_37 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 556 'zext' 'zext_ln22_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (1.56ns)   --->   "%add_ln22_38 = add i3 %zext_ln22_24, %zext_ln22_23" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 557 'add' 'add_ln22_38' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln22_26 = zext i2 %add_ln22_40 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 558 'zext' 'zext_ln22_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln22_27 = zext i2 %add_ln22_41 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 559 'zext' 'zext_ln22_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln22_28 = zext i2 %add_ln22_42 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 560 'zext' 'zext_ln22_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_43 = add i3 %zext_ln22_28, %zext_ln22_27" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 561 'add' 'add_ln22_43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 562 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln22_44 = add i3 %add_ln22_43, %zext_ln22_26" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 562 'add' 'add_ln22_44' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln22_33 = zext i2 %add_ln22_49 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 563 'zext' 'zext_ln22_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln22_34 = zext i2 %add_ln22_51 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 564 'zext' 'zext_ln22_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (1.56ns)   --->   "%add_ln22_52 = add i3 %zext_ln22_34, %zext_ln22_33" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 565 'add' 'add_ln22_52' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln22_35 = zext i3 %add_ln22_52 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 566 'zext' 'zext_ln22_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln22_36 = zext i2 %add_ln22_54 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 567 'zext' 'zext_ln22_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln22_37 = zext i2 %add_ln22_56 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 568 'zext' 'zext_ln22_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (1.56ns)   --->   "%add_ln22_57 = add i3 %zext_ln22_37, %zext_ln22_36" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 569 'add' 'add_ln22_57' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln22_38 = zext i3 %add_ln22_57 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 570 'zext' 'zext_ln22_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (1.65ns)   --->   "%add_ln22_58 = add i4 %zext_ln22_38, %zext_ln22_35" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 571 'add' 'add_ln22_58' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln22_40 = zext i2 %add_ln22_60 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 572 'zext' 'zext_ln22_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln22_41 = zext i2 %add_ln22_62 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 573 'zext' 'zext_ln22_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (1.56ns)   --->   "%add_ln22_63 = add i3 %zext_ln22_41, %zext_ln22_40" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 574 'add' 'add_ln22_63' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln22_42 = zext i3 %add_ln22_63 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 575 'zext' 'zext_ln22_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln22_43 = zext i2 %add_ln22_65 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 576 'zext' 'zext_ln22_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln22_44 = zext i2 %add_ln22_67 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 577 'zext' 'zext_ln22_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (1.56ns)   --->   "%add_ln22_68 = add i3 %zext_ln22_44, %zext_ln22_43" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 578 'add' 'add_ln22_68' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln22_45 = zext i3 %add_ln22_68 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 579 'zext' 'zext_ln22_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (1.65ns)   --->   "%add_ln22_69 = add i4 %zext_ln22_45, %zext_ln22_42" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 580 'add' 'add_ln22_69' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln22_48 = zext i2 %add_ln22_72 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 581 'zext' 'zext_ln22_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln22_49 = zext i2 %add_ln22_74 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 582 'zext' 'zext_ln22_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (1.56ns)   --->   "%add_ln22_75 = add i3 %zext_ln22_49, %zext_ln22_48" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 583 'add' 'add_ln22_75' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln22_50 = zext i3 %add_ln22_75 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 584 'zext' 'zext_ln22_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln22_51 = zext i2 %add_ln22_77 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 585 'zext' 'zext_ln22_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln22_52 = zext i2 %add_ln22_79 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 586 'zext' 'zext_ln22_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (1.56ns)   --->   "%add_ln22_80 = add i3 %zext_ln22_52, %zext_ln22_51" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 587 'add' 'add_ln22_80' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln22_53 = zext i3 %add_ln22_80 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 588 'zext' 'zext_ln22_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (1.65ns)   --->   "%add_ln22_81 = add i4 %zext_ln22_53, %zext_ln22_50" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 589 'add' 'add_ln22_81' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln22_55 = zext i2 %add_ln22_83 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 590 'zext' 'zext_ln22_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln22_56 = zext i2 %add_ln22_85 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 591 'zext' 'zext_ln22_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (1.56ns)   --->   "%add_ln22_86 = add i3 %zext_ln22_56, %zext_ln22_55" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 592 'add' 'add_ln22_86' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln22_58 = zext i2 %add_ln22_88 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 593 'zext' 'zext_ln22_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln22_59 = zext i2 %add_ln22_89 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 594 'zext' 'zext_ln22_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln22_60 = zext i2 %add_ln22_90 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 595 'zext' 'zext_ln22_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_91 = add i3 %zext_ln22_60, %zext_ln22_59" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 596 'add' 'add_ln22_91' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 597 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln22_92 = add i3 %add_ln22_91, %zext_ln22_58" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 597 'add' 'add_ln22_92' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln22_66 = zext i2 %add_ln22_98 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 598 'zext' 'zext_ln22_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln22_67 = zext i2 %add_ln22_100 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 599 'zext' 'zext_ln22_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (1.56ns)   --->   "%add_ln22_101 = add i3 %zext_ln22_67, %zext_ln22_66" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 600 'add' 'add_ln22_101' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln22_68 = zext i3 %add_ln22_101 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 601 'zext' 'zext_ln22_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln22_69 = zext i2 %add_ln22_103 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 602 'zext' 'zext_ln22_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln22_70 = zext i2 %add_ln22_105 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 603 'zext' 'zext_ln22_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (1.56ns)   --->   "%add_ln22_106 = add i3 %zext_ln22_70, %zext_ln22_69" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 604 'add' 'add_ln22_106' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln22_71 = zext i3 %add_ln22_106 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 605 'zext' 'zext_ln22_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (1.65ns)   --->   "%add_ln22_107 = add i4 %zext_ln22_71, %zext_ln22_68" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 606 'add' 'add_ln22_107' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln22_73 = zext i2 %add_ln22_109 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 607 'zext' 'zext_ln22_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln22_74 = zext i2 %add_ln22_111 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 608 'zext' 'zext_ln22_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (1.56ns)   --->   "%add_ln22_112 = add i3 %zext_ln22_74, %zext_ln22_73" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 609 'add' 'add_ln22_112' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln22_75 = zext i3 %add_ln22_112 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 610 'zext' 'zext_ln22_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln22_76 = zext i2 %add_ln22_114 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 611 'zext' 'zext_ln22_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln22_77 = zext i2 %add_ln22_116 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 612 'zext' 'zext_ln22_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (1.56ns)   --->   "%add_ln22_117 = add i3 %zext_ln22_77, %zext_ln22_76" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 613 'add' 'add_ln22_117' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln22_78 = zext i3 %add_ln22_117 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 614 'zext' 'zext_ln22_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (1.65ns)   --->   "%add_ln22_118 = add i4 %zext_ln22_78, %zext_ln22_75" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 615 'add' 'add_ln22_118' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln22_81 = zext i2 %add_ln22_121 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 616 'zext' 'zext_ln22_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln22_82 = zext i2 %add_ln22_123 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 617 'zext' 'zext_ln22_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (1.56ns)   --->   "%add_ln22_124 = add i3 %zext_ln22_82, %zext_ln22_81" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 618 'add' 'add_ln22_124' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln22_83 = zext i3 %add_ln22_124 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 619 'zext' 'zext_ln22_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln22_84 = zext i2 %add_ln22_126 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 620 'zext' 'zext_ln22_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln22_85 = zext i2 %add_ln22_128 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 621 'zext' 'zext_ln22_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (1.56ns)   --->   "%add_ln22_129 = add i3 %zext_ln22_85, %zext_ln22_84" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 622 'add' 'add_ln22_129' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln22_86 = zext i3 %add_ln22_129 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 623 'zext' 'zext_ln22_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (1.65ns)   --->   "%add_ln22_130 = add i4 %zext_ln22_86, %zext_ln22_83" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 624 'add' 'add_ln22_130' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln22_88 = zext i2 %add_ln22_132 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 625 'zext' 'zext_ln22_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln22_89 = zext i2 %add_ln22_134 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 626 'zext' 'zext_ln22_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (1.56ns)   --->   "%add_ln22_135 = add i3 %zext_ln22_89, %zext_ln22_88" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 627 'add' 'add_ln22_135' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln22_91 = zext i2 %add_ln22_137 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 628 'zext' 'zext_ln22_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln22_92 = zext i2 %add_ln22_138 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 629 'zext' 'zext_ln22_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln22_93 = zext i2 %add_ln22_139 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 630 'zext' 'zext_ln22_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_140 = add i3 %zext_ln22_93, %zext_ln22_92" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 631 'add' 'add_ln22_140' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 632 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln22_141 = add i3 %add_ln22_140, %zext_ln22_91" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 632 'add' 'add_ln22_141' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln22_98 = zext i2 %add_ln22_146 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 633 'zext' 'zext_ln22_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln22_99 = zext i2 %add_ln22_148 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 634 'zext' 'zext_ln22_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (1.56ns)   --->   "%add_ln22_149 = add i3 %zext_ln22_99, %zext_ln22_98" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 635 'add' 'add_ln22_149' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln22_100 = zext i3 %add_ln22_149 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 636 'zext' 'zext_ln22_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln22_101 = zext i2 %add_ln22_151 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 637 'zext' 'zext_ln22_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln22_102 = zext i2 %add_ln22_153 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 638 'zext' 'zext_ln22_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.56ns)   --->   "%add_ln22_154 = add i3 %zext_ln22_102, %zext_ln22_101" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 639 'add' 'add_ln22_154' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln22_103 = zext i3 %add_ln22_154 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 640 'zext' 'zext_ln22_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (1.65ns)   --->   "%add_ln22_155 = add i4 %zext_ln22_103, %zext_ln22_100" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 641 'add' 'add_ln22_155' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln22_105 = zext i2 %add_ln22_157 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 642 'zext' 'zext_ln22_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln22_106 = zext i2 %add_ln22_159 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 643 'zext' 'zext_ln22_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (1.56ns)   --->   "%add_ln22_160 = add i3 %zext_ln22_106, %zext_ln22_105" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 644 'add' 'add_ln22_160' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln22_107 = zext i3 %add_ln22_160 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 645 'zext' 'zext_ln22_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln22_108 = zext i2 %add_ln22_162 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 646 'zext' 'zext_ln22_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln22_109 = zext i2 %add_ln22_164 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 647 'zext' 'zext_ln22_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (1.56ns)   --->   "%add_ln22_165 = add i3 %zext_ln22_109, %zext_ln22_108" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 648 'add' 'add_ln22_165' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln22_110 = zext i3 %add_ln22_165 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 649 'zext' 'zext_ln22_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (1.65ns)   --->   "%add_ln22_166 = add i4 %zext_ln22_110, %zext_ln22_107" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 650 'add' 'add_ln22_166' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln22_113 = zext i2 %add_ln22_169 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 651 'zext' 'zext_ln22_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln22_114 = zext i2 %add_ln22_171 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 652 'zext' 'zext_ln22_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (1.56ns)   --->   "%add_ln22_172 = add i3 %zext_ln22_114, %zext_ln22_113" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 653 'add' 'add_ln22_172' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln22_115 = zext i3 %add_ln22_172 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 654 'zext' 'zext_ln22_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln22_116 = zext i2 %add_ln22_174 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 655 'zext' 'zext_ln22_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln22_117 = zext i2 %add_ln22_176 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 656 'zext' 'zext_ln22_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (1.56ns)   --->   "%add_ln22_177 = add i3 %zext_ln22_117, %zext_ln22_116" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 657 'add' 'add_ln22_177' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln22_118 = zext i3 %add_ln22_177 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 658 'zext' 'zext_ln22_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (1.65ns)   --->   "%add_ln22_178 = add i4 %zext_ln22_118, %zext_ln22_115" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 659 'add' 'add_ln22_178' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln22_120 = zext i2 %add_ln22_180 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 660 'zext' 'zext_ln22_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln22_121 = zext i2 %add_ln22_182 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 661 'zext' 'zext_ln22_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (1.56ns)   --->   "%add_ln22_183 = add i3 %zext_ln22_121, %zext_ln22_120" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 662 'add' 'add_ln22_183' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln22_123 = zext i2 %add_ln22_185 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 663 'zext' 'zext_ln22_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln22_124 = zext i2 %add_ln22_186 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 664 'zext' 'zext_ln22_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln22_125 = zext i2 %add_ln22_187 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 665 'zext' 'zext_ln22_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_188 = add i3 %zext_ln22_125, %zext_ln22_124" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 666 'add' 'add_ln22_188' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 667 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln22_189 = add i3 %add_ln22_188, %zext_ln22_123" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 667 'add' 'add_ln22_189' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i4 %add_ln22_10 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 668 'zext' 'zext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i4 %add_ln22_21 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 669 'zext' 'zext_ln22_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (1.73ns)   --->   "%add_ln22_22 = add i5 %zext_ln22_14, %zext_ln22_7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 670 'add' 'add_ln22_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln22_22 = zext i4 %add_ln22_33 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 671 'zext' 'zext_ln22_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln22_25 = zext i3 %add_ln22_38 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 672 'zext' 'zext_ln22_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln22_29 = zext i3 %add_ln22_44 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 673 'zext' 'zext_ln22_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (1.65ns)   --->   "%add_ln22_45 = add i4 %zext_ln22_29, %zext_ln22_25" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 674 'add' 'add_ln22_45' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln22_30 = zext i4 %add_ln22_45 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 675 'zext' 'zext_ln22_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (1.73ns)   --->   "%add_ln22_46 = add i5 %zext_ln22_30, %zext_ln22_22" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 676 'add' 'add_ln22_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln22_39 = zext i4 %add_ln22_58 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 677 'zext' 'zext_ln22_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln22_46 = zext i4 %add_ln22_69 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 678 'zext' 'zext_ln22_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (1.73ns)   --->   "%add_ln22_70 = add i5 %zext_ln22_46, %zext_ln22_39" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 679 'add' 'add_ln22_70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln22_54 = zext i4 %add_ln22_81 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 680 'zext' 'zext_ln22_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln22_57 = zext i3 %add_ln22_86 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 681 'zext' 'zext_ln22_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln22_61 = zext i3 %add_ln22_92 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 682 'zext' 'zext_ln22_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (1.65ns)   --->   "%add_ln22_93 = add i4 %zext_ln22_61, %zext_ln22_57" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 683 'add' 'add_ln22_93' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln22_62 = zext i4 %add_ln22_93 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 684 'zext' 'zext_ln22_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (1.73ns)   --->   "%add_ln22_94 = add i5 %zext_ln22_62, %zext_ln22_54" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 685 'add' 'add_ln22_94' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln22_72 = zext i4 %add_ln22_107 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 686 'zext' 'zext_ln22_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln22_79 = zext i4 %add_ln22_118 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 687 'zext' 'zext_ln22_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (1.73ns)   --->   "%add_ln22_119 = add i5 %zext_ln22_79, %zext_ln22_72" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 688 'add' 'add_ln22_119' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln22_87 = zext i4 %add_ln22_130 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 689 'zext' 'zext_ln22_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln22_90 = zext i3 %add_ln22_135 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 690 'zext' 'zext_ln22_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln22_94 = zext i3 %add_ln22_141 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 691 'zext' 'zext_ln22_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (1.65ns)   --->   "%add_ln22_142 = add i4 %zext_ln22_94, %zext_ln22_90" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 692 'add' 'add_ln22_142' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln22_95 = zext i4 %add_ln22_142 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 693 'zext' 'zext_ln22_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (1.73ns)   --->   "%add_ln22_143 = add i5 %zext_ln22_95, %zext_ln22_87" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 694 'add' 'add_ln22_143' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln22_104 = zext i4 %add_ln22_155 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 695 'zext' 'zext_ln22_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln22_111 = zext i4 %add_ln22_166 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 696 'zext' 'zext_ln22_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (1.73ns)   --->   "%add_ln22_167 = add i5 %zext_ln22_111, %zext_ln22_104" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 697 'add' 'add_ln22_167' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln22_119 = zext i4 %add_ln22_178 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 698 'zext' 'zext_ln22_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln22_122 = zext i3 %add_ln22_183 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 699 'zext' 'zext_ln22_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln22_126 = zext i3 %add_ln22_189 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 700 'zext' 'zext_ln22_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (1.65ns)   --->   "%add_ln22_190 = add i4 %zext_ln22_126, %zext_ln22_122" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 701 'add' 'add_ln22_190' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln22_127 = zext i4 %add_ln22_190 to i5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 702 'zext' 'zext_ln22_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (1.73ns)   --->   "%add_ln22_191 = add i5 %zext_ln22_127, %zext_ln22_119" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 703 'add' 'add_ln22_191' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i5 %add_ln22_22 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 704 'zext' 'zext_ln22_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln22_31 = zext i5 %add_ln22_46 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 705 'zext' 'zext_ln22_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (1.78ns)   --->   "%add_ln22_47 = add i6 %zext_ln22_31, %zext_ln22_15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 706 'add' 'add_ln22_47' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln22_47 = zext i5 %add_ln22_70 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 707 'zext' 'zext_ln22_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln22_63 = zext i5 %add_ln22_94 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 708 'zext' 'zext_ln22_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (1.78ns)   --->   "%add_ln22_95 = add i6 %zext_ln22_63, %zext_ln22_47" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 709 'add' 'add_ln22_95' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln22_80 = zext i5 %add_ln22_119 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 710 'zext' 'zext_ln22_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln22_96 = zext i5 %add_ln22_143 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 711 'zext' 'zext_ln22_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (1.78ns)   --->   "%add_ln22_144 = add i6 %zext_ln22_96, %zext_ln22_80" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 712 'add' 'add_ln22_144' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln22_112 = zext i5 %add_ln22_167 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 713 'zext' 'zext_ln22_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln22_128 = zext i5 %add_ln22_191 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 714 'zext' 'zext_ln22_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (1.78ns)   --->   "%add_ln22_192 = add i6 %zext_ln22_128, %zext_ln22_112" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 715 'add' 'add_ln22_192' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln22_32 = zext i6 %add_ln22_47 to i7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 716 'zext' 'zext_ln22_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln22_64 = zext i6 %add_ln22_95 to i7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 717 'zext' 'zext_ln22_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (1.82ns)   --->   "%add_ln22_96 = add i7 %zext_ln22_64, %zext_ln22_32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 718 'add' 'add_ln22_96' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln22_97 = zext i6 %add_ln22_144 to i7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 719 'zext' 'zext_ln22_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln22_129 = zext i6 %add_ln22_192 to i7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 720 'zext' 'zext_ln22_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (1.82ns)   --->   "%add_ln22_193 = add i7 %zext_ln22_129, %zext_ln22_97" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 721 'add' 'add_ln22_193' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln22_65 = zext i7 %add_ln22_96 to i8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 722 'zext' 'zext_ln22_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln22_130 = zext i7 %add_ln22_193 to i8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 723 'zext' 'zext_ln22_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 724 [1/1] (1.87ns)   --->   "%add_ln22_194 = add i8 %zext_ln22_130, %zext_ln22_65" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22]   --->   Operation 724 'add' 'add_ln22_194' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "ret i8 %add_ln22_194" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:24]   --->   Operation 725 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.07ns
The critical path consists of the following:
	wire read on port 'x_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [2]  (0 ns)
	'add' operation ('add_ln22', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [395]  (0 ns)
	'add' operation ('add_ln22_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [396]  (2.07 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'add' operation ('add_ln22_4', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [401]  (1.56 ns)
	'add' operation ('add_ln22_10', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [411]  (1.65 ns)

 <State 3>: 3.38ns
The critical path consists of the following:
	'add' operation ('add_ln22_45', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [469]  (1.65 ns)
	'add' operation ('add_ln22_46', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [471]  (1.74 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln22_47', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [473]  (1.78 ns)

 <State 5>: 1.83ns
The critical path consists of the following:
	'add' operation ('add_ln22_96', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [555]  (1.83 ns)

 <State 6>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln22_194', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22) [719]  (1.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
