
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009910  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014c8  08009ac0  08009ac0  0000aac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af88  0800af88  0000cbb8  2**0
                  CONTENTS
  4 .ARM          00000008  0800af88  0800af88  0000bf88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af90  0800af90  0000cbb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af90  0800af90  0000bf90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af94  0800af94  0000bf94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000bb8  20000000  0800af98  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000cbb8  2**0
                  CONTENTS
 10 .bss          00000fd0  20000bb8  20000bb8  0000cbb8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001b88  20001b88  0000cbb8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000cbb8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005974a  00000000  00000000  0000cbe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005df9  00000000  00000000  00066332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003eb0  00000000  00000000  0006c130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002f59  00000000  00000000  0006ffe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002896c  00000000  00000000  00072f39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e181  00000000  00000000  0009b8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f83c6  00000000  00000000  000c9a26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c1dec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00011544  00000000  00000000  001c1e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  001d3374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000bb8 	.word	0x20000bb8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009aa8 	.word	0x08009aa8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000bbc 	.word	0x20000bbc
 80001ec:	08009aa8 	.word	0x08009aa8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <LED_Init>:
};

GPIO_PinState cell_led_states[NUM_CELL_LEDS];

// Initialize all LEDs (set to OFF)
void LED_Init(void) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000586:	2300      	movs	r3, #0
 8000588:	73fb      	strb	r3, [r7, #15]
 800058a:	e00f      	b.n	80005ac <LED_Init+0x2c>
        HAL_GPIO_WritePin(leds[i].port, leds[i].pin, GPIO_PIN_RESET);
 800058c:	7bfb      	ldrb	r3, [r7, #15]
 800058e:	4a33      	ldr	r2, [pc, #204]	@ (800065c <LED_Init+0xdc>)
 8000590:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000594:	7bfb      	ldrb	r3, [r7, #15]
 8000596:	4a31      	ldr	r2, [pc, #196]	@ (800065c <LED_Init+0xdc>)
 8000598:	00db      	lsls	r3, r3, #3
 800059a:	4413      	add	r3, r2
 800059c:	889b      	ldrh	r3, [r3, #4]
 800059e:	2200      	movs	r2, #0
 80005a0:	4619      	mov	r1, r3
 80005a2:	f005 fb87 	bl	8005cb4 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 80005a6:	7bfb      	ldrb	r3, [r7, #15]
 80005a8:	3301      	adds	r3, #1
 80005aa:	73fb      	strb	r3, [r7, #15]
 80005ac:	7bfb      	ldrb	r3, [r7, #15]
 80005ae:	2b09      	cmp	r3, #9
 80005b0:	d9ec      	bls.n	800058c <LED_Init+0xc>
    }

    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 80005b2:	2300      	movs	r3, #0
 80005b4:	73bb      	strb	r3, [r7, #14]
 80005b6:	e00f      	b.n	80005d8 <LED_Init+0x58>
        HAL_GPIO_WritePin(comm_leds[i].port, comm_leds[i].pin, GPIO_PIN_RESET);
 80005b8:	7bbb      	ldrb	r3, [r7, #14]
 80005ba:	4a29      	ldr	r2, [pc, #164]	@ (8000660 <LED_Init+0xe0>)
 80005bc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80005c0:	7bbb      	ldrb	r3, [r7, #14]
 80005c2:	4a27      	ldr	r2, [pc, #156]	@ (8000660 <LED_Init+0xe0>)
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	4413      	add	r3, r2
 80005c8:	889b      	ldrh	r3, [r3, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	4619      	mov	r1, r3
 80005ce:	f005 fb71 	bl	8005cb4 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 80005d2:	7bbb      	ldrb	r3, [r7, #14]
 80005d4:	3301      	adds	r3, #1
 80005d6:	73bb      	strb	r3, [r7, #14]
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	2b03      	cmp	r3, #3
 80005dc:	d9ec      	bls.n	80005b8 <LED_Init+0x38>
    }

    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 80005de:	2300      	movs	r3, #0
 80005e0:	737b      	strb	r3, [r7, #13]
 80005e2:	e00f      	b.n	8000604 <LED_Init+0x84>
        HAL_GPIO_WritePin(temp_leds[i].port, temp_leds[i].pin, GPIO_PIN_SET); // Active low
 80005e4:	7b7b      	ldrb	r3, [r7, #13]
 80005e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000664 <LED_Init+0xe4>)
 80005e8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80005ec:	7b7b      	ldrb	r3, [r7, #13]
 80005ee:	4a1d      	ldr	r2, [pc, #116]	@ (8000664 <LED_Init+0xe4>)
 80005f0:	00db      	lsls	r3, r3, #3
 80005f2:	4413      	add	r3, r2
 80005f4:	889b      	ldrh	r3, [r3, #4]
 80005f6:	2201      	movs	r2, #1
 80005f8:	4619      	mov	r1, r3
 80005fa:	f005 fb5b 	bl	8005cb4 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 80005fe:	7b7b      	ldrb	r3, [r7, #13]
 8000600:	3301      	adds	r3, #1
 8000602:	737b      	strb	r3, [r7, #13]
 8000604:	7b7b      	ldrb	r3, [r7, #13]
 8000606:	2b05      	cmp	r3, #5
 8000608:	d9ec      	bls.n	80005e4 <LED_Init+0x64>
    }

    // Initialize cell LED states and set hardware LEDs to OFF
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800060a:	2300      	movs	r3, #0
 800060c:	733b      	strb	r3, [r7, #12]
 800060e:	e01d      	b.n	800064c <LED_Init+0xcc>
        cell_led_states[i] = GPIO_PIN_SET; // Assume LEDs are off (active-low logic)
 8000610:	7b3b      	ldrb	r3, [r7, #12]
 8000612:	4a15      	ldr	r2, [pc, #84]	@ (8000668 <LED_Init+0xe8>)
 8000614:	2101      	movs	r1, #1
 8000616:	54d1      	strb	r1, [r2, r3]
        I2C_HandleTypeDef *i2c_handle = cell_leds[i].i2c_handle;
 8000618:	7b3b      	ldrb	r3, [r7, #12]
 800061a:	4a14      	ldr	r2, [pc, #80]	@ (800066c <LED_Init+0xec>)
 800061c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000620:	60bb      	str	r3, [r7, #8]
        uint8_t expander_id = cell_leds[i].expander_id;
 8000622:	7b3b      	ldrb	r3, [r7, #12]
 8000624:	4a11      	ldr	r2, [pc, #68]	@ (800066c <LED_Init+0xec>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	791b      	ldrb	r3, [r3, #4]
 800062c:	71fb      	strb	r3, [r7, #7]
        uint16_t pin = cell_leds[i].pin;
 800062e:	7b3b      	ldrb	r3, [r7, #12]
 8000630:	4a0e      	ldr	r2, [pc, #56]	@ (800066c <LED_Init+0xec>)
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	4413      	add	r3, r2
 8000636:	88db      	ldrh	r3, [r3, #6]
 8000638:	80bb      	strh	r3, [r7, #4]

        // Ensure LEDs are turned off at initialization
        Expander_SetPinState(i2c_handle, expander_id, pin, GPIO_PIN_SET); // Active low
 800063a:	88ba      	ldrh	r2, [r7, #4]
 800063c:	79f9      	ldrb	r1, [r7, #7]
 800063e:	2301      	movs	r3, #1
 8000640:	68b8      	ldr	r0, [r7, #8]
 8000642:	f002 f84f 	bl	80026e4 <Expander_SetPinState>
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 8000646:	7b3b      	ldrb	r3, [r7, #12]
 8000648:	3301      	adds	r3, #1
 800064a:	733b      	strb	r3, [r7, #12]
 800064c:	7b3b      	ldrb	r3, [r7, #12]
 800064e:	2b17      	cmp	r3, #23
 8000650:	d9de      	bls.n	8000610 <LED_Init+0x90>
    }

}
 8000652:	bf00      	nop
 8000654:	bf00      	nop
 8000656:	3710      	adds	r7, #16
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000000 	.word	0x20000000
 8000660:	20000050 	.word	0x20000050
 8000664:	20000070 	.word	0x20000070
 8000668:	20000bdc 	.word	0x20000bdc
 800066c:	200000a0 	.word	0x200000a0

08000670 <LED_Toggle>:
        HAL_GPIO_WritePin(leds[led - 1].port, leds[led - 1].pin, (state == High) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

// Toggle a specific LED
void LED_Toggle(LED_ID led) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	71fb      	strb	r3, [r7, #7]
    if (led <= NUM_LEDS) {
 800067a:	79fb      	ldrb	r3, [r7, #7]
 800067c:	2b0a      	cmp	r3, #10
 800067e:	d80e      	bhi.n	800069e <LED_Toggle+0x2e>
        HAL_GPIO_TogglePin(leds[led - 1].port, leds[led - 1].pin);
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	3b01      	subs	r3, #1
 8000684:	4a08      	ldr	r2, [pc, #32]	@ (80006a8 <LED_Toggle+0x38>)
 8000686:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	3b01      	subs	r3, #1
 800068e:	4906      	ldr	r1, [pc, #24]	@ (80006a8 <LED_Toggle+0x38>)
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	440b      	add	r3, r1
 8000694:	889b      	ldrh	r3, [r3, #4]
 8000696:	4619      	mov	r1, r3
 8000698:	4610      	mov	r0, r2
 800069a:	f005 fb24 	bl	8005ce6 <HAL_GPIO_TogglePin>
    }
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000000 	.word	0x20000000

080006ac <Push_ButtonHandler>:

    return id;
}

void Push_ButtonHandler(uint16_t GPIO_Pin)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	80fb      	strh	r3, [r7, #6]
    currentTime = HAL_GetTick();
 80006b6:	f004 fc49 	bl	8004f4c <HAL_GetTick>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a14      	ldr	r2, [pc, #80]	@ (8000710 <Push_ButtonHandler+0x64>)
 80006be:	6013      	str	r3, [r2, #0]

    for(int j = 0; j < 4; j++) {
 80006c0:	2300      	movs	r3, #0
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	e01c      	b.n	8000700 <Push_ButtonHandler+0x54>
        if((GPIO_Pin == BUTTON_PINS[j]) && (currentTime - previousTime > 150)) {
 80006c6:	4a13      	ldr	r2, [pc, #76]	@ (8000714 <Push_ButtonHandler+0x68>)
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006ce:	88fa      	ldrh	r2, [r7, #6]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d112      	bne.n	80006fa <Push_ButtonHandler+0x4e>
 80006d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <Push_ButtonHandler+0x64>)
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <Push_ButtonHandler+0x6c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	2b96      	cmp	r3, #150	@ 0x96
 80006e0:	d90b      	bls.n	80006fa <Push_ButtonHandler+0x4e>
//        	Menu_Handler(j);
            LED_Toggle(j+1);  // Keep your existing LED toggle
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	3301      	adds	r3, #1
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ffc0 	bl	8000670 <LED_Toggle>
            previousTime = currentTime;
 80006f0:	4b07      	ldr	r3, [pc, #28]	@ (8000710 <Push_ButtonHandler+0x64>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a08      	ldr	r2, [pc, #32]	@ (8000718 <Push_ButtonHandler+0x6c>)
 80006f6:	6013      	str	r3, [r2, #0]
            break;
 80006f8:	e006      	b.n	8000708 <Push_ButtonHandler+0x5c>
    for(int j = 0; j < 4; j++) {
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	3301      	adds	r3, #1
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	2b03      	cmp	r3, #3
 8000704:	dddf      	ble.n	80006c6 <Push_ButtonHandler+0x1a>
        }
    }
}
 8000706:	bf00      	nop
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000bd4 	.word	0x20000bd4
 8000714:	08009b4c 	.word	0x08009b4c
 8000718:	20000bd8 	.word	0x20000bd8

0800071c <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	607b      	str	r3, [r7, #4]
 8000726:	460b      	mov	r3, r1
 8000728:	72fb      	strb	r3, [r7, #11]
 800072a:	4613      	mov	r3, r2
 800072c:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 800072e:	7afb      	ldrb	r3, [r7, #11]
 8000730:	2b4b      	cmp	r3, #75	@ 0x4b
 8000732:	d01a      	beq.n	800076a <u8x8_stm32_gpio_and_delay+0x4e>
 8000734:	2b4b      	cmp	r3, #75	@ 0x4b
 8000736:	dc1f      	bgt.n	8000778 <u8x8_stm32_gpio_and_delay+0x5c>
 8000738:	2b4a      	cmp	r3, #74	@ 0x4a
 800073a:	d00f      	beq.n	800075c <u8x8_stm32_gpio_and_delay+0x40>
 800073c:	2b4a      	cmp	r3, #74	@ 0x4a
 800073e:	dc1b      	bgt.n	8000778 <u8x8_stm32_gpio_and_delay+0x5c>
 8000740:	2b28      	cmp	r3, #40	@ 0x28
 8000742:	d002      	beq.n	800074a <u8x8_stm32_gpio_and_delay+0x2e>
 8000744:	2b29      	cmp	r3, #41	@ 0x29
 8000746:	d004      	beq.n	8000752 <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8000748:	e016      	b.n	8000778 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 800074a:	2002      	movs	r0, #2
 800074c:	f004 fc0a 	bl	8004f64 <HAL_Delay>
            break;
 8000750:	e013      	b.n	800077a <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 8000752:	7abb      	ldrb	r3, [r7, #10]
 8000754:	4618      	mov	r0, r3
 8000756:	f004 fc05 	bl	8004f64 <HAL_Delay>
            break;
 800075a:	e00e      	b.n	800077a <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 800075c:	7abb      	ldrb	r3, [r7, #10]
 800075e:	461a      	mov	r2, r3
 8000760:	2108      	movs	r1, #8
 8000762:	4808      	ldr	r0, [pc, #32]	@ (8000784 <u8x8_stm32_gpio_and_delay+0x68>)
 8000764:	f005 faa6 	bl	8005cb4 <HAL_GPIO_WritePin>
            break;
 8000768:	e007      	b.n	800077a <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 800076a:	7abb      	ldrb	r3, [r7, #10]
 800076c:	461a      	mov	r2, r3
 800076e:	2104      	movs	r1, #4
 8000770:	4804      	ldr	r0, [pc, #16]	@ (8000784 <u8x8_stm32_gpio_and_delay+0x68>)
 8000772:	f005 fa9f 	bl	8005cb4 <HAL_GPIO_WritePin>
            break;
 8000776:	e000      	b.n	800077a <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8000778:	bf00      	nop
    }
    return 1U;
 800077a:	2301      	movs	r3, #1
}
 800077c:	4618      	mov	r0, r3
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40021800 	.word	0x40021800

08000788 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	460b      	mov	r3, r1
 8000794:	72fb      	strb	r3, [r7, #11]
 8000796:	4613      	mov	r3, r2
 8000798:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 800079a:	2301      	movs	r3, #1
 800079c:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 800079e:	7afb      	ldrb	r3, [r7, #11]
 80007a0:	3b14      	subs	r3, #20
 80007a2:	2b0c      	cmp	r3, #12
 80007a4:	d83e      	bhi.n	8000824 <u8x8_byte_4wire_hw_spi+0x9c>
 80007a6:	a201      	add	r2, pc, #4	@ (adr r2, 80007ac <u8x8_byte_4wire_hw_spi+0x24>)
 80007a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ac:	0800082b 	.word	0x0800082b
 80007b0:	08000825 	.word	0x08000825
 80007b4:	08000825 	.word	0x08000825
 80007b8:	080007e1 	.word	0x080007e1
 80007bc:	08000801 	.word	0x08000801
 80007c0:	08000813 	.word	0x08000813
 80007c4:	08000825 	.word	0x08000825
 80007c8:	08000825 	.word	0x08000825
 80007cc:	08000825 	.word	0x08000825
 80007d0:	08000825 	.word	0x08000825
 80007d4:	08000825 	.word	0x08000825
 80007d8:	08000825 	.word	0x08000825
 80007dc:	080007f3 	.word	0x080007f3
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 80007e0:	7abb      	ldrb	r3, [r7, #10]
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007e8:	6879      	ldr	r1, [r7, #4]
 80007ea:	4813      	ldr	r0, [pc, #76]	@ (8000838 <u8x8_byte_4wire_hw_spi+0xb0>)
 80007ec:	f007 f82f 	bl	800784e <HAL_SPI_Transmit>
            break;
 80007f0:	e01c      	b.n	800082c <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 80007f2:	7abb      	ldrb	r3, [r7, #10]
 80007f4:	461a      	mov	r2, r3
 80007f6:	2108      	movs	r1, #8
 80007f8:	4810      	ldr	r0, [pc, #64]	@ (800083c <u8x8_byte_4wire_hw_spi+0xb4>)
 80007fa:	f005 fa5b 	bl	8005cb4 <HAL_GPIO_WritePin>
            break;
 80007fe:	e015      	b.n	800082c <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	461a      	mov	r2, r3
 8000808:	2104      	movs	r1, #4
 800080a:	480d      	ldr	r0, [pc, #52]	@ (8000840 <u8x8_byte_4wire_hw_spi+0xb8>)
 800080c:	f005 fa52 	bl	8005cb4 <HAL_GPIO_WritePin>
            break;
 8000810:	e00c      	b.n	800082c <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	785b      	ldrb	r3, [r3, #1]
 8000818:	461a      	mov	r2, r3
 800081a:	2104      	movs	r1, #4
 800081c:	4808      	ldr	r0, [pc, #32]	@ (8000840 <u8x8_byte_4wire_hw_spi+0xb8>)
 800081e:	f005 fa49 	bl	8005cb4 <HAL_GPIO_WritePin>
            break;
 8000822:	e003      	b.n	800082c <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8000824:	2300      	movs	r3, #0
 8000826:	75fb      	strb	r3, [r7, #23]
            break;
 8000828:	e000      	b.n	800082c <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 800082a:	bf00      	nop
    }
    return retVal;
 800082c:	7dfb      	ldrb	r3, [r7, #23]
}
 800082e:	4618      	mov	r0, r3
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20001850 	.word	0x20001850
 800083c:	40021800 	.word	0x40021800
 8000840:	40020c00 	.word	0x40020c00

08000844 <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2110      	movs	r1, #16
 800084c:	480c      	ldr	r0, [pc, #48]	@ (8000880 <Display_Init+0x3c>)
 800084e:	f005 fa31 	bl	8005cb4 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <Display_Init+0x40>)
 8000854:	4a0c      	ldr	r2, [pc, #48]	@ (8000888 <Display_Init+0x44>)
 8000856:	490d      	ldr	r1, [pc, #52]	@ (800088c <Display_Init+0x48>)
 8000858:	480d      	ldr	r0, [pc, #52]	@ (8000890 <Display_Init+0x4c>)
 800085a:	f000 fa25 	bl	8000ca8 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 800085e:	480c      	ldr	r0, [pc, #48]	@ (8000890 <Display_Init+0x4c>)
 8000860:	f001 fe30 	bl	80024c4 <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8000864:	2100      	movs	r1, #0
 8000866:	480a      	ldr	r0, [pc, #40]	@ (8000890 <Display_Init+0x4c>)
 8000868:	f001 fe3b 	bl	80024e2 <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 800086c:	4808      	ldr	r0, [pc, #32]	@ (8000890 <Display_Init+0x4c>)
 800086e:	f000 f9f5 	bl	8000c5c <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 8000872:	2178      	movs	r1, #120	@ 0x78
 8000874:	4806      	ldr	r0, [pc, #24]	@ (8000890 <Display_Init+0x4c>)
 8000876:	f001 fe45 	bl	8002504 <u8x8_SetContrast>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40021800 	.word	0x40021800
 8000884:	0800071d 	.word	0x0800071d
 8000888:	08000789 	.word	0x08000789
 800088c:	0800aa74 	.word	0x0800aa74
 8000890:	20000bf4 	.word	0x20000bf4

08000894 <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 800089a:	4824      	ldr	r0, [pc, #144]	@ (800092c <Display_MainTitlePage+0x98>)
 800089c:	f000 f99c 	bl	8000bd8 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 80008a0:	4b23      	ldr	r3, [pc, #140]	@ (8000930 <Display_MainTitlePage+0x9c>)
 80008a2:	9301      	str	r3, [sp, #4]
 80008a4:	2340      	movs	r3, #64	@ 0x40
 80008a6:	9300      	str	r3, [sp, #0]
 80008a8:	2380      	movs	r3, #128	@ 0x80
 80008aa:	2200      	movs	r2, #0
 80008ac:	2100      	movs	r1, #0
 80008ae:	481f      	ldr	r0, [pc, #124]	@ (800092c <Display_MainTitlePage+0x98>)
 80008b0:	f000 f8b6 	bl	8000a20 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 80008b4:	481d      	ldr	r0, [pc, #116]	@ (800092c <Display_MainTitlePage+0x98>)
 80008b6:	f000 f9a3 	bl	8000c00 <u8g2_NextPage>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1ef      	bne.n	80008a0 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 80008c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008c4:	f004 fb4e 	bl	8004f64 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 80008c8:	4818      	ldr	r0, [pc, #96]	@ (800092c <Display_MainTitlePage+0x98>)
 80008ca:	f000 f8ec 	bl	8000aa6 <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80008ce:	4919      	ldr	r1, [pc, #100]	@ (8000934 <Display_MainTitlePage+0xa0>)
 80008d0:	4816      	ldr	r0, [pc, #88]	@ (800092c <Display_MainTitlePage+0x98>)
 80008d2:	f000 ff99 	bl	8001808 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 80008d6:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <Display_MainTitlePage+0xa4>)
 80008d8:	2210      	movs	r2, #16
 80008da:	212a      	movs	r1, #42	@ 0x2a
 80008dc:	4813      	ldr	r0, [pc, #76]	@ (800092c <Display_MainTitlePage+0x98>)
 80008de:	f000 fef1 	bl	80016c4 <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80008e2:	4914      	ldr	r1, [pc, #80]	@ (8000934 <Display_MainTitlePage+0xa0>)
 80008e4:	4811      	ldr	r0, [pc, #68]	@ (800092c <Display_MainTitlePage+0x98>)
 80008e6:	f000 ff8f 	bl	8001808 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 80008ea:	4b14      	ldr	r3, [pc, #80]	@ (800093c <Display_MainTitlePage+0xa8>)
 80008ec:	2221      	movs	r2, #33	@ 0x21
 80008ee:	2106      	movs	r1, #6
 80008f0:	480e      	ldr	r0, [pc, #56]	@ (800092c <Display_MainTitlePage+0x98>)
 80008f2:	f000 fee7 	bl	80016c4 <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 80008f6:	200a      	movs	r0, #10
 80008f8:	f004 fb34 	bl	8004f64 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 80008fc:	480b      	ldr	r0, [pc, #44]	@ (800092c <Display_MainTitlePage+0x98>)
 80008fe:	f000 f8d2 	bl	8000aa6 <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 8000902:	480a      	ldr	r0, [pc, #40]	@ (800092c <Display_MainTitlePage+0x98>)
 8000904:	f000 f97c 	bl	8000c00 <u8g2_NextPage>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d1c5      	bne.n	800089a <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 800090e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000912:	f004 fb27 	bl	8004f64 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 8000916:	4805      	ldr	r0, [pc, #20]	@ (800092c <Display_MainTitlePage+0x98>)
 8000918:	f000 f8c5 	bl	8000aa6 <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	2110      	movs	r1, #16
 8000920:	4807      	ldr	r0, [pc, #28]	@ (8000940 <Display_MainTitlePage+0xac>)
 8000922:	f005 f9c7 	bl	8005cb4 <HAL_GPIO_WritePin>
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000bf4 	.word	0x20000bf4
 8000930:	20000160 	.word	0x20000160
 8000934:	08009e1c 	.word	0x08009e1c
 8000938:	08009ac0 	.word	0x08009ac0
 800093c:	08009ac8 	.word	0x08009ac8
 8000940:	40021800 	.word	0x40021800

08000944 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af02      	add	r7, sp, #8
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	4608      	mov	r0, r1
 800094e:	4611      	mov	r1, r2
 8000950:	461a      	mov	r2, r3
 8000952:	4603      	mov	r3, r0
 8000954:	817b      	strh	r3, [r7, #10]
 8000956:	460b      	mov	r3, r1
 8000958:	813b      	strh	r3, [r7, #8]
 800095a:	4613      	mov	r3, r2
 800095c:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8000964:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8000966:	7dbb      	ldrb	r3, [r7, #22]
 8000968:	2b00      	cmp	r3, #0
 800096a:	bf0c      	ite	eq
 800096c:	2301      	moveq	r3, #1
 800096e:	2300      	movne	r3, #0
 8000970:	b2db      	uxtb	r3, r3
 8000972:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8000974:	897a      	ldrh	r2, [r7, #10]
 8000976:	88fb      	ldrh	r3, [r7, #6]
 8000978:	4413      	add	r3, r2
 800097a:	b298      	uxth	r0, r3
 800097c:	893b      	ldrh	r3, [r7, #8]
 800097e:	3301      	adds	r3, #1
 8000980:	b29b      	uxth	r3, r3
 8000982:	893a      	ldrh	r2, [r7, #8]
 8000984:	8979      	ldrh	r1, [r7, #10]
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	4603      	mov	r3, r0
 800098a:	68f8      	ldr	r0, [r7, #12]
 800098c:	f001 f883 	bl	8001a96 <u8g2_IsIntersection>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d040      	beq.n	8000a18 <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8000996:	2301      	movs	r3, #1
 8000998:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 800099a:	e035      	b.n	8000a08 <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	781a      	ldrb	r2, [r3, #0]
 80009a0:	7dfb      	ldrb	r3, [r7, #23]
 80009a2:	4013      	ands	r3, r2
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d00c      	beq.n	80009c4 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	7dba      	ldrb	r2, [r7, #22]
 80009ae:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80009b2:	893a      	ldrh	r2, [r7, #8]
 80009b4:	8979      	ldrh	r1, [r7, #10]
 80009b6:	2300      	movs	r3, #0
 80009b8:	9300      	str	r3, [sp, #0]
 80009ba:	2301      	movs	r3, #1
 80009bc:	68f8      	ldr	r0, [r7, #12]
 80009be:	f000 ffac 	bl	800191a <u8g2_DrawHVLine>
 80009c2:	e010      	b.n	80009e6 <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d10b      	bne.n	80009e6 <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	7d7a      	ldrb	r2, [r7, #21]
 80009d2:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80009d6:	893a      	ldrh	r2, [r7, #8]
 80009d8:	8979      	ldrh	r1, [r7, #10]
 80009da:	2300      	movs	r3, #0
 80009dc:	9300      	str	r3, [sp, #0]
 80009de:	2301      	movs	r3, #1
 80009e0:	68f8      	ldr	r0, [r7, #12]
 80009e2:	f000 ff9a 	bl	800191a <u8g2_DrawHVLine>
    }
    x++;
 80009e6:	897b      	ldrh	r3, [r7, #10]
 80009e8:	3301      	adds	r3, #1
 80009ea:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 80009ec:	7dfb      	ldrb	r3, [r7, #23]
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 80009f2:	7dfb      	ldrb	r3, [r7, #23]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d104      	bne.n	8000a02 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	75fb      	strb	r3, [r7, #23]
      b++;
 80009fc:	6a3b      	ldr	r3, [r7, #32]
 80009fe:	3301      	adds	r3, #1
 8000a00:	623b      	str	r3, [r7, #32]
    }
    len--;
 8000a02:	88fb      	ldrh	r3, [r7, #6]
 8000a04:	3b01      	subs	r3, #1
 8000a06:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 8000a08:	88fb      	ldrh	r3, [r7, #6]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d1c6      	bne.n	800099c <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	7dba      	ldrb	r2, [r7, #22]
 8000a12:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 8000a16:	e000      	b.n	8000a1a <u8g2_DrawHXBM+0xd6>
    return;
 8000a18:	bf00      	nop
}
 8000a1a:	3718      	adds	r7, #24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af02      	add	r7, sp, #8
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	4608      	mov	r0, r1
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4603      	mov	r3, r0
 8000a30:	817b      	strh	r3, [r7, #10]
 8000a32:	460b      	mov	r3, r1
 8000a34:	813b      	strh	r3, [r7, #8]
 8000a36:	4613      	mov	r3, r2
 8000a38:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8000a3a:	88fb      	ldrh	r3, [r7, #6]
 8000a3c:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8000a3e:	8afb      	ldrh	r3, [r7, #22]
 8000a40:	3307      	adds	r3, #7
 8000a42:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8000a44:	8afb      	ldrh	r3, [r7, #22]
 8000a46:	08db      	lsrs	r3, r3, #3
 8000a48:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8000a4a:	897a      	ldrh	r2, [r7, #10]
 8000a4c:	88fb      	ldrh	r3, [r7, #6]
 8000a4e:	4413      	add	r3, r2
 8000a50:	b298      	uxth	r0, r3
 8000a52:	893a      	ldrh	r2, [r7, #8]
 8000a54:	8c3b      	ldrh	r3, [r7, #32]
 8000a56:	4413      	add	r3, r2
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	893a      	ldrh	r2, [r7, #8]
 8000a5c:	8979      	ldrh	r1, [r7, #10]
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	4603      	mov	r3, r0
 8000a62:	68f8      	ldr	r0, [r7, #12]
 8000a64:	f001 f817 	bl	8001a96 <u8g2_IsIntersection>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d017      	beq.n	8000a9e <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8000a6e:	e012      	b.n	8000a96 <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8000a70:	88f8      	ldrh	r0, [r7, #6]
 8000a72:	893a      	ldrh	r2, [r7, #8]
 8000a74:	8979      	ldrh	r1, [r7, #10]
 8000a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f7ff ff61 	bl	8000944 <u8g2_DrawHXBM>
    bitmap += blen;
 8000a82:	8afb      	ldrh	r3, [r7, #22]
 8000a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a86:	4413      	add	r3, r2
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 8000a8a:	893b      	ldrh	r3, [r7, #8]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	813b      	strh	r3, [r7, #8]
    h--;
 8000a90:	8c3b      	ldrh	r3, [r7, #32]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 8000a96:	8c3b      	ldrh	r3, [r7, #32]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1e9      	bne.n	8000a70 <u8g2_DrawXBM+0x50>
 8000a9c:	e000      	b.n	8000aa0 <u8g2_DrawXBM+0x80>
    return;
 8000a9e:	bf00      	nop
  }
}
 8000aa0:	3718      	adds	r7, #24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b084      	sub	sp, #16
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	7c1b      	ldrb	r3, [r3, #16]
 8000ab4:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000abc:	461a      	mov	r2, r3
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	fb02 f303 	mul.w	r3, r2, r3
 8000ac4:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f008 fc05 	bl	80092e4 <memset>
}
 8000ada:	bf00      	nop
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b086      	sub	sp, #24
 8000ae6:	af02      	add	r7, sp, #8
 8000ae8:	6078      	str	r0, [r7, #4]
 8000aea:	460b      	mov	r3, r1
 8000aec:	70fb      	strb	r3, [r7, #3]
 8000aee:	4613      	mov	r3, r2
 8000af0:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	7c1b      	ldrb	r3, [r3, #16]
 8000af8:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b02:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8000b04:	7bfb      	ldrb	r3, [r7, #15]
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	89ba      	ldrh	r2, [r7, #12]
 8000b0a:	fb12 f303 	smulbb	r3, r2, r3
 8000b0e:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8000b10:	89bb      	ldrh	r3, [r7, #12]
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8000b16:	89bb      	ldrh	r3, [r7, #12]
 8000b18:	68ba      	ldr	r2, [r7, #8]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8000b1e:	7bf9      	ldrb	r1, [r7, #15]
 8000b20:	78ba      	ldrb	r2, [r7, #2]
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	460b      	mov	r3, r1
 8000b28:	2100      	movs	r1, #0
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f001 fc99 	bl	8002462 <u8x8_DrawTile>
}
 8000b30:	bf00      	nop
 8000b32:	3710      	adds	r7, #16
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000b4a:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000b52:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	7c5b      	ldrb	r3, [r3, #17]
 8000b5a:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8000b5c:	7bba      	ldrb	r2, [r7, #14]
 8000b5e:	7bfb      	ldrb	r3, [r7, #15]
 8000b60:	4619      	mov	r1, r3
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff ffbd 	bl	8000ae2 <u8g2_send_tile_row>
    src_row++;
 8000b68:	7bfb      	ldrb	r3, [r7, #15]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8000b6e:	7bbb      	ldrb	r3, [r7, #14]
 8000b70:	3301      	adds	r3, #1
 8000b72:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8000b74:	7bfa      	ldrb	r2, [r7, #15]
 8000b76:	7b7b      	ldrb	r3, [r7, #13]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d203      	bcs.n	8000b84 <u8g2_send_buffer+0x4c>
 8000b7c:	7bba      	ldrb	r2, [r7, #14]
 8000b7e:	7b3b      	ldrb	r3, [r7, #12]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d3eb      	bcc.n	8000b5c <u8g2_send_buffer+0x24>
}
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff ffcf 	bl	8000b38 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f001 fcc3 	bl	8002526 <u8x8_RefreshDisplay>
}
 8000ba0:	bf00      	nop
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	78fa      	ldrb	r2, [r7, #3]
 8000bb8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	4798      	blx	r3
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d002      	beq.n	8000bf0 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f7ff ff5b 	bl	8000aa6 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff ffd8 	bl	8000ba8 <u8g2_SetBufferCurrTileRow>
}
 8000bf8:	bf00      	nop
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f7ff ff95 	bl	8000b38 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000c14:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	4413      	add	r3, r2
 8000c20:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	7c5b      	ldrb	r3, [r3, #17]
 8000c28:	7bfa      	ldrb	r2, [r7, #15]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d304      	bcc.n	8000c38 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f001 fc79 	bl	8002526 <u8x8_RefreshDisplay>
    return 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	e00d      	b.n	8000c54 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d002      	beq.n	8000c48 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff ff2f 	bl	8000aa6 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ffab 	bl	8000ba8 <u8g2_SetBufferCurrTileRow>
  return 1;
 8000c52:	2301      	movs	r3, #1
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f7ff ffb7 	bl	8000bd8 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f7ff ffc8 	bl	8000c00 <u8g2_NextPage>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d1f9      	bne.n	8000c6a <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8000c76:	2100      	movs	r1, #0
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff ff95 	bl	8000ba8 <u8g2_SetBufferCurrTileRow>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
	...

08000c88 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2208      	movs	r2, #8
 8000c94:	701a      	strb	r2, [r3, #0]
  return buf;
 8000c96:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	20000c88 	.word	0x20000c88

08000ca8 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af02      	add	r7, sp, #8
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
 8000cb4:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a0b      	ldr	r2, [pc, #44]	@ (8000cec <u8g2_Setup_st7565_64128n_f+0x44>)
 8000cbe:	490c      	ldr	r1, [pc, #48]	@ (8000cf0 <u8g2_Setup_st7565_64128n_f+0x48>)
 8000cc0:	68f8      	ldr	r0, [r7, #12]
 8000cc2:	f001 fc91 	bl	80025e8 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8000cc6:	f107 0313 	add.w	r3, r7, #19
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ffdc 	bl	8000c88 <u8g2_m_16_8_f>
 8000cd0:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8000cd2:	7cfa      	ldrb	r2, [r7, #19]
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	9300      	str	r3, [sp, #0]
 8000cd8:	4b06      	ldr	r3, [pc, #24]	@ (8000cf4 <u8g2_Setup_st7565_64128n_f+0x4c>)
 8000cda:	6979      	ldr	r1, [r7, #20]
 8000cdc:	68f8      	ldr	r0, [r7, #12]
 8000cde:	f000 ffc4 	bl	8001c6a <u8g2_SetupBuffer>
}
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	0800217d 	.word	0x0800217d
 8000cf0:	0800231d 	.word	0x0800231d
 8000cf4:	08001aed 	.word	0x08001aed

08000cf8 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	460b      	mov	r3, r1
 8000d02:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8000d04:	78fb      	ldrb	r3, [r7, #3]
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	781b      	ldrb	r3, [r3, #0]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8000d28:	78fb      	ldrb	r3, [r7, #3]
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	81fb      	strh	r3, [r7, #14]
    font++;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8000d3c:	89fb      	ldrh	r3, [r7, #14]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	461a      	mov	r2, r3
 8000d48:	89fb      	ldrh	r3, [r7, #14]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	81fb      	strh	r3, [r7, #14]
    return pos;
 8000d4e:	89fb      	ldrh	r3, [r7, #14]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8000d66:	2100      	movs	r1, #0
 8000d68:	6838      	ldr	r0, [r7, #0]
 8000d6a:	f7ff ffc5 	bl	8000cf8 <u8g2_font_get_byte>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	461a      	mov	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8000d76:	2101      	movs	r1, #1
 8000d78:	6838      	ldr	r0, [r7, #0]
 8000d7a:	f7ff ffbd 	bl	8000cf8 <u8g2_font_get_byte>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	461a      	mov	r2, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8000d86:	2102      	movs	r1, #2
 8000d88:	6838      	ldr	r0, [r7, #0]
 8000d8a:	f7ff ffb5 	bl	8000cf8 <u8g2_font_get_byte>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	461a      	mov	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8000d96:	2103      	movs	r1, #3
 8000d98:	6838      	ldr	r0, [r7, #0]
 8000d9a:	f7ff ffad 	bl	8000cf8 <u8g2_font_get_byte>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	461a      	mov	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8000da6:	2104      	movs	r1, #4
 8000da8:	6838      	ldr	r0, [r7, #0]
 8000daa:	f7ff ffa5 	bl	8000cf8 <u8g2_font_get_byte>
 8000dae:	4603      	mov	r3, r0
 8000db0:	461a      	mov	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8000db6:	2105      	movs	r1, #5
 8000db8:	6838      	ldr	r0, [r7, #0]
 8000dba:	f7ff ff9d 	bl	8000cf8 <u8g2_font_get_byte>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8000dc6:	2106      	movs	r1, #6
 8000dc8:	6838      	ldr	r0, [r7, #0]
 8000dca:	f7ff ff95 	bl	8000cf8 <u8g2_font_get_byte>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8000dd6:	2107      	movs	r1, #7
 8000dd8:	6838      	ldr	r0, [r7, #0]
 8000dda:	f7ff ff8d 	bl	8000cf8 <u8g2_font_get_byte>
 8000dde:	4603      	mov	r3, r0
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8000de6:	2108      	movs	r1, #8
 8000de8:	6838      	ldr	r0, [r7, #0]
 8000dea:	f7ff ff85 	bl	8000cf8 <u8g2_font_get_byte>
 8000dee:	4603      	mov	r3, r0
 8000df0:	461a      	mov	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8000df6:	2109      	movs	r1, #9
 8000df8:	6838      	ldr	r0, [r7, #0]
 8000dfa:	f7ff ff7d 	bl	8000cf8 <u8g2_font_get_byte>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	b25a      	sxtb	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8000e06:	210a      	movs	r1, #10
 8000e08:	6838      	ldr	r0, [r7, #0]
 8000e0a:	f7ff ff75 	bl	8000cf8 <u8g2_font_get_byte>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	b25a      	sxtb	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8000e16:	210b      	movs	r1, #11
 8000e18:	6838      	ldr	r0, [r7, #0]
 8000e1a:	f7ff ff6d 	bl	8000cf8 <u8g2_font_get_byte>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8000e26:	210c      	movs	r1, #12
 8000e28:	6838      	ldr	r0, [r7, #0]
 8000e2a:	f7ff ff65 	bl	8000cf8 <u8g2_font_get_byte>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	b25a      	sxtb	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8000e36:	210d      	movs	r1, #13
 8000e38:	6838      	ldr	r0, [r7, #0]
 8000e3a:	f7ff ff5d 	bl	8000cf8 <u8g2_font_get_byte>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	b25a      	sxtb	r2, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8000e46:	210e      	movs	r1, #14
 8000e48:	6838      	ldr	r0, [r7, #0]
 8000e4a:	f7ff ff55 	bl	8000cf8 <u8g2_font_get_byte>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	b25a      	sxtb	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8000e56:	210f      	movs	r1, #15
 8000e58:	6838      	ldr	r0, [r7, #0]
 8000e5a:	f7ff ff4d 	bl	8000cf8 <u8g2_font_get_byte>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	b25a      	sxtb	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8000e66:	2110      	movs	r1, #16
 8000e68:	6838      	ldr	r0, [r7, #0]
 8000e6a:	f7ff ff45 	bl	8000cf8 <u8g2_font_get_byte>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	b25a      	sxtb	r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8000e76:	2111      	movs	r1, #17
 8000e78:	6838      	ldr	r0, [r7, #0]
 8000e7a:	f7ff ff4f 	bl	8000d1c <u8g2_font_get_word>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8000e86:	2113      	movs	r1, #19
 8000e88:	6838      	ldr	r0, [r7, #0]
 8000e8a:	f7ff ff47 	bl	8000d1c <u8g2_font_get_word>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8000e96:	2115      	movs	r1, #21
 8000e98:	6838      	ldr	r0, [r7, #0]
 8000e9a:	f7ff ff3f 	bl	8000d1c <u8g2_font_get_word>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	82da      	strh	r2, [r3, #22]
#endif
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b085      	sub	sp, #20
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7b1b      	ldrb	r3, [r3, #12]
 8000ebe:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8000ec8:	7bfa      	ldrb	r2, [r7, #15]
 8000eca:	7b7b      	ldrb	r3, [r7, #13]
 8000ecc:	fa42 f303 	asr.w	r3, r2, r3
 8000ed0:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8000ed2:	7b7b      	ldrb	r3, [r7, #13]
 8000ed4:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8000ed6:	7bba      	ldrb	r2, [r7, #14]
 8000ed8:	78fb      	ldrb	r3, [r7, #3]
 8000eda:	4413      	add	r3, r2
 8000edc:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8000ede:	7bbb      	ldrb	r3, [r7, #14]
 8000ee0:	2b07      	cmp	r3, #7
 8000ee2:	d91a      	bls.n	8000f1a <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8000ee4:	2308      	movs	r3, #8
 8000ee6:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8000ee8:	7b3a      	ldrb	r2, [r7, #12]
 8000eea:	7b7b      	ldrb	r3, [r7, #13]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	7b3b      	ldrb	r3, [r7, #12]
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	b25a      	sxtb	r2, r3
 8000f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b25b      	sxtb	r3, r3
 8000f12:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8000f14:	7bbb      	ldrb	r3, [r7, #14]
 8000f16:	3b08      	subs	r3, #8
 8000f18:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8000f1a:	78fb      	ldrb	r3, [r7, #3]
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	7bba      	ldrb	r2, [r7, #14]
 8000f34:	731a      	strb	r2, [r3, #12]
  return val;
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3714      	adds	r7, #20
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8000f50:	78fb      	ldrb	r3, [r7, #3]
 8000f52:	4619      	mov	r1, r3
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff ffaa 	bl	8000eae <u8g2_font_decode_get_unsigned_bits>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8000f62:	78fb      	ldrb	r3, [r7, #3]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8000f68:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000f6c:	78fb      	ldrb	r3, [r7, #3]
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8000f74:	7bfa      	ldrb	r2, [r7, #15]
 8000f76:	7bbb      	ldrb	r3, [r7, #14]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	73fb      	strb	r3, [r7, #15]
  return v;
 8000f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8000f8a:	b490      	push	{r4, r7}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4604      	mov	r4, r0
 8000f92:	4608      	mov	r0, r1
 8000f94:	4611      	mov	r1, r2
 8000f96:	461a      	mov	r2, r3
 8000f98:	4623      	mov	r3, r4
 8000f9a:	80fb      	strh	r3, [r7, #6]
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	717b      	strb	r3, [r7, #5]
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	713b      	strb	r3, [r7, #4]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8000fa8:	78fb      	ldrb	r3, [r7, #3]
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d014      	beq.n	8000fd8 <u8g2_add_vector_y+0x4e>
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	dc19      	bgt.n	8000fe6 <u8g2_add_vector_y+0x5c>
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d002      	beq.n	8000fbc <u8g2_add_vector_y+0x32>
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d007      	beq.n	8000fca <u8g2_add_vector_y+0x40>
 8000fba:	e014      	b.n	8000fe6 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8000fbc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	88fb      	ldrh	r3, [r7, #6]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	80fb      	strh	r3, [r7, #6]
      break;
 8000fc8:	e014      	b.n	8000ff4 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8000fca:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	88fb      	ldrh	r3, [r7, #6]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	80fb      	strh	r3, [r7, #6]
      break;
 8000fd6:	e00d      	b.n	8000ff4 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8000fd8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	88fa      	ldrh	r2, [r7, #6]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	80fb      	strh	r3, [r7, #6]
      break;
 8000fe4:	e006      	b.n	8000ff4 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8000fe6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	88fa      	ldrh	r2, [r7, #6]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	80fb      	strh	r3, [r7, #6]
      break;      
 8000ff2:	bf00      	nop
  }
  return dy;
 8000ff4:	88fb      	ldrh	r3, [r7, #6]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc90      	pop	{r4, r7}
 8000ffe:	4770      	bx	lr

08001000 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001000:	b490      	push	{r4, r7}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4604      	mov	r4, r0
 8001008:	4608      	mov	r0, r1
 800100a:	4611      	mov	r1, r2
 800100c:	461a      	mov	r2, r3
 800100e:	4623      	mov	r3, r4
 8001010:	80fb      	strh	r3, [r7, #6]
 8001012:	4603      	mov	r3, r0
 8001014:	717b      	strb	r3, [r7, #5]
 8001016:	460b      	mov	r3, r1
 8001018:	713b      	strb	r3, [r7, #4]
 800101a:	4613      	mov	r3, r2
 800101c:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800101e:	78fb      	ldrb	r3, [r7, #3]
 8001020:	2b02      	cmp	r3, #2
 8001022:	d014      	beq.n	800104e <u8g2_add_vector_x+0x4e>
 8001024:	2b02      	cmp	r3, #2
 8001026:	dc19      	bgt.n	800105c <u8g2_add_vector_x+0x5c>
 8001028:	2b00      	cmp	r3, #0
 800102a:	d002      	beq.n	8001032 <u8g2_add_vector_x+0x32>
 800102c:	2b01      	cmp	r3, #1
 800102e:	d007      	beq.n	8001040 <u8g2_add_vector_x+0x40>
 8001030:	e014      	b.n	800105c <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8001032:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001036:	b29a      	uxth	r2, r3
 8001038:	88fb      	ldrh	r3, [r7, #6]
 800103a:	4413      	add	r3, r2
 800103c:	80fb      	strh	r3, [r7, #6]
      break;
 800103e:	e014      	b.n	800106a <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8001040:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001044:	b29b      	uxth	r3, r3
 8001046:	88fa      	ldrh	r2, [r7, #6]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	80fb      	strh	r3, [r7, #6]
      break;
 800104c:	e00d      	b.n	800106a <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 800104e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001052:	b29b      	uxth	r3, r3
 8001054:	88fa      	ldrh	r2, [r7, #6]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	80fb      	strh	r3, [r7, #6]
      break;
 800105a:	e006      	b.n	800106a <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 800105c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001060:	b29a      	uxth	r2, r3
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	4413      	add	r3, r2
 8001066:	80fb      	strh	r3, [r7, #6]
      break;      
 8001068:	bf00      	nop
  }
  return dx;
 800106a:	88fb      	ldrh	r3, [r7, #6]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bc90      	pop	{r4, r7}
 8001074:	4770      	bx	lr

08001076 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b088      	sub	sp, #32
 800107a:	af02      	add	r7, sp, #8
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	460b      	mov	r3, r1
 8001080:	70fb      	strb	r3, [r7, #3]
 8001082:	4613      	mov	r3, r2
 8001084:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3360      	adds	r3, #96	@ 0x60
 800108a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001096:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800109e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80010a6:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80010a8:	7bfa      	ldrb	r2, [r7, #15]
 80010aa:	7d7b      	ldrb	r3, [r7, #21]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80010b4:	7dfa      	ldrb	r2, [r7, #23]
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d201      	bcs.n	80010c0 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	889b      	ldrh	r3, [r3, #4]
 80010c4:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	88db      	ldrh	r3, [r3, #6]
 80010ca:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80010cc:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80010d0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	7c1b      	ldrb	r3, [r3, #16]
 80010d8:	89b8      	ldrh	r0, [r7, #12]
 80010da:	f7ff ff91 	bl	8001000 <u8g2_add_vector_x>
 80010de:	4603      	mov	r3, r0
 80010e0:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80010e2:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80010e6:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	7c1b      	ldrb	r3, [r3, #16]
 80010ee:	8978      	ldrh	r0, [r7, #10]
 80010f0:	f7ff ff4b 	bl	8000f8a <u8g2_add_vector_y>
 80010f4:	4603      	mov	r3, r0
 80010f6:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80010f8:	78bb      	ldrb	r3, [r7, #2]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d010      	beq.n	8001120 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	7b9a      	ldrb	r2, [r3, #14]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001108:	7dbb      	ldrb	r3, [r7, #22]
 800110a:	b298      	uxth	r0, r3
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	7c1b      	ldrb	r3, [r3, #16]
 8001110:	897a      	ldrh	r2, [r7, #10]
 8001112:	89b9      	ldrh	r1, [r7, #12]
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	4603      	mov	r3, r0
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f000 fbfe 	bl	800191a <u8g2_DrawHVLine>
 800111e:	e013      	b.n	8001148 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	7b5b      	ldrb	r3, [r3, #13]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d10f      	bne.n	8001148 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	7bda      	ldrb	r2, [r3, #15]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001132:	7dbb      	ldrb	r3, [r7, #22]
 8001134:	b298      	uxth	r0, r3
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	7c1b      	ldrb	r3, [r3, #16]
 800113a:	897a      	ldrh	r2, [r7, #10]
 800113c:	89b9      	ldrh	r1, [r7, #12]
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	4603      	mov	r3, r0
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f000 fbe9 	bl	800191a <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001148:	7dfa      	ldrb	r2, [r7, #23]
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	429a      	cmp	r2, r3
 800114e:	d309      	bcc.n	8001164 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8001150:	7dfa      	ldrb	r2, [r7, #23]
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	757b      	strb	r3, [r7, #21]
    ly++;
 800115c:	7d3b      	ldrb	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8001162:	e79d      	b.n	80010a0 <u8g2_font_decode_len+0x2a>
      break;
 8001164:	bf00      	nop
  }
  lx += cnt;
 8001166:	7d7a      	ldrb	r2, [r7, #21]
 8001168:	7dfb      	ldrb	r3, [r7, #23]
 800116a:	4413      	add	r3, r2
 800116c:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800116e:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8001176:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	725a      	strb	r2, [r3, #9]
}
 800117e:	bf00      	nop
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b084      	sub	sp, #16
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3360      	adds	r3, #96	@ 0x60
 8001194:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2200      	movs	r2, #0
 80011a0:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80011a8:	4619      	mov	r1, r3
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f7ff fe7f 	bl	8000eae <u8g2_font_decode_get_unsigned_bits>
 80011b0:	4603      	mov	r3, r0
 80011b2:	b25a      	sxtb	r2, r3
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 80011be:	4619      	mov	r1, r3
 80011c0:	68f8      	ldr	r0, [r7, #12]
 80011c2:	f7ff fe74 	bl	8000eae <u8g2_font_decode_get_unsigned_bits>
 80011c6:	4603      	mov	r3, r0
 80011c8:	b25a      	sxtb	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	7b9b      	ldrb	r3, [r3, #14]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	bf0c      	ite	eq
 80011e0:	2301      	moveq	r3, #1
 80011e2:	2300      	movne	r3, #0
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	461a      	mov	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	73da      	strb	r2, [r3, #15]
}
 80011ec:	bf00      	nop
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	@ 0x28
 80011f8:	af02      	add	r7, sp, #8
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3360      	adds	r3, #96	@ 0x60
 8001202:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8001204:	6839      	ldr	r1, [r7, #0]
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff ffbd 	bl	8001186 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8001212:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 800121a:	4619      	mov	r1, r3
 800121c:	6978      	ldr	r0, [r7, #20]
 800121e:	f7ff fe91 	bl	8000f44 <u8g2_font_decode_get_signed_bits>
 8001222:	4603      	mov	r3, r0
 8001224:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 800122c:	4619      	mov	r1, r3
 800122e:	6978      	ldr	r0, [r7, #20]
 8001230:	f7ff fe88 	bl	8000f44 <u8g2_font_decode_get_signed_bits>
 8001234:	4603      	mov	r3, r0
 8001236:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800123e:	4619      	mov	r1, r3
 8001240:	6978      	ldr	r0, [r7, #20]
 8001242:	f7ff fe7f 	bl	8000f44 <u8g2_font_decode_get_signed_bits>
 8001246:	4603      	mov	r3, r0
 8001248:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001250:	2b00      	cmp	r3, #0
 8001252:	f340 80d7 	ble.w	8001404 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	8898      	ldrh	r0, [r3, #4]
 800125a:	7cfa      	ldrb	r2, [r7, #19]
 800125c:	7c7b      	ldrb	r3, [r7, #17]
 800125e:	4413      	add	r3, r2
 8001260:	b2db      	uxtb	r3, r3
 8001262:	425b      	negs	r3, r3
 8001264:	b2db      	uxtb	r3, r3
 8001266:	b25a      	sxtb	r2, r3
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	7c1b      	ldrb	r3, [r3, #16]
 800126c:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001270:	f7ff fec6 	bl	8001000 <u8g2_add_vector_x>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	88d8      	ldrh	r0, [r3, #6]
 8001280:	7cfa      	ldrb	r2, [r7, #19]
 8001282:	7c7b      	ldrb	r3, [r7, #17]
 8001284:	4413      	add	r3, r2
 8001286:	b2db      	uxtb	r3, r3
 8001288:	425b      	negs	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	b25a      	sxtb	r2, r3
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	7c1b      	ldrb	r3, [r3, #16]
 8001292:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001296:	f7ff fe78 	bl	8000f8a <u8g2_add_vector_y>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	889b      	ldrh	r3, [r3, #4]
 80012a6:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	88db      	ldrh	r3, [r3, #6]
 80012ac:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 80012ae:	8bfb      	ldrh	r3, [r7, #30]
 80012b0:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 80012b2:	8b7b      	ldrh	r3, [r7, #26]
 80012b4:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	7c1b      	ldrb	r3, [r3, #16]
 80012ba:	2b03      	cmp	r3, #3
 80012bc:	d85a      	bhi.n	8001374 <u8g2_font_decode_glyph+0x180>
 80012be:	a201      	add	r2, pc, #4	@ (adr r2, 80012c4 <u8g2_font_decode_glyph+0xd0>)
 80012c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c4:	080012d5 	.word	0x080012d5
 80012c8:	080012f1 	.word	0x080012f1
 80012cc:	08001319 	.word	0x08001319
 80012d0:	0800134d 	.word	0x0800134d
      {
	case 0:
	    x1 += decode->glyph_width;
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80012da:	b29a      	uxth	r2, r3
 80012dc:	8bbb      	ldrh	r3, [r7, #28]
 80012de:	4413      	add	r3, r2
 80012e0:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 80012e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	8b3b      	ldrh	r3, [r7, #24]
 80012ea:	4413      	add	r3, r2
 80012ec:	833b      	strh	r3, [r7, #24]
	    break;
 80012ee:	e041      	b.n	8001374 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 80012f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	8bfa      	ldrh	r2, [r7, #30]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80012fc:	8bfb      	ldrh	r3, [r7, #30]
 80012fe:	3301      	adds	r3, #1
 8001300:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001302:	8bbb      	ldrh	r3, [r7, #28]
 8001304:	3301      	adds	r3, #1
 8001306:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800130e:	b29a      	uxth	r2, r3
 8001310:	8b3b      	ldrh	r3, [r7, #24]
 8001312:	4413      	add	r3, r2
 8001314:	833b      	strh	r3, [r7, #24]
	    break;
 8001316:	e02d      	b.n	8001374 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800131e:	b29b      	uxth	r3, r3
 8001320:	8bfa      	ldrh	r2, [r7, #30]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001326:	8bfb      	ldrh	r3, [r7, #30]
 8001328:	3301      	adds	r3, #1
 800132a:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800132c:	8bbb      	ldrh	r3, [r7, #28]
 800132e:	3301      	adds	r3, #1
 8001330:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8001332:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001336:	b29b      	uxth	r3, r3
 8001338:	8b7a      	ldrh	r2, [r7, #26]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800133e:	8b7b      	ldrh	r3, [r7, #26]
 8001340:	3301      	adds	r3, #1
 8001342:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001344:	8b3b      	ldrh	r3, [r7, #24]
 8001346:	3301      	adds	r3, #1
 8001348:	833b      	strh	r3, [r7, #24]
	    break;	  
 800134a:	e013      	b.n	8001374 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 800134c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001350:	b29a      	uxth	r2, r3
 8001352:	8bbb      	ldrh	r3, [r7, #28]
 8001354:	4413      	add	r3, r2
 8001356:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800135e:	b29b      	uxth	r3, r3
 8001360:	8b7a      	ldrh	r2, [r7, #26]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001366:	8b7b      	ldrh	r3, [r7, #26]
 8001368:	3301      	adds	r3, #1
 800136a:	837b      	strh	r3, [r7, #26]
	    y1++;
 800136c:	8b3b      	ldrh	r3, [r7, #24]
 800136e:	3301      	adds	r3, #1
 8001370:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001372:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001374:	8bb8      	ldrh	r0, [r7, #28]
 8001376:	8b7a      	ldrh	r2, [r7, #26]
 8001378:	8bf9      	ldrh	r1, [r7, #30]
 800137a:	8b3b      	ldrh	r3, [r7, #24]
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	4603      	mov	r3, r0
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fb88 	bl	8001a96 <u8g2_IsIntersection>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d102      	bne.n	8001392 <u8g2_font_decode_glyph+0x19e>
	return d;
 800138c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001390:	e03a      	b.n	8001408 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	2200      	movs	r2, #0
 8001396:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	2200      	movs	r2, #0
 800139c:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 80013a4:	4619      	mov	r1, r3
 80013a6:	6978      	ldr	r0, [r7, #20]
 80013a8:	f7ff fd81 	bl	8000eae <u8g2_font_decode_get_unsigned_bits>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 80013b6:	4619      	mov	r1, r3
 80013b8:	6978      	ldr	r0, [r7, #20]
 80013ba:	f7ff fd78 	bl	8000eae <u8g2_font_decode_get_unsigned_bits>
 80013be:	4603      	mov	r3, r0
 80013c0:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	2200      	movs	r2, #0
 80013c6:	4619      	mov	r1, r3
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff fe54 	bl	8001076 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	2201      	movs	r2, #1
 80013d2:	4619      	mov	r1, r3
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f7ff fe4e 	bl	8001076 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80013da:	2101      	movs	r1, #1
 80013dc:	6978      	ldr	r0, [r7, #20]
 80013de:	f7ff fd66 	bl	8000eae <u8g2_font_decode_get_unsigned_bits>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d1ec      	bne.n	80013c2 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80013ee:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	dd00      	ble.n	80013f8 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80013f6:	e7d2      	b.n	800139e <u8g2_font_decode_glyph+0x1aa>
	break;
 80013f8:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	7b9a      	ldrb	r2, [r3, #14]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8001404:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3720      	adds	r7, #32
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001420:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3317      	adds	r3, #23
 8001426:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001428:	887b      	ldrh	r3, [r7, #2]
 800142a:	2bff      	cmp	r3, #255	@ 0xff
 800142c:	d82a      	bhi.n	8001484 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 800142e:	887b      	ldrh	r3, [r7, #2]
 8001430:	2b60      	cmp	r3, #96	@ 0x60
 8001432:	d907      	bls.n	8001444 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 800143a:	461a      	mov	r2, r3
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	4413      	add	r3, r2
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	e009      	b.n	8001458 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001444:	887b      	ldrh	r3, [r7, #2]
 8001446:	2b40      	cmp	r3, #64	@ 0x40
 8001448:	d906      	bls.n	8001458 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8001450:	461a      	mov	r2, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	4413      	add	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	3301      	adds	r3, #1
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d04e      	beq.n	8001500 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	887b      	ldrh	r3, [r7, #2]
 800146a:	4293      	cmp	r3, r2
 800146c:	d102      	bne.n	8001474 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3302      	adds	r3, #2
 8001472:	e049      	b.n	8001508 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3301      	adds	r3, #1
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	4413      	add	r3, r2
 8001480:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001482:	e7e9      	b.n	8001458 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 800148a:	461a      	mov	r2, r3
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	4413      	add	r3, r2
 8001490:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001496:	2100      	movs	r1, #0
 8001498:	6938      	ldr	r0, [r7, #16]
 800149a:	f7ff fc3f 	bl	8000d1c <u8g2_font_get_word>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	4413      	add	r3, r2
 80014a6:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 80014a8:	2102      	movs	r1, #2
 80014aa:	6938      	ldr	r0, [r7, #16]
 80014ac:	f7ff fc36 	bl	8000d1c <u8g2_font_get_word>
 80014b0:	4603      	mov	r3, r0
 80014b2:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	3304      	adds	r3, #4
 80014b8:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 80014ba:	89fa      	ldrh	r2, [r7, #14]
 80014bc:	887b      	ldrh	r3, [r7, #2]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d3e9      	bcc.n	8001496 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 80014c8:	89fb      	ldrh	r3, [r7, #14]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	3301      	adds	r3, #1
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	89fb      	ldrh	r3, [r7, #14]
 80014d8:	4313      	orrs	r3, r2
 80014da:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80014dc:	89fb      	ldrh	r3, [r7, #14]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d010      	beq.n	8001504 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80014e2:	89fa      	ldrh	r2, [r7, #14]
 80014e4:	887b      	ldrh	r3, [r7, #2]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d102      	bne.n	80014f0 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	3303      	adds	r3, #3
 80014ee:	e00b      	b.n	8001508 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3302      	adds	r3, #2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	4413      	add	r3, r2
 80014fc:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80014fe:	e7e0      	b.n	80014c2 <u8g2_font_get_glyph_data+0xb2>
	break;
 8001500:	bf00      	nop
 8001502:	e000      	b.n	8001506 <u8g2_font_get_glyph_data+0xf6>
	break;
 8001504:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	4608      	mov	r0, r1
 800151a:	4611      	mov	r1, r2
 800151c:	461a      	mov	r2, r3
 800151e:	4603      	mov	r3, r0
 8001520:	817b      	strh	r3, [r7, #10]
 8001522:	460b      	mov	r3, r1
 8001524:	813b      	strh	r3, [r7, #8]
 8001526:	4613      	mov	r3, r2
 8001528:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	897a      	ldrh	r2, [r7, #10]
 8001532:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	893a      	ldrh	r2, [r7, #8]
 800153a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	4619      	mov	r1, r3
 8001542:	68f8      	ldr	r0, [r7, #12]
 8001544:	f7ff ff64 	bl	8001410 <u8g2_font_get_glyph_data>
 8001548:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001550:	6939      	ldr	r1, [r7, #16]
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	f7ff fe4e 	bl	80011f4 <u8g2_font_decode_glyph>
 8001558:	4603      	mov	r3, r0
 800155a:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 800155c:	8afb      	ldrh	r3, [r7, #22]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	4608      	mov	r0, r1
 8001572:	4611      	mov	r1, r2
 8001574:	461a      	mov	r2, r3
 8001576:	4603      	mov	r3, r0
 8001578:	817b      	strh	r3, [r7, #10]
 800157a:	460b      	mov	r3, r1
 800157c:	813b      	strh	r3, [r7, #8]
 800157e:	4613      	mov	r3, r2
 8001580:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001588:	2b03      	cmp	r3, #3
 800158a:	d833      	bhi.n	80015f4 <u8g2_DrawGlyph+0x8c>
 800158c:	a201      	add	r2, pc, #4	@ (adr r2, 8001594 <u8g2_DrawGlyph+0x2c>)
 800158e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001592:	bf00      	nop
 8001594:	080015a5 	.word	0x080015a5
 8001598:	080015b9 	.word	0x080015b9
 800159c:	080015cd 	.word	0x080015cd
 80015a0:	080015e1 	.word	0x080015e1
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	4798      	blx	r3
 80015ac:	4603      	mov	r3, r0
 80015ae:	461a      	mov	r2, r3
 80015b0:	893b      	ldrh	r3, [r7, #8]
 80015b2:	4413      	add	r3, r2
 80015b4:	813b      	strh	r3, [r7, #8]
      break;
 80015b6:	e01d      	b.n	80015f4 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015bc:	68f8      	ldr	r0, [r7, #12]
 80015be:	4798      	blx	r3
 80015c0:	4603      	mov	r3, r0
 80015c2:	461a      	mov	r2, r3
 80015c4:	897b      	ldrh	r3, [r7, #10]
 80015c6:	1a9b      	subs	r3, r3, r2
 80015c8:	817b      	strh	r3, [r7, #10]
      break;
 80015ca:	e013      	b.n	80015f4 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	4798      	blx	r3
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	893b      	ldrh	r3, [r7, #8]
 80015da:	1a9b      	subs	r3, r3, r2
 80015dc:	813b      	strh	r3, [r7, #8]
      break;
 80015de:	e009      	b.n	80015f4 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	4798      	blx	r3
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	897b      	ldrh	r3, [r7, #10]
 80015ee:	4413      	add	r3, r2
 80015f0:	817b      	strh	r3, [r7, #10]
      break;
 80015f2:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80015f4:	88fb      	ldrh	r3, [r7, #6]
 80015f6:	893a      	ldrh	r2, [r7, #8]
 80015f8:	8979      	ldrh	r1, [r7, #10]
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f7ff ff88 	bl	8001510 <u8g2_font_draw_glyph>
 8001600:	4603      	mov	r3, r0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop

0800160c <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	460b      	mov	r3, r1
 8001618:	817b      	strh	r3, [r7, #10]
 800161a:	4613      	mov	r3, r2
 800161c:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f000 fca7 	bl	8001f72 <u8x8_utf8_init>
  sum = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	7812      	ldrb	r2, [r2, #0]
 8001630:	4611      	mov	r1, r2
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	4798      	blx	r3
 8001636:	4603      	mov	r3, r0
 8001638:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 800163a:	8abb      	ldrh	r3, [r7, #20]
 800163c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001640:	4293      	cmp	r3, r2
 8001642:	d038      	beq.n	80016b6 <u8g2_draw_string+0xaa>
      break;
    str++;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3301      	adds	r3, #1
 8001648:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800164a:	8abb      	ldrh	r3, [r7, #20]
 800164c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001650:	4293      	cmp	r3, r2
 8001652:	d0e9      	beq.n	8001628 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001654:	8abb      	ldrh	r3, [r7, #20]
 8001656:	893a      	ldrh	r2, [r7, #8]
 8001658:	8979      	ldrh	r1, [r7, #10]
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff ff84 	bl	8001568 <u8g2_DrawGlyph>
 8001660:	4603      	mov	r3, r0
 8001662:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800166a:	2b03      	cmp	r3, #3
 800166c:	d81e      	bhi.n	80016ac <u8g2_draw_string+0xa0>
 800166e:	a201      	add	r2, pc, #4	@ (adr r2, 8001674 <u8g2_draw_string+0x68>)
 8001670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001674:	08001685 	.word	0x08001685
 8001678:	0800168f 	.word	0x0800168f
 800167c:	08001699 	.word	0x08001699
 8001680:	080016a3 	.word	0x080016a3
      {
	case 0:
	  x += delta;
 8001684:	897a      	ldrh	r2, [r7, #10]
 8001686:	8a7b      	ldrh	r3, [r7, #18]
 8001688:	4413      	add	r3, r2
 800168a:	817b      	strh	r3, [r7, #10]
	  break;
 800168c:	e00e      	b.n	80016ac <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800168e:	893a      	ldrh	r2, [r7, #8]
 8001690:	8a7b      	ldrh	r3, [r7, #18]
 8001692:	4413      	add	r3, r2
 8001694:	813b      	strh	r3, [r7, #8]
	  break;
 8001696:	e009      	b.n	80016ac <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001698:	897a      	ldrh	r2, [r7, #10]
 800169a:	8a7b      	ldrh	r3, [r7, #18]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	817b      	strh	r3, [r7, #10]
	  break;
 80016a0:	e004      	b.n	80016ac <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 80016a2:	893a      	ldrh	r2, [r7, #8]
 80016a4:	8a7b      	ldrh	r3, [r7, #18]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	813b      	strh	r3, [r7, #8]
	  break;
 80016aa:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 80016ac:	8afa      	ldrh	r2, [r7, #22]
 80016ae:	8a7b      	ldrh	r3, [r7, #18]
 80016b0:	4413      	add	r3, r2
 80016b2:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80016b4:	e7b8      	b.n	8001628 <u8g2_draw_string+0x1c>
      break;
 80016b6:	bf00      	nop
    }
  }
  return sum;
 80016b8:	8afb      	ldrh	r3, [r7, #22]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop

080016c4 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	460b      	mov	r3, r1
 80016d0:	817b      	strh	r3, [r7, #10]
 80016d2:	4613      	mov	r3, r2
 80016d4:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	4a06      	ldr	r2, [pc, #24]	@ (80016f4 <u8g2_DrawStr+0x30>)
 80016da:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80016dc:	893a      	ldrh	r2, [r7, #8]
 80016de:	8979      	ldrh	r1, [r7, #10]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f7ff ff92 	bl	800160c <u8g2_draw_string>
 80016e8:	4603      	mov	r3, r0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	08001f8f 	.word	0x08001f8f

080016f8 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001704:	2b00      	cmp	r3, #0
 8001706:	d05d      	beq.n	80017c4 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001726:	2b00      	cmp	r3, #0
 8001728:	d04d      	beq.n	80017c6 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001730:	2b01      	cmp	r3, #1
 8001732:	d11c      	bne.n	800176e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8001740:	429a      	cmp	r2, r3
 8001742:	da05      	bge.n	8001750 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 800175c:	429a      	cmp	r2, r3
 800175e:	dd32      	ble.n	80017c6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 800176c:	e02b      	b.n	80017c6 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8001774:	461a      	mov	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 800177c:	4619      	mov	r1, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001784:	440b      	add	r3, r1
 8001786:	429a      	cmp	r2, r3
 8001788:	da0d      	bge.n	80017a6 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001790:	b2da      	uxtb	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001798:	b2db      	uxtb	r3, r3
 800179a:	4413      	add	r3, r2
 800179c:	b2db      	uxtb	r3, r3
 800179e:	b25a      	sxtb	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 80017b2:	429a      	cmp	r2, r3
 80017b4:	dd07      	ble.n	80017c6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 80017c2:	e000      	b.n	80017c6 <u8g2_UpdateRefHeight+0xce>
    return;
 80017c4:	bf00      	nop
  }  
}
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  return 0;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <u8g2_SetFontPosBaseline+0x1c>)
 80017f4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	080017d1 	.word	0x080017d1

08001808 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	d00b      	beq.n	8001834 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3374      	adds	r3, #116	@ 0x74
 8001826:	6839      	ldr	r1, [r7, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fa97 	bl	8000d5c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ff62 	bl	80016f8 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 800183c:	b480      	push	{r7}
 800183e:	b087      	sub	sp, #28
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	4611      	mov	r1, r2
 8001848:	461a      	mov	r2, r3
 800184a:	460b      	mov	r3, r1
 800184c:	80fb      	strh	r3, [r7, #6]
 800184e:	4613      	mov	r3, r2
 8001850:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8001858:	8afb      	ldrh	r3, [r7, #22]
 800185a:	82bb      	strh	r3, [r7, #20]
	b += *len;
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	881a      	ldrh	r2, [r3, #0]
 8001860:	8abb      	ldrh	r3, [r7, #20]
 8001862:	4413      	add	r3, r2
 8001864:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8001866:	8afa      	ldrh	r2, [r7, #22]
 8001868:	8abb      	ldrh	r3, [r7, #20]
 800186a:	429a      	cmp	r2, r3
 800186c:	d90b      	bls.n	8001886 <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 800186e:	8afa      	ldrh	r2, [r7, #22]
 8001870:	88bb      	ldrh	r3, [r7, #4]
 8001872:	429a      	cmp	r2, r3
 8001874:	d205      	bcs.n	8001882 <u8g2_clip_intersection2+0x46>
			b = d;
 8001876:	88bb      	ldrh	r3, [r7, #4]
 8001878:	82bb      	strh	r3, [r7, #20]
			b--;
 800187a:	8abb      	ldrh	r3, [r7, #20]
 800187c:	3b01      	subs	r3, #1
 800187e:	82bb      	strh	r3, [r7, #20]
 8001880:	e001      	b.n	8001886 <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8001886:	8afa      	ldrh	r2, [r7, #22]
 8001888:	88bb      	ldrh	r3, [r7, #4]
 800188a:	429a      	cmp	r2, r3
 800188c:	d301      	bcc.n	8001892 <u8g2_clip_intersection2+0x56>
		return 0;
 800188e:	2300      	movs	r3, #0
 8001890:	e01c      	b.n	80018cc <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8001892:	8aba      	ldrh	r2, [r7, #20]
 8001894:	88fb      	ldrh	r3, [r7, #6]
 8001896:	429a      	cmp	r2, r3
 8001898:	d801      	bhi.n	800189e <u8g2_clip_intersection2+0x62>
		return 0;
 800189a:	2300      	movs	r3, #0
 800189c:	e016      	b.n	80018cc <u8g2_clip_intersection2+0x90>
	if (a < c)
 800189e:	8afa      	ldrh	r2, [r7, #22]
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d201      	bcs.n	80018aa <u8g2_clip_intersection2+0x6e>
		a = c;
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 80018aa:	8aba      	ldrh	r2, [r7, #20]
 80018ac:	88bb      	ldrh	r3, [r7, #4]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d901      	bls.n	80018b6 <u8g2_clip_intersection2+0x7a>
		b = d;
 80018b2:	88bb      	ldrh	r3, [r7, #4]
 80018b4:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	8afa      	ldrh	r2, [r7, #22]
 80018ba:	801a      	strh	r2, [r3, #0]
	b -= a;
 80018bc:	8aba      	ldrh	r2, [r7, #20]
 80018be:	8afb      	ldrh	r3, [r7, #22]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	82bb      	strh	r3, [r7, #20]
	*len = b;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	8aba      	ldrh	r2, [r7, #20]
 80018c8:	801a      	strh	r2, [r3, #0]
	return 1;
 80018ca:	2301      	movs	r3, #1
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	371c      	adds	r7, #28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b087      	sub	sp, #28
 80018dc:	af02      	add	r7, sp, #8
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	4608      	mov	r0, r1
 80018e2:	4611      	mov	r1, r2
 80018e4:	461a      	mov	r2, r3
 80018e6:	4603      	mov	r3, r0
 80018e8:	817b      	strh	r3, [r7, #10]
 80018ea:	460b      	mov	r3, r1
 80018ec:	813b      	strh	r3, [r7, #8]
 80018ee:	4613      	mov	r3, r2
 80018f0:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80018f6:	893a      	ldrh	r2, [r7, #8]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8001900:	88f8      	ldrh	r0, [r7, #6]
 8001902:	893a      	ldrh	r2, [r7, #8]
 8001904:	8979      	ldrh	r1, [r7, #10]
 8001906:	f897 3020 	ldrb.w	r3, [r7, #32]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	4603      	mov	r3, r0
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	47a0      	blx	r4
}
 8001912:	bf00      	nop
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	bd90      	pop	{r4, r7, pc}

0800191a <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 800191a:	b590      	push	{r4, r7, lr}
 800191c:	b087      	sub	sp, #28
 800191e:	af02      	add	r7, sp, #8
 8001920:	60f8      	str	r0, [r7, #12]
 8001922:	4608      	mov	r0, r1
 8001924:	4611      	mov	r1, r2
 8001926:	461a      	mov	r2, r3
 8001928:	4603      	mov	r3, r0
 800192a:	817b      	strh	r3, [r7, #10]
 800192c:	460b      	mov	r3, r1
 800192e:	813b      	strh	r3, [r7, #8]
 8001930:	4613      	mov	r3, r2
 8001932:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800193a:	2b00      	cmp	r3, #0
 800193c:	d075      	beq.n	8001a2a <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d072      	beq.n	8001a2a <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d91a      	bls.n	8001980 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 800194a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800194e:	2b02      	cmp	r3, #2
 8001950:	d109      	bne.n	8001966 <u8g2_DrawHVLine+0x4c>
					x -= len;
 8001952:	897a      	ldrh	r2, [r7, #10]
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	b29b      	uxth	r3, r3
 800195a:	817b      	strh	r3, [r7, #10]
					x++;
 800195c:	897b      	ldrh	r3, [r7, #10]
 800195e:	3301      	adds	r3, #1
 8001960:	b29b      	uxth	r3, r3
 8001962:	817b      	strh	r3, [r7, #10]
 8001964:	e00c      	b.n	8001980 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8001966:	f897 3020 	ldrb.w	r3, [r7, #32]
 800196a:	2b03      	cmp	r3, #3
 800196c:	d108      	bne.n	8001980 <u8g2_DrawHVLine+0x66>
					y -= len;
 800196e:	893a      	ldrh	r2, [r7, #8]
 8001970:	88fb      	ldrh	r3, [r7, #6]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	b29b      	uxth	r3, r3
 8001976:	813b      	strh	r3, [r7, #8]
					y++;
 8001978:	893b      	ldrh	r3, [r7, #8]
 800197a:	3301      	adds	r3, #1
 800197c:	b29b      	uxth	r3, r3
 800197e:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8001980:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 800198c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d11a      	bne.n	80019ca <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800199a:	893b      	ldrh	r3, [r7, #8]
 800199c:	429a      	cmp	r2, r3
 800199e:	d83b      	bhi.n	8001a18 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80019a6:	893b      	ldrh	r3, [r7, #8]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d937      	bls.n	8001a1c <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80019b8:	1db9      	adds	r1, r7, #6
 80019ba:	f107 000a 	add.w	r0, r7, #10
 80019be:	f7ff ff3d 	bl	800183c <u8g2_clip_intersection2>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d11a      	bne.n	80019fe <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 80019c8:	e02f      	b.n	8001a2a <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80019d0:	897b      	ldrh	r3, [r7, #10]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d824      	bhi.n	8001a20 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80019dc:	897b      	ldrh	r3, [r7, #10]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d920      	bls.n	8001a24 <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 80019ee:	1db9      	adds	r1, r7, #6
 80019f0:	f107 0008 	add.w	r0, r7, #8
 80019f4:	f7ff ff22 	bl	800183c <u8g2_clip_intersection2>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d014      	beq.n	8001a28 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	689c      	ldr	r4, [r3, #8]
 8001a04:	8979      	ldrh	r1, [r7, #10]
 8001a06:	893a      	ldrh	r2, [r7, #8]
 8001a08:	88f8      	ldrh	r0, [r7, #6]
 8001a0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	4603      	mov	r3, r0
 8001a12:	68f8      	ldr	r0, [r7, #12]
 8001a14:	47a0      	blx	r4
 8001a16:	e008      	b.n	8001a2a <u8g2_DrawHVLine+0x110>
					return;
 8001a18:	bf00      	nop
 8001a1a:	e006      	b.n	8001a2a <u8g2_DrawHVLine+0x110>
					return;
 8001a1c:	bf00      	nop
 8001a1e:	e004      	b.n	8001a2a <u8g2_DrawHVLine+0x110>
					return;
 8001a20:	bf00      	nop
 8001a22:	e002      	b.n	8001a2a <u8g2_DrawHVLine+0x110>
					return;
 8001a24:	bf00      	nop
 8001a26:	e000      	b.n	8001a2a <u8g2_DrawHVLine+0x110>
					return;
 8001a28:	bf00      	nop
		}
}
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd90      	pop	{r4, r7, pc}

08001a30 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8001a30:	b490      	push	{r4, r7}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4604      	mov	r4, r0
 8001a38:	4608      	mov	r0, r1
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4623      	mov	r3, r4
 8001a40:	80fb      	strh	r3, [r7, #6]
 8001a42:	4603      	mov	r3, r0
 8001a44:	80bb      	strh	r3, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	807b      	strh	r3, [r7, #2]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8001a4e:	887a      	ldrh	r2, [r7, #2]
 8001a50:	88bb      	ldrh	r3, [r7, #4]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d20d      	bcs.n	8001a72 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8001a56:	883a      	ldrh	r2, [r7, #0]
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d901      	bls.n	8001a62 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e014      	b.n	8001a8c <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8001a62:	887a      	ldrh	r2, [r7, #2]
 8001a64:	883b      	ldrh	r3, [r7, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d901      	bls.n	8001a6e <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e00e      	b.n	8001a8c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e00c      	b.n	8001a8c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8001a72:	883a      	ldrh	r2, [r7, #0]
 8001a74:	88fb      	ldrh	r3, [r7, #6]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d907      	bls.n	8001a8a <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8001a7a:	887a      	ldrh	r2, [r7, #2]
 8001a7c:	883b      	ldrh	r3, [r7, #0]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d901      	bls.n	8001a86 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e002      	b.n	8001a8c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	e000      	b.n	8001a8c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8001a8a:	2300      	movs	r3, #0
    }
  }
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc90      	pop	{r4, r7}
 8001a94:	4770      	bx	lr

08001a96 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b084      	sub	sp, #16
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	4608      	mov	r0, r1
 8001aa0:	4611      	mov	r1, r2
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	817b      	strh	r3, [r7, #10]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	813b      	strh	r3, [r7, #8]
 8001aac:	4613      	mov	r3, r2
 8001aae:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8001abc:	8b3b      	ldrh	r3, [r7, #24]
 8001abe:	893a      	ldrh	r2, [r7, #8]
 8001ac0:	f7ff ffb6 	bl	8001a30 <u8g2_is_intersection_decision_tree>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <u8g2_IsIntersection+0x38>
    return 0; 
 8001aca:	2300      	movs	r3, #0
 8001acc:	e00a      	b.n	8001ae4 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	897a      	ldrh	r2, [r7, #10]
 8001ade:	f7ff ffa7 	bl	8001a30 <u8g2_is_intersection_decision_tree>
 8001ae2:	4603      	mov	r3, r0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b089      	sub	sp, #36	@ 0x24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	4608      	mov	r0, r1
 8001af6:	4611      	mov	r1, r2
 8001af8:	461a      	mov	r2, r3
 8001afa:	4603      	mov	r3, r0
 8001afc:	817b      	strh	r3, [r7, #10]
 8001afe:	460b      	mov	r3, r1
 8001b00:	813b      	strh	r3, [r7, #8]
 8001b02:	4613      	mov	r3, r2
 8001b04:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8001b06:	893b      	ldrh	r3, [r7, #8]
 8001b08:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8001b0a:	7efb      	ldrb	r3, [r7, #27]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8001b12:	2301      	movs	r3, #1
 8001b14:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8001b16:	7e3a      	ldrb	r2, [r7, #24]
 8001b18:	7efb      	ldrb	r3, [r7, #27]
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8001b24:	2300      	movs	r3, #0
 8001b26:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d801      	bhi.n	8001b36 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8001b32:	7e3b      	ldrb	r3, [r7, #24]
 8001b34:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d001      	beq.n	8001b44 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8001b40:	7e3b      	ldrb	r3, [r7, #24]
 8001b42:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8001b44:	893b      	ldrh	r3, [r7, #8]
 8001b46:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8001b48:	8afb      	ldrh	r3, [r7, #22]
 8001b4a:	f023 0307 	bic.w	r3, r3, #7
 8001b4e:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	7c1b      	ldrb	r3, [r3, #16]
 8001b56:	461a      	mov	r2, r3
 8001b58:	8afb      	ldrh	r3, [r7, #22]
 8001b5a:	fb13 f302 	smulbb	r3, r3, r2
 8001b5e:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b64:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8001b66:	8afb      	ldrh	r3, [r7, #22]
 8001b68:	69fa      	ldr	r2, [r7, #28]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8001b6e:	897b      	ldrh	r3, [r7, #10]
 8001b70:	69fa      	ldr	r2, [r7, #28]
 8001b72:	4413      	add	r3, r2
 8001b74:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8001b76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d117      	bne.n	8001bae <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	781a      	ldrb	r2, [r3, #0]
 8001b82:	7ebb      	ldrb	r3, [r7, #26]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	781a      	ldrb	r2, [r3, #0]
 8001b90:	7e7b      	ldrb	r3, [r7, #25]
 8001b92:	4053      	eors	r3, r2
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	701a      	strb	r2, [r3, #0]
	ptr++;
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
	len--;
 8001ba0:	88fb      	ldrh	r3, [r7, #6]
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1e8      	bne.n	8001b7e <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8001bac:	e038      	b.n	8001c20 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	781a      	ldrb	r2, [r3, #0]
 8001bb2:	7ebb      	ldrb	r3, [r7, #26]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	781a      	ldrb	r2, [r3, #0]
 8001bc0:	7e7b      	ldrb	r3, [r7, #25]
 8001bc2:	4053      	eors	r3, r2
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8001bca:	7efb      	ldrb	r3, [r7, #27]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8001bd0:	7efb      	ldrb	r3, [r7, #27]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	76fb      	strb	r3, [r7, #27]
      len--;
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8001bde:	7efb      	ldrb	r3, [r7, #27]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d114      	bne.n	8001c0e <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8001be8:	461a      	mov	r2, r3
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	4413      	add	r3, r2
 8001bee:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d801      	bhi.n	8001bfe <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d008      	beq.n	8001c1a <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	767b      	strb	r3, [r7, #25]
 8001c0c:	e005      	b.n	8001c1a <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8001c0e:	7ebb      	ldrb	r3, [r7, #26]
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8001c14:	7e7b      	ldrb	r3, [r7, #25]
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1c6      	bne.n	8001bae <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8001c20:	bf00      	nop
 8001c22:	3724      	adds	r7, #36	@ 0x24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c4a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	4798      	blx	r3
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b084      	sub	sp, #16
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	603b      	str	r3, [r7, #0]
 8001c76:	4613      	mov	r3, r2
 8001c78:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	79fa      	ldrb	r2, [r7, #7]
 8001c90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8001cd4:	68f8      	ldr	r0, [r7, #12]
 8001cd6:	f7ff ffa9 	bl	8001c2c <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f7ff fd84 	bl	80017e8 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001d04:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8001d06:	89fb      	ldrh	r3, [r7, #14]
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	89fa      	ldrh	r2, [r7, #14]
 8001d10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	7c1b      	ldrb	r3, [r3, #16]
 8001d16:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8001d18:	89fb      	ldrh	r3, [r7, #14]
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	89fa      	ldrh	r2, [r7, #14]
 8001d22:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001d2a:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8001d2c:	89fb      	ldrh	r3, [r7, #14]
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	89fa      	ldrh	r2, [r7, #14]
 8001d36:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001d3e:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8001d40:	89fb      	ldrh	r3, [r7, #14]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8001d48:	4413      	add	r3, r2
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	7c52      	ldrb	r2, [r2, #17]
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	dd07      	ble.n	8001d62 <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	7c5b      	ldrb	r3, [r3, #17]
 8001d56:	461a      	mov	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8001d62:	89fb      	ldrh	r3, [r7, #14]
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8001d84:	89fb      	ldrh	r3, [r7, #14]
 8001d86:	4413      	add	r3, r2
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	8a9a      	ldrh	r2, [r3, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	8ada      	ldrh	r2, [r3, #22]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af02      	add	r7, sp, #8
 8001db6:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f7ff fe5e 	bl	8001a96 <u8g2_IsIntersection>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d104      	bne.n	8001dea <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8001de8:	e03b      	b.n	8001e62 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d205      	bcs.n	8001e0e <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d905      	bls.n	8001e2a <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d205      	bcs.n	8001e46 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d905      	bls.n	8001e62 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ff3c 	bl	8001cf0 <u8g2_update_dimension_common>
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d30a      	bcc.n	8001eca <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ff65 	bl	8001db0 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b088      	sub	sp, #32
 8001ef2:	af02      	add	r7, sp, #8
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	4608      	mov	r0, r1
 8001ef8:	4611      	mov	r1, r2
 8001efa:	461a      	mov	r2, r3
 8001efc:	4603      	mov	r3, r0
 8001efe:	817b      	strh	r3, [r7, #10]
 8001f00:	460b      	mov	r3, r1
 8001f02:	813b      	strh	r3, [r7, #8]
 8001f04:	4613      	mov	r3, r2
 8001f06:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f0e:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8001f10:	8aba      	ldrh	r2, [r7, #20]
 8001f12:	893b      	ldrh	r3, [r7, #8]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f1e:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8001f20:	8afa      	ldrh	r2, [r7, #22]
 8001f22:	897b      	ldrh	r3, [r7, #10]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8001f28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d107      	bne.n	8001f40 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8001f30:	8abb      	ldrh	r3, [r7, #20]
 8001f32:	3b01      	subs	r3, #1
 8001f34:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8001f36:	8afa      	ldrh	r2, [r7, #22]
 8001f38:	88fb      	ldrh	r3, [r7, #6]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	82fb      	strh	r3, [r7, #22]
 8001f3e:	e00a      	b.n	8001f56 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8001f40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d106      	bne.n	8001f56 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8001f48:	8afb      	ldrh	r3, [r7, #22]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8001f4e:	8aba      	ldrh	r2, [r7, #20]
 8001f50:	88fb      	ldrh	r3, [r7, #6]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8001f56:	88f8      	ldrh	r0, [r7, #6]
 8001f58:	8aba      	ldrh	r2, [r7, #20]
 8001f5a:	8af9      	ldrh	r1, [r7, #22]
 8001f5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	4603      	mov	r3, r0
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f7ff fcb7 	bl	80018d8 <u8g2_draw_hv_line_2dir>
}
 8001f6a:	bf00      	nop
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	460b      	mov	r3, r1
 8001f98:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d002      	beq.n	8001fa6 <u8x8_ascii_next+0x18>
 8001fa0:	78fb      	ldrb	r3, [r7, #3]
 8001fa2:	2b0a      	cmp	r3, #10
 8001fa4:	d102      	bne.n	8001fac <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8001fa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001faa:	e001      	b.n	8001fb0 <u8x8_ascii_next+0x22>
  return b;
 8001fac:	78fb      	ldrb	r3, [r7, #3]
 8001fae:	b29b      	uxth	r3, r3
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	691c      	ldr	r4, [r3, #16]
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	2300      	movs	r3, #0
 8001fd0:	2120      	movs	r1, #32
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	47a0      	blx	r4
 8001fd6:	4603      	mov	r3, r0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd90      	pop	{r4, r7, pc}

08001fe0 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8001fe0:	b590      	push	{r4, r7, lr}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	691c      	ldr	r4, [r3, #16]
 8001ff2:	7afa      	ldrb	r2, [r7, #11]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2117      	movs	r1, #23
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	47a0      	blx	r4
 8001ffc:	4603      	mov	r3, r0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	bd90      	pop	{r4, r7, pc}

08002006 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
 800200e:	460b      	mov	r3, r1
 8002010:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002012:	1cfb      	adds	r3, r7, #3
 8002014:	461a      	mov	r2, r3
 8002016:	2101      	movs	r1, #1
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff ffe1 	bl	8001fe0 <u8x8_byte_SendBytes>
 800201e:	4603      	mov	r3, r0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68dc      	ldr	r4, [r3, #12]
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	2300      	movs	r3, #0
 800203c:	2115      	movs	r1, #21
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	47a0      	blx	r4
 8002042:	4603      	mov	r3, r0
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bd90      	pop	{r4, r7, pc}

0800204c <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68dc      	ldr	r4, [r3, #12]
 800205c:	78fa      	ldrb	r2, [r7, #3]
 800205e:	2300      	movs	r3, #0
 8002060:	2116      	movs	r1, #22
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	47a0      	blx	r4
 8002066:	4603      	mov	r3, r0
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	bd90      	pop	{r4, r7, pc}

08002070 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	460b      	mov	r3, r1
 800207a:	607a      	str	r2, [r7, #4]
 800207c:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	68dc      	ldr	r4, [r3, #12]
 8002082:	7afa      	ldrb	r2, [r7, #11]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2117      	movs	r1, #23
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	47a0      	blx	r4
 800208c:	4603      	mov	r3, r0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	bd90      	pop	{r4, r7, pc}

08002096 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8002096:	b590      	push	{r4, r7, lr}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	68dc      	ldr	r4, [r3, #12]
 80020a2:	2300      	movs	r3, #0
 80020a4:	2200      	movs	r2, #0
 80020a6:	2118      	movs	r1, #24
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	47a0      	blx	r4
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd90      	pop	{r4, r7, pc}

080020b6 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80020b6:	b590      	push	{r4, r7, lr}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	68dc      	ldr	r4, [r3, #12]
 80020c2:	2300      	movs	r3, #0
 80020c4:	2200      	movs	r2, #0
 80020c6:	2119      	movs	r1, #25
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	47a0      	blx	r4
 80020cc:	4603      	mov	r3, r0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd90      	pop	{r4, r7, pc}

080020d6 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80020d6:	b590      	push	{r4, r7, lr}
 80020d8:	b085      	sub	sp, #20
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
 80020de:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	73fb      	strb	r3, [r7, #15]
    data++;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	3301      	adds	r3, #1
 80020ea:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	2bfe      	cmp	r3, #254	@ 0xfe
 80020f0:	d031      	beq.n	8002156 <u8x8_cad_SendSequence+0x80>
 80020f2:	2bfe      	cmp	r3, #254	@ 0xfe
 80020f4:	dc3d      	bgt.n	8002172 <u8x8_cad_SendSequence+0x9c>
 80020f6:	2b19      	cmp	r3, #25
 80020f8:	dc3b      	bgt.n	8002172 <u8x8_cad_SendSequence+0x9c>
 80020fa:	2b18      	cmp	r3, #24
 80020fc:	da23      	bge.n	8002146 <u8x8_cad_SendSequence+0x70>
 80020fe:	2b16      	cmp	r3, #22
 8002100:	dc02      	bgt.n	8002108 <u8x8_cad_SendSequence+0x32>
 8002102:	2b15      	cmp	r3, #21
 8002104:	da03      	bge.n	800210e <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8002106:	e034      	b.n	8002172 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8002108:	2b17      	cmp	r3, #23
 800210a:	d00e      	beq.n	800212a <u8x8_cad_SendSequence+0x54>
	return;
 800210c:	e031      	b.n	8002172 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68dc      	ldr	r4, [r3, #12]
 8002118:	7bba      	ldrb	r2, [r7, #14]
 800211a:	7bf9      	ldrb	r1, [r7, #15]
 800211c:	2300      	movs	r3, #0
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	47a0      	blx	r4
	  data++;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	3301      	adds	r3, #1
 8002126:	603b      	str	r3, [r7, #0]
	  break;
 8002128:	e022      	b.n	8002170 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002130:	f107 030e 	add.w	r3, r7, #14
 8002134:	461a      	mov	r2, r3
 8002136:	2101      	movs	r1, #1
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f7ff ff99 	bl	8002070 <u8x8_cad_SendData>
	  data++;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	3301      	adds	r3, #1
 8002142:	603b      	str	r3, [r7, #0]
	  break;
 8002144:	e014      	b.n	8002170 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68dc      	ldr	r4, [r3, #12]
 800214a:	7bf9      	ldrb	r1, [r7, #15]
 800214c:	2300      	movs	r3, #0
 800214e:	2200      	movs	r2, #0
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	47a0      	blx	r4
	  break;
 8002154:	e00c      	b.n	8002170 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800215c:	7bbb      	ldrb	r3, [r7, #14]
 800215e:	461a      	mov	r2, r3
 8002160:	2129      	movs	r1, #41	@ 0x29
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f9ee 	bl	8002544 <u8x8_gpio_call>
	  data++;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	3301      	adds	r3, #1
 800216c:	603b      	str	r3, [r7, #0]
	  break;
 800216e:	bf00      	nop
    cmd = *data;
 8002170:	e7b6      	b.n	80020e0 <u8x8_cad_SendSequence+0xa>
	return;
 8002172:	bf00      	nop
    }
  }
}
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	bd90      	pop	{r4, r7, pc}
	...

0800217c <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	460b      	mov	r3, r1
 8002188:	72fb      	strb	r3, [r7, #11]
 800218a:	4613      	mov	r3, r2
 800218c:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800218e:	7afb      	ldrb	r3, [r7, #11]
 8002190:	3b14      	subs	r3, #20
 8002192:	2b05      	cmp	r3, #5
 8002194:	d82f      	bhi.n	80021f6 <u8x8_cad_001+0x7a>
 8002196:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <u8x8_cad_001+0x20>)
 8002198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219c:	080021e5 	.word	0x080021e5
 80021a0:	080021b5 	.word	0x080021b5
 80021a4:	080021c9 	.word	0x080021c9
 80021a8:	080021dd 	.word	0x080021dd
 80021ac:	080021e5 	.word	0x080021e5
 80021b0:	080021e5 	.word	0x080021e5
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 80021b4:	2100      	movs	r1, #0
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f7ff ff00 	bl	8001fbc <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80021bc:	7abb      	ldrb	r3, [r7, #10]
 80021be:	4619      	mov	r1, r3
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f7ff ff20 	bl	8002006 <u8x8_byte_SendByte>
      break;
 80021c6:	e018      	b.n	80021fa <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 80021c8:	2100      	movs	r1, #0
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f7ff fef6 	bl	8001fbc <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80021d0:	7abb      	ldrb	r3, [r7, #10]
 80021d2:	4619      	mov	r1, r3
 80021d4:	68f8      	ldr	r0, [r7, #12]
 80021d6:	f7ff ff16 	bl	8002006 <u8x8_byte_SendByte>
      break;
 80021da:	e00e      	b.n	80021fa <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 80021dc:	2101      	movs	r1, #1
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	f7ff feec 	bl	8001fbc <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	691c      	ldr	r4, [r3, #16]
 80021e8:	7aba      	ldrb	r2, [r7, #10]
 80021ea:	7af9      	ldrb	r1, [r7, #11]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	47a0      	blx	r4
 80021f2:	4603      	mov	r3, r0
 80021f4:	e002      	b.n	80021fc <u8x8_cad_001+0x80>
    default:
      return 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	e000      	b.n	80021fc <u8x8_cad_001+0x80>
  }
  return 1;
 80021fa:	2301      	movs	r3, #1
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	bd90      	pop	{r4, r7, pc}

08002204 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	607b      	str	r3, [r7, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	72fb      	strb	r3, [r7, #11]
 8002212:	4613      	mov	r3, r2
 8002214:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8002216:	7afb      	ldrb	r3, [r7, #11]
 8002218:	2b0f      	cmp	r3, #15
 800221a:	d006      	beq.n	800222a <u8x8_d_st7565_common+0x26>
 800221c:	2b0f      	cmp	r3, #15
 800221e:	dc71      	bgt.n	8002304 <u8x8_d_st7565_common+0x100>
 8002220:	2b0b      	cmp	r3, #11
 8002222:	d050      	beq.n	80022c6 <u8x8_d_st7565_common+0xc2>
 8002224:	2b0e      	cmp	r3, #14
 8002226:	d05b      	beq.n	80022e0 <u8x8_d_st7565_common+0xdc>
 8002228:	e06c      	b.n	8002304 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f7ff ff33 	bl	8002096 <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	795b      	ldrb	r3, [r3, #5]
 8002234:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8002236:	7dbb      	ldrb	r3, [r7, #22]
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8002242:	7dbb      	ldrb	r3, [r7, #22]
 8002244:	4413      	add	r3, r2
 8002246:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002248:	7dbb      	ldrb	r3, [r7, #22]
 800224a:	091b      	lsrs	r3, r3, #4
 800224c:	b2db      	uxtb	r3, r3
 800224e:	f043 0310 	orr.w	r3, r3, #16
 8002252:	b2db      	uxtb	r3, r3
 8002254:	4619      	mov	r1, r3
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f7ff fee6 	bl	8002028 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 800225c:	7dbb      	ldrb	r3, [r7, #22]
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	b2db      	uxtb	r3, r3
 8002264:	4619      	mov	r1, r3
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f7ff fede 	bl	8002028 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	799b      	ldrb	r3, [r3, #6]
 8002270:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002274:	b2db      	uxtb	r3, r3
 8002276:	4619      	mov	r1, r3
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f7ff fed5 	bl	8002028 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	791b      	ldrb	r3, [r3, #4]
 8002282:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8002284:	7dfb      	ldrb	r3, [r7, #23]
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8002290:	7dfa      	ldrb	r2, [r7, #23]
 8002292:	7dbb      	ldrb	r3, [r7, #22]
 8002294:	4413      	add	r3, r2
 8002296:	2b84      	cmp	r3, #132	@ 0x84
 8002298:	d905      	bls.n	80022a6 <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 800229a:	2384      	movs	r3, #132	@ 0x84
 800229c:	75fb      	strb	r3, [r7, #23]
	c -= x;
 800229e:	7dfa      	ldrb	r2, [r7, #23]
 80022a0:	7dbb      	ldrb	r3, [r7, #22]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 80022a6:	7dfb      	ldrb	r3, [r7, #23]
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	4619      	mov	r1, r3
 80022ac:	68f8      	ldr	r0, [r7, #12]
 80022ae:	f7ff fedf 	bl	8002070 <u8x8_cad_SendData>
	arg_int--;
 80022b2:	7abb      	ldrb	r3, [r7, #10]
 80022b4:	3b01      	subs	r3, #1
 80022b6:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 80022b8:	7abb      	ldrb	r3, [r7, #10]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d1f3      	bne.n	80022a6 <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f7ff fef9 	bl	80020b6 <u8x8_cad_EndTransfer>
      break;
 80022c4:	e020      	b.n	8002308 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 80022c6:	7abb      	ldrb	r3, [r7, #10]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d104      	bne.n	80022d6 <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 80022cc:	4911      	ldr	r1, [pc, #68]	@ (8002314 <u8x8_d_st7565_common+0x110>)
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f7ff ff01 	bl	80020d6 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 80022d4:	e018      	b.n	8002308 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 80022d6:	4910      	ldr	r1, [pc, #64]	@ (8002318 <u8x8_d_st7565_common+0x114>)
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff fefc 	bl	80020d6 <u8x8_cad_SendSequence>
      break;
 80022de:	e013      	b.n	8002308 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7ff fed8 	bl	8002096 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80022e6:	2181      	movs	r1, #129	@ 0x81
 80022e8:	68f8      	ldr	r0, [r7, #12]
 80022ea:	f7ff fe9d 	bl	8002028 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 80022ee:	7abb      	ldrb	r3, [r7, #10]
 80022f0:	089b      	lsrs	r3, r3, #2
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	4619      	mov	r1, r3
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	f7ff fea8 	bl	800204c <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f7ff feda 	bl	80020b6 <u8x8_cad_EndTransfer>
      break;
 8002302:	e001      	b.n	8002308 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 8002304:	2300      	movs	r3, #0
 8002306:	e000      	b.n	800230a <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	0800aa80 	.word	0x0800aa80
 8002318:	0800aa88 	.word	0x0800aa88

0800231c <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	607b      	str	r3, [r7, #4]
 8002326:	460b      	mov	r3, r1
 8002328:	72fb      	strb	r3, [r7, #11]
 800232a:	4613      	mov	r3, r2
 800232c:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 800232e:	7aba      	ldrb	r2, [r7, #10]
 8002330:	7af9      	ldrb	r1, [r7, #11]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f7ff ff65 	bl	8002204 <u8x8_d_st7565_common>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d131      	bne.n	80023a4 <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 8002340:	7afb      	ldrb	r3, [r7, #11]
 8002342:	2b0d      	cmp	r3, #13
 8002344:	d013      	beq.n	800236e <u8x8_d_st7565_64128n+0x52>
 8002346:	2b0d      	cmp	r3, #13
 8002348:	dc2a      	bgt.n	80023a0 <u8x8_d_st7565_64128n+0x84>
 800234a:	2b09      	cmp	r3, #9
 800234c:	d002      	beq.n	8002354 <u8x8_d_st7565_64128n+0x38>
 800234e:	2b0a      	cmp	r3, #10
 8002350:	d005      	beq.n	800235e <u8x8_d_st7565_64128n+0x42>
 8002352:	e025      	b.n	80023a0 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 8002354:	4916      	ldr	r1, [pc, #88]	@ (80023b0 <u8x8_d_st7565_64128n+0x94>)
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f832 	bl	80023c0 <u8x8_d_helper_display_setup_memory>
	break;
 800235c:	e022      	b.n	80023a4 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 f842 	bl	80023e8 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 8002364:	4913      	ldr	r1, [pc, #76]	@ (80023b4 <u8x8_d_st7565_64128n+0x98>)
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f7ff feb5 	bl	80020d6 <u8x8_cad_SendSequence>
	break;
 800236c:	e01a      	b.n	80023a4 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 800236e:	7abb      	ldrb	r3, [r7, #10]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d10a      	bne.n	800238a <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8002374:	4910      	ldr	r1, [pc, #64]	@ (80023b8 <u8x8_d_st7565_64128n+0x9c>)
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f7ff fead 	bl	80020d6 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	7c9a      	ldrb	r2, [r3, #18]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8002388:	e00c      	b.n	80023a4 <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 800238a:	490c      	ldr	r1, [pc, #48]	@ (80023bc <u8x8_d_st7565_64128n+0xa0>)
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f7ff fea2 	bl	80020d6 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	7cda      	ldrb	r2, [r3, #19]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 800239e:	e001      	b.n	80023a4 <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 80023a0:	2300      	movs	r3, #0
 80023a2:	e000      	b.n	80023a6 <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 80023a4:	2301      	movs	r3, #1
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	0800aac0 	.word	0x0800aac0
 80023b4:	0800aaa0 	.word	0x0800aaa0
 80023b8:	0800aa90 	.word	0x0800aa90
 80023bc:	0800aa98 	.word	0x0800aa98

080023c0 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	7c9a      	ldrb	r2, [r3, #18]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80023e8:	b590      	push	{r4, r7, lr}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	695c      	ldr	r4, [r3, #20]
 80023f4:	2300      	movs	r3, #0
 80023f6:	2200      	movs	r2, #0
 80023f8:	2128      	movs	r1, #40	@ 0x28
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68dc      	ldr	r4, [r3, #12]
 8002402:	2300      	movs	r3, #0
 8002404:	2200      	movs	r2, #0
 8002406:	2114      	movs	r1, #20
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800240c:	2201      	movs	r2, #1
 800240e:	214b      	movs	r1, #75	@ 0x4b
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f897 	bl	8002544 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	791b      	ldrb	r3, [r3, #4]
 800241c:	461a      	mov	r2, r3
 800241e:	2129      	movs	r1, #41	@ 0x29
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f88f 	bl	8002544 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	214b      	movs	r1, #75	@ 0x4b
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f88a 	bl	8002544 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	791b      	ldrb	r3, [r3, #4]
 8002436:	461a      	mov	r2, r3
 8002438:	2129      	movs	r1, #41	@ 0x29
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f882 	bl	8002544 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002440:	2201      	movs	r2, #1
 8002442:	214b      	movs	r1, #75	@ 0x4b
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 f87d 	bl	8002544 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	795b      	ldrb	r3, [r3, #5]
 8002450:	461a      	mov	r2, r3
 8002452:	2129      	movs	r1, #41	@ 0x29
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 f875 	bl	8002544 <u8x8_gpio_call>
}    
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	bd90      	pop	{r4, r7, pc}

08002462 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002462:	b590      	push	{r4, r7, lr}
 8002464:	b085      	sub	sp, #20
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
 800246a:	4608      	mov	r0, r1
 800246c:	4611      	mov	r1, r2
 800246e:	461a      	mov	r2, r3
 8002470:	4603      	mov	r3, r0
 8002472:	70fb      	strb	r3, [r7, #3]
 8002474:	460b      	mov	r3, r1
 8002476:	70bb      	strb	r3, [r7, #2]
 8002478:	4613      	mov	r3, r2
 800247a:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800247c:	78fb      	ldrb	r3, [r7, #3]
 800247e:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002480:	78bb      	ldrb	r3, [r7, #2]
 8002482:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002484:	787b      	ldrb	r3, [r7, #1]
 8002486:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002488:	6a3b      	ldr	r3, [r7, #32]
 800248a:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689c      	ldr	r4, [r3, #8]
 8002490:	f107 0308 	add.w	r3, r7, #8
 8002494:	2201      	movs	r2, #1
 8002496:	210f      	movs	r1, #15
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	47a0      	blx	r4
 800249c:	4603      	mov	r3, r0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd90      	pop	{r4, r7, pc}

080024a6 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 80024a6:	b590      	push	{r4, r7, lr}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689c      	ldr	r4, [r3, #8]
 80024b2:	2300      	movs	r3, #0
 80024b4:	2200      	movs	r2, #0
 80024b6:	2109      	movs	r1, #9
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	47a0      	blx	r4
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd90      	pop	{r4, r7, pc}

080024c4 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 80024c4:	b590      	push	{r4, r7, lr}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689c      	ldr	r4, [r3, #8]
 80024d0:	2300      	movs	r3, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	210a      	movs	r1, #10
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd90      	pop	{r4, r7, pc}

080024e2 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80024e2:	b590      	push	{r4, r7, lr}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	460b      	mov	r3, r1
 80024ec:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689c      	ldr	r4, [r3, #8]
 80024f2:	78fa      	ldrb	r2, [r7, #3]
 80024f4:	2300      	movs	r3, #0
 80024f6:	210b      	movs	r1, #11
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	47a0      	blx	r4
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bd90      	pop	{r4, r7, pc}

08002504 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8002504:	b590      	push	{r4, r7, lr}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689c      	ldr	r4, [r3, #8]
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	2300      	movs	r3, #0
 8002518:	210e      	movs	r1, #14
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	47a0      	blx	r4
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	bd90      	pop	{r4, r7, pc}

08002526 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8002526:	b590      	push	{r4, r7, lr}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689c      	ldr	r4, [r3, #8]
 8002532:	2300      	movs	r3, #0
 8002534:	2200      	movs	r2, #0
 8002536:	2110      	movs	r1, #16
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	47a0      	blx	r4
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	bd90      	pop	{r4, r7, pc}

08002544 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002544:	b590      	push	{r4, r7, lr}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	70fb      	strb	r3, [r7, #3]
 8002550:	4613      	mov	r3, r2
 8002552:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	695c      	ldr	r4, [r3, #20]
 8002558:	78ba      	ldrb	r2, [r7, #2]
 800255a:	78f9      	ldrb	r1, [r7, #3]
 800255c:	2300      	movs	r3, #0
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	47a0      	blx	r4
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bd90      	pop	{r4, r7, pc}

0800256a <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800256a:	b480      	push	{r7}
 800256c:	b085      	sub	sp, #20
 800256e:	af00      	add	r7, sp, #0
 8002570:	60f8      	str	r0, [r7, #12]
 8002572:	607b      	str	r3, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	72fb      	strb	r3, [r7, #11]
 8002578:	4613      	mov	r3, r2
 800257a:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
	...

0800258c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a11      	ldr	r2, [pc, #68]	@ (80025e4 <u8x8_SetupDefaults+0x58>)
 800259e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a10      	ldr	r2, [pc, #64]	@ (80025e4 <u8x8_SetupDefaults+0x58>)
 80025a4:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a0e      	ldr	r2, [pc, #56]	@ (80025e4 <u8x8_SetupDefaults+0x58>)
 80025aa:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4a0d      	ldr	r2, [pc, #52]	@ (80025e4 <u8x8_SetupDefaults+0x58>)
 80025b0:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	22ff      	movs	r2, #255	@ 0xff
 80025cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	22ff      	movs	r2, #255	@ 0xff
 80025d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	0800256b 	.word	0x0800256b

080025e8 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
 80025f4:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f7ff ffc8 	bl	800258c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f7ff ff46 	bl	80024a6 <u8x8_SetupMemory>
}
 800261a:	bf00      	nop
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b088      	sub	sp, #32
 8002626:	af04      	add	r7, sp, #16
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	460b      	mov	r3, r1
 800262c:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 800262e:	2300      	movs	r3, #0
 8002630:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR == PIN_INPUT) ? ALERT_PIN_CELL_01 : 0;
 8002632:	7bbb      	ldrb	r3, [r7, #14]
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	b2db      	uxtb	r3, r3
 800263a:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 800263c:	7bbb      	ldrb	r3, [r7, #14]
 800263e:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 8002640:	7bbb      	ldrb	r3, [r7, #14]
 8002642:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8002644:	7bbb      	ldrb	r3, [r7, #14]
 8002646:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR       == PIN_INPUT) ? CELL_01_LED_01       : 0;
 8002648:	7bbb      	ldrb	r3, [r7, #14]
 800264a:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 800264c:	7bbb      	ldrb	r3, [r7, #14]
 800264e:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 8002650:	7bbb      	ldrb	r3, [r7, #14]
 8002652:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8002654:	7bbb      	ldrb	r3, [r7, #14]
 8002656:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? (1U << 0) : 0;
 800265c:	7b7b      	ldrb	r3, [r7, #13]
 800265e:	f043 0301 	orr.w	r3, r3, #1
 8002662:	b2db      	uxtb	r3, r3
 8002664:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? (1U << 1) : 0;
 8002666:	7b7b      	ldrb	r3, [r7, #13]
 8002668:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? (1U << 2) : 0;
 800266a:	7b7b      	ldrb	r3, [r7, #13]
 800266c:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? (1U << 3) : 0;
 800266e:	7b7b      	ldrb	r3, [r7, #13]
 8002670:	f043 0308 	orr.w	r3, r3, #8
 8002674:	b2db      	uxtb	r3, r3
 8002676:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? (1U << 4) : 0;
 8002678:	7b7b      	ldrb	r3, [r7, #13]
 800267a:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? (1U << 5) : 0;
 800267c:	7b7b      	ldrb	r3, [r7, #13]
 800267e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? (1U << 6) : 0;
 8002680:	7b7b      	ldrb	r3, [r7, #13]
 8002682:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? (1U << 7) : 0;
 8002684:	7b7b      	ldrb	r3, [r7, #13]
 8002686:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8002688:	78fb      	ldrb	r3, [r7, #3]
 800268a:	b29b      	uxth	r3, r3
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	b299      	uxth	r1, r3
 8002690:	2364      	movs	r3, #100	@ 0x64
 8002692:	9302      	str	r3, [sp, #8]
 8002694:	2301      	movs	r3, #1
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	f107 030e 	add.w	r3, r7, #14
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2301      	movs	r3, #1
 80026a0:	2206      	movs	r2, #6
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f003 fc96 	bl	8005fd4 <HAL_I2C_Mem_Write>
 80026a8:	4603      	mov	r3, r0
 80026aa:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <Expander_InitPinDirections+0x94>
    {
        return status;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	e012      	b.n	80026dc <Expander_InitPinDirections+0xba>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 80026b6:	78fb      	ldrb	r3, [r7, #3]
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	b299      	uxth	r1, r3
 80026be:	2364      	movs	r3, #100	@ 0x64
 80026c0:	9302      	str	r3, [sp, #8]
 80026c2:	2301      	movs	r3, #1
 80026c4:	9301      	str	r3, [sp, #4]
 80026c6:	f107 030d 	add.w	r3, r7, #13
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	2301      	movs	r3, #1
 80026ce:	2207      	movs	r2, #7
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f003 fc7f 	bl	8005fd4 <HAL_I2C_Mem_Write>
 80026d6:	4603      	mov	r3, r0
 80026d8:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 80026da:	7bfb      	ldrb	r3, [r7, #15]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b088      	sub	sp, #32
 80026e8:	af04      	add	r7, sp, #16
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	4608      	mov	r0, r1
 80026ee:	4611      	mov	r1, r2
 80026f0:	461a      	mov	r2, r3
 80026f2:	4603      	mov	r3, r0
 80026f4:	70fb      	strb	r3, [r7, #3]
 80026f6:	460b      	mov	r3, r1
 80026f8:	803b      	strh	r3, [r7, #0]
 80026fa:	4613      	mov	r3, r2
 80026fc:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 80026fe:	883b      	ldrh	r3, [r7, #0]
 8002700:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002704:	2b00      	cmp	r3, #0
 8002706:	d142      	bne.n	800278e <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 8002708:	2302      	movs	r3, #2
 800270a:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	b29b      	uxth	r3, r3
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	b299      	uxth	r1, r3
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	b29a      	uxth	r2, r3
 8002718:	2364      	movs	r3, #100	@ 0x64
 800271a:	9302      	str	r3, [sp, #8]
 800271c:	2301      	movs	r3, #1
 800271e:	9301      	str	r3, [sp, #4]
 8002720:	f107 030c 	add.w	r3, r7, #12
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2301      	movs	r3, #1
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f003 fd4d 	bl	80061c8 <HAL_I2C_Mem_Read>
 800272e:	4603      	mov	r3, r0
 8002730:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8002732:	7bbb      	ldrb	r3, [r7, #14]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <Expander_SetPinState+0x58>
            return status;
 8002738:	7bbb      	ldrb	r3, [r7, #14]
 800273a:	e073      	b.n	8002824 <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 800273c:	78bb      	ldrb	r3, [r7, #2]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d106      	bne.n	8002750 <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8002742:	883b      	ldrh	r3, [r7, #0]
 8002744:	b2da      	uxtb	r2, r3
 8002746:	7b3b      	ldrb	r3, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	b2db      	uxtb	r3, r3
 800274c:	733b      	strb	r3, [r7, #12]
 800274e:	e009      	b.n	8002764 <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 8002750:	883b      	ldrh	r3, [r7, #0]
 8002752:	b25b      	sxtb	r3, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	b25a      	sxtb	r2, r3
 8002758:	7b3b      	ldrb	r3, [r7, #12]
 800275a:	b25b      	sxtb	r3, r3
 800275c:	4013      	ands	r3, r2
 800275e:	b25b      	sxtb	r3, r3
 8002760:	b2db      	uxtb	r3, r3
 8002762:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8002764:	78fb      	ldrb	r3, [r7, #3]
 8002766:	b29b      	uxth	r3, r3
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	b299      	uxth	r1, r3
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	b29a      	uxth	r2, r3
 8002770:	2364      	movs	r3, #100	@ 0x64
 8002772:	9302      	str	r3, [sp, #8]
 8002774:	2301      	movs	r3, #1
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	f107 030c 	add.w	r3, r7, #12
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	2301      	movs	r3, #1
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f003 fc27 	bl	8005fd4 <HAL_I2C_Mem_Write>
 8002786:	4603      	mov	r3, r0
 8002788:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 800278a:	7bbb      	ldrb	r3, [r7, #14]
 800278c:	e04a      	b.n	8002824 <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 800278e:	883b      	ldrh	r3, [r7, #0]
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d145      	bne.n	8002822 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8002796:	2303      	movs	r3, #3
 8002798:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 800279a:	78fb      	ldrb	r3, [r7, #3]
 800279c:	b29b      	uxth	r3, r3
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	b299      	uxth	r1, r3
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	2364      	movs	r3, #100	@ 0x64
 80027a8:	9302      	str	r3, [sp, #8]
 80027aa:	2301      	movs	r3, #1
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	f107 030c 	add.w	r3, r7, #12
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	2301      	movs	r3, #1
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f003 fd06 	bl	80061c8 <HAL_I2C_Mem_Read>
 80027bc:	4603      	mov	r3, r0
 80027be:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 80027c0:	7bbb      	ldrb	r3, [r7, #14]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <Expander_SetPinState+0xe6>
            return status;
 80027c6:	7bbb      	ldrb	r3, [r7, #14]
 80027c8:	e02c      	b.n	8002824 <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 80027ca:	883b      	ldrh	r3, [r7, #0]
 80027cc:	0a1b      	lsrs	r3, r3, #8
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 80027d2:	78bb      	ldrb	r3, [r7, #2]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d105      	bne.n	80027e4 <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 80027d8:	7b3a      	ldrb	r2, [r7, #12]
 80027da:	7b7b      	ldrb	r3, [r7, #13]
 80027dc:	4313      	orrs	r3, r2
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	733b      	strb	r3, [r7, #12]
 80027e2:	e009      	b.n	80027f8 <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 80027e4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80027e8:	43db      	mvns	r3, r3
 80027ea:	b25a      	sxtb	r2, r3
 80027ec:	7b3b      	ldrb	r3, [r7, #12]
 80027ee:	b25b      	sxtb	r3, r3
 80027f0:	4013      	ands	r3, r2
 80027f2:	b25b      	sxtb	r3, r3
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 80027f8:	78fb      	ldrb	r3, [r7, #3]
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	b299      	uxth	r1, r3
 8002800:	7bfb      	ldrb	r3, [r7, #15]
 8002802:	b29a      	uxth	r2, r3
 8002804:	2364      	movs	r3, #100	@ 0x64
 8002806:	9302      	str	r3, [sp, #8]
 8002808:	2301      	movs	r3, #1
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	2301      	movs	r3, #1
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f003 fbdd 	bl	8005fd4 <HAL_I2C_Mem_Write>
 800281a:	4603      	mov	r3, r0
 800281c:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 800281e:	7bbb      	ldrb	r3, [r7, #14]
 8002820:	e000      	b.n	8002824 <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
    }
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8002834:	4b11      	ldr	r3, [pc, #68]	@ (800287c <Expander_InitAllDevices+0x50>)
 8002836:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8002838:	2304      	movs	r3, #4
 800283a:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	e012      	b.n	8002868 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8002842:	f107 0208 	add.w	r2, r7, #8
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	4413      	add	r3, r2
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4619      	mov	r1, r3
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff fee7 	bl	8002622 <Expander_InitPinDirections>
 8002854:	4603      	mov	r3, r0
 8002856:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <Expander_InitAllDevices+0x36>
        {
            return status;
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	e007      	b.n	8002872 <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	3301      	adds	r3, #1
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	429a      	cmp	r2, r3
 800286e:	d3e8      	bcc.n	8002842 <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3718      	adds	r7, #24
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	24232221 	.word	0x24232221

08002880 <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af02      	add	r7, sp, #8
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	460b      	mov	r3, r1
 800288a:	70fb      	strb	r3, [r7, #3]
 800288c:	4613      	mov	r3, r2
 800288e:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8002890:	4b17      	ldr	r3, [pc, #92]	@ (80028f0 <INA229_writeReg+0x70>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	81bb      	strh	r3, [r7, #12]
 8002896:	2300      	movs	r3, #0
 8002898:	73bb      	strb	r3, [r7, #14]
    uint8_t rxBuf[3] = {0};
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <INA229_writeReg+0x70>)
 800289c:	881b      	ldrh	r3, [r3, #0]
 800289e:	813b      	strh	r3, [r7, #8]
 80028a0:	2300      	movs	r3, #0
 80028a2:	72bb      	strb	r3, [r7, #10]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 80028ac:	883b      	ldrh	r3, [r7, #0]
 80028ae:	0a1b      	lsrs	r3, r3, #8
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 80028b6:	883b      	ldrh	r3, [r7, #0]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	7f18      	ldrb	r0, [r3, #28]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	7f59      	ldrb	r1, [r3, #29]
 80028c4:	f107 020c 	add.w	r2, r7, #12
 80028c8:	f107 0308 	add.w	r3, r7, #8
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	4613      	mov	r3, r2
 80028d0:	2203      	movs	r2, #3
 80028d2:	f000 f875 	bl	80029c0 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 80028d6:	78fb      	ldrb	r3, [r7, #3]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d105      	bne.n	80028e8 <INA229_writeReg+0x68>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 80028dc:	883b      	ldrh	r3, [r7, #0]
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	82da      	strh	r2, [r3, #22]
    }
}
 80028e8:	bf00      	nop
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	08009b18 	.word	0x08009b18

080028f4 <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	7f1b      	ldrb	r3, [r3, #28]
 8002900:	4618      	mov	r0, r3
 8002902:	f000 f851 	bl	80029a8 <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	2100      	movs	r1, #0
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff ffb6 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	885b      	ldrh	r3, [r3, #2]
 8002918:	461a      	mov	r2, r3
 800291a:	2101      	movs	r1, #1
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff ffaf 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	889b      	ldrh	r3, [r3, #4]
 8002926:	461a      	mov	r2, r3
 8002928:	2102      	movs	r1, #2
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7ff ffa8 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	88db      	ldrh	r3, [r3, #6]
 8002934:	461a      	mov	r2, r3
 8002936:	2103      	movs	r1, #3
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff ffa1 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	891b      	ldrh	r3, [r3, #8]
 8002942:	461a      	mov	r2, r3
 8002944:	210b      	movs	r1, #11
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7ff ff9a 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	895b      	ldrh	r3, [r3, #10]
 8002950:	461a      	mov	r2, r3
 8002952:	210c      	movs	r1, #12
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ff93 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	899b      	ldrh	r3, [r3, #12]
 800295e:	461a      	mov	r2, r3
 8002960:	210d      	movs	r1, #13
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ff8c 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	89db      	ldrh	r3, [r3, #14]
 800296c:	461a      	mov	r2, r3
 800296e:	210e      	movs	r1, #14
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7ff ff85 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	8a1b      	ldrh	r3, [r3, #16]
 800297a:	461a      	mov	r2, r3
 800297c:	210f      	movs	r1, #15
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ff7e 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	8a5b      	ldrh	r3, [r3, #18]
 8002988:	461a      	mov	r2, r3
 800298a:	2110      	movs	r1, #16
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f7ff ff77 	bl	8002880 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	8a9b      	ldrh	r3, [r3, #20]
 8002996:	461a      	mov	r2, r3
 8002998:	2111      	movs	r1, #17
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7ff ff70 	bl	8002880 <INA229_writeReg>

}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	603b      	str	r3, [r7, #0]
 80029c8:	4603      	mov	r3, r0
 80029ca:	71fb      	strb	r3, [r7, #7]
 80029cc:	460b      	mov	r3, r1
 80029ce:	71bb      	strb	r3, [r7, #6]
 80029d0:	4613      	mov	r3, r2
 80029d2:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 80029d4:	2300      	movs	r3, #0
 80029d6:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d102      	bne.n	80029e4 <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 80029de:	4b0f      	ldr	r3, [pc, #60]	@ (8002a1c <mcu_spiTransfer+0x5c>)
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	e007      	b.n	80029f4 <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d102      	bne.n	80029f0 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 80029ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002a20 <mcu_spiTransfer+0x60>)
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	e001      	b.n	80029f4 <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e00f      	b.n	8002a14 <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 80029f4:	797b      	ldrb	r3, [r7, #5]
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	f04f 32ff 	mov.w	r2, #4294967295
 80029fc:	9200      	str	r2, [sp, #0]
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	6839      	ldr	r1, [r7, #0]
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f005 f867 	bl	8007ad6 <HAL_SPI_TransmitReceive>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e000      	b.n	8002a14 <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	200017a0 	.word	0x200017a0
 8002a20:	200017f8 	.word	0x200017f8

08002a24 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	6039      	str	r1, [r7, #0]
 8002a2e:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	e044      	b.n	8002ac0 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 8002a36:	7bfa      	ldrb	r2, [r7, #15]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	019b      	lsls	r3, r3, #6
 8002a3c:	4413      	add	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	461a      	mov	r2, r3
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	4413      	add	r3, r2
 8002a46:	220c      	movs	r2, #12
 8002a48:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 8002a4c:	7bfa      	ldrb	r2, [r7, #15]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	019b      	lsls	r3, r3, #6
 8002a52:	4413      	add	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	461a      	mov	r2, r3
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 8002a62:	7bfa      	ldrb	r2, [r7, #15]
 8002a64:	4613      	mov	r3, r2
 8002a66:	019b      	lsls	r3, r3, #6
 8002a68:	4413      	add	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	4413      	add	r3, r2
 8002a72:	2206      	movs	r2, #6
 8002a74:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 8002a78:	7bfa      	ldrb	r2, [r7, #15]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	019b      	lsls	r3, r3, #6
 8002a7e:	4413      	add	r3, r2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	461a      	mov	r2, r3
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	2204      	movs	r2, #4
 8002a8a:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8002a8e:	7bfa      	ldrb	r2, [r7, #15]
 8002a90:	4613      	mov	r3, r2
 8002a92:	019b      	lsls	r3, r3, #6
 8002a94:	4413      	add	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	461a      	mov	r2, r3
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 8002aa4:	7bfa      	ldrb	r2, [r7, #15]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	019b      	lsls	r3, r3, #6
 8002aaa:	4413      	add	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	461a      	mov	r2, r3
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	3301      	adds	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
 8002ac0:	7bfa      	ldrb	r2, [r7, #15]
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d3b6      	bcc.n	8002a36 <LTC6811_init_reg_limits+0x12>
    }
}
 8002ac8:	bf00      	nop
 8002aca:	bf00      	nop
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	4603      	mov	r3, r0
 8002ade:	6039      	str	r1, [r7, #0]
 8002ae0:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	6839      	ldr	r1, [r7, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 f900 	bl	8002cec <LTC681x_wrcfg>
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	6039      	str	r1, [r7, #0]
 8002afe:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	6839      	ldr	r1, [r7, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f000 f96f 	bl	8002de8 <LTC681x_reset_crc_count>
}
 8002b0a:	bf00      	nop
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b082      	sub	sp, #8
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	4603      	mov	r3, r0
 8002b1a:	6039      	str	r1, [r7, #0]
 8002b1c:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	6839      	ldr	r1, [r7, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 f9d2 	bl	8002ecc <LTC681x_init_cfg>
}
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af06      	add	r7, sp, #24
 8002b36:	6039      	str	r1, [r7, #0]
 8002b38:	4611      	mov	r1, r2
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	71fb      	strb	r3, [r7, #7]
 8002b40:	460b      	mov	r3, r1
 8002b42:	71bb      	strb	r3, [r7, #6]
 8002b44:	4613      	mov	r3, r2
 8002b46:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 8002b48:	7979      	ldrb	r1, [r7, #5]
 8002b4a:	79ba      	ldrb	r2, [r7, #6]
 8002b4c:	79f8      	ldrb	r0, [r7, #7]
 8002b4e:	8c3b      	ldrh	r3, [r7, #32]
 8002b50:	9304      	str	r3, [sp, #16]
 8002b52:	8bbb      	ldrh	r3, [r7, #28]
 8002b54:	9303      	str	r3, [sp, #12]
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	9302      	str	r3, [sp, #8]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	460b      	mov	r3, r1
 8002b64:	6839      	ldr	r1, [r7, #0]
 8002b66:	f000 f9e7 	bl	8002f38 <LTC681x_set_cfgr>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b088      	sub	sp, #32
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
 8002b7e:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 8002b80:	2306      	movs	r3, #6
 8002b82:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 8002b8e:	7efb      	ldrb	r3, [r7, #27]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f006 fa95 	bl	80090c0 <malloc>
 8002b96:	4603      	mov	r3, r0
 8002b98:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	781a      	ldrb	r2, [r3, #0]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	7852      	ldrb	r2, [r2, #1]
 8002baa:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 8002bac:	6979      	ldr	r1, [r7, #20]
 8002bae:	2002      	movs	r0, #2
 8002bb0:	f000 f86a 	bl	8002c88 <pec15_calc>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8002bb8:	8a7b      	ldrh	r3, [r7, #18]
 8002bba:	0a1b      	lsrs	r3, r3, #8
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	3302      	adds	r3, #2
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	3303      	adds	r3, #3
 8002bca:	8a7a      	ldrh	r2, [r7, #18]
 8002bcc:	b2d2      	uxtb	r2, r2
 8002bce:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	77bb      	strb	r3, [r7, #30]
 8002bd8:	e042      	b.n	8002c60 <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002bda:	2300      	movs	r3, #0
 8002bdc:	777b      	strb	r3, [r7, #29]
 8002bde:	e016      	b.n	8002c0e <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 8002be0:	7fbb      	ldrb	r3, [r7, #30]
 8002be2:	1e5a      	subs	r2, r3, #1
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	461a      	mov	r2, r3
 8002bee:	7f7b      	ldrb	r3, [r7, #29]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	441a      	add	r2, r3
 8002bf8:	7ffb      	ldrb	r3, [r7, #31]
 8002bfa:	6979      	ldr	r1, [r7, #20]
 8002bfc:	440b      	add	r3, r1
 8002bfe:	7812      	ldrb	r2, [r2, #0]
 8002c00:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 8002c02:	7ffb      	ldrb	r3, [r7, #31]
 8002c04:	3301      	adds	r3, #1
 8002c06:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002c08:	7f7b      	ldrb	r3, [r7, #29]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	777b      	strb	r3, [r7, #29]
 8002c0e:	7f7a      	ldrb	r2, [r7, #29]
 8002c10:	7f3b      	ldrb	r3, [r7, #28]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d3e4      	bcc.n	8002be0 <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 8002c16:	7fbb      	ldrb	r3, [r7, #30]
 8002c18:	1e5a      	subs	r2, r3, #1
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4413      	add	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	441a      	add	r2, r3
 8002c28:	7f3b      	ldrb	r3, [r7, #28]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f000 f82b 	bl	8002c88 <pec15_calc>
 8002c32:	4603      	mov	r3, r0
 8002c34:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 8002c36:	8a3b      	ldrh	r3, [r7, #16]
 8002c38:	0a1b      	lsrs	r3, r3, #8
 8002c3a:	b299      	uxth	r1, r3
 8002c3c:	7ffb      	ldrb	r3, [r7, #31]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	4413      	add	r3, r2
 8002c42:	b2ca      	uxtb	r2, r1
 8002c44:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 8002c46:	7ffb      	ldrb	r3, [r7, #31]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	8a3a      	ldrh	r2, [r7, #16]
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 8002c54:	7ffb      	ldrb	r3, [r7, #31]
 8002c56:	3302      	adds	r3, #2
 8002c58:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002c5a:	7fbb      	ldrb	r3, [r7, #30]
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	77bb      	strb	r3, [r7, #30]
 8002c60:	7fbb      	ldrb	r3, [r7, #30]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1b9      	bne.n	8002bda <write_68+0x68>
    }

    cs_low();
 8002c66:	f000 fc05 	bl	8003474 <cs_low>
    spi_write_array(CMD_LEN, cmd);
 8002c6a:	7efb      	ldrb	r3, [r7, #27]
 8002c6c:	6979      	ldr	r1, [r7, #20]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 fc28 	bl	80034c4 <spi_write_array>
    cs_high();
 8002c74:	f000 fc12 	bl	800349c <cs_high>

    free(cmd);
 8002c78:	6978      	ldr	r0, [r7, #20]
 8002c7a:	f006 fa29 	bl	80090d0 <free>
}
 8002c7e:	bf00      	nop
 8002c80:	3720      	adds	r7, #32
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	4603      	mov	r3, r0
 8002c90:	6039      	str	r1, [r7, #0]
 8002c92:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 8002c94:	2310      	movs	r3, #16
 8002c96:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 8002c98:	2300      	movs	r3, #0
 8002c9a:	737b      	strb	r3, [r7, #13]
 8002c9c:	e017      	b.n	8002cce <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 8002c9e:	89fb      	ldrh	r3, [r7, #14]
 8002ca0:	09db      	lsrs	r3, r3, #7
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	7b7a      	ldrb	r2, [r7, #13]
 8002ca6:	6839      	ldr	r1, [r7, #0]
 8002ca8:	440a      	add	r2, r1
 8002caa:	7812      	ldrb	r2, [r2, #0]
 8002cac:	4053      	eors	r3, r2
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 8002cb4:	89fb      	ldrh	r3, [r7, #14]
 8002cb6:	021b      	lsls	r3, r3, #8
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	897b      	ldrh	r3, [r7, #10]
 8002cbc:	490a      	ldr	r1, [pc, #40]	@ (8002ce8 <pec15_calc+0x60>)
 8002cbe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	4053      	eors	r3, r2
 8002cc6:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 8002cc8:	7b7b      	ldrb	r3, [r7, #13]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	737b      	strb	r3, [r7, #13]
 8002cce:	7b7a      	ldrb	r2, [r7, #13]
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d3e3      	bcc.n	8002c9e <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8002cd6:	89fb      	ldrh	r3, [r7, #14]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	b29b      	uxth	r3, r3
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	0800ab3c 	.word	0x0800ab3c

08002cec <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b0c4      	sub	sp, #272	@ 0x110
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002cf8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002cfc:	6019      	str	r1, [r3, #0]
 8002cfe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d02:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002d06:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 8002d08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d0c:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 8002d10:	2300      	movs	r3, #0
 8002d12:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8002d22:	e047      	b.n	8002db4 <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 8002d24:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d28:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d104      	bne.n	8002d40 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 8002d36:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8002d3a:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8002d3e:	e00b      	b.n	8002d58 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 8002d40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d44:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002d48:	781a      	ldrb	r2, [r3, #0]
 8002d4a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	3b01      	subs	r3, #1
 8002d54:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8002d5e:	e020      	b.n	8002da2 <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8002d60:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8002d64:	4613      	mov	r3, r2
 8002d66:	019b      	lsls	r3, r3, #6
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d72:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	1899      	adds	r1, r3, r2
 8002d7a:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8002d7e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002d82:	5c89      	ldrb	r1, [r1, r2]
 8002d84:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002d88:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8002d8c:	54d1      	strb	r1, [r2, r3]
            write_count++;
 8002d8e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002d92:	3301      	adds	r3, #1
 8002d94:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 8002d98:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8002da2:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8002da6:	2b05      	cmp	r3, #5
 8002da8:	d9da      	bls.n	8002d60 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8002daa:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8002dae:	3301      	adds	r3, #1
 8002db0:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8002db4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002db8:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002dbc:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d3ae      	bcc.n	8002d24 <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 8002dc6:	f107 0208 	add.w	r2, r7, #8
 8002dca:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8002dce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002dd2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff feca 	bl	8002b72 <write_68>
}
 8002dde:	bf00      	nop
 8002de0:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	6039      	str	r1, [r7, #0]
 8002df2:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8002df4:	2300      	movs	r3, #0
 8002df6:	60bb      	str	r3, [r7, #8]
 8002df8:	e05d      	b.n	8002eb6 <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	019b      	lsls	r3, r3, #6
 8002e00:	4413      	add	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	461a      	mov	r2, r3
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	4413      	add	r3, r2
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	019b      	lsls	r3, r3, #6
 8002e16:	4413      	add	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4413      	add	r3, r2
 8002e20:	2200      	movs	r2, #0
 8002e22:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 8002e26:	2300      	movs	r3, #0
 8002e28:	60fb      	str	r3, [r7, #12]
 8002e2a:	e010      	b.n	8002e4e <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	019b      	lsls	r3, r3, #6
 8002e32:	4413      	add	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	461a      	mov	r2, r3
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	441a      	add	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	3360      	adds	r3, #96	@ 0x60
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	4413      	add	r3, r2
 8002e44:	2200      	movs	r2, #0
 8002e46:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2b05      	cmp	r3, #5
 8002e52:	ddeb      	ble.n	8002e2c <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 8002e54:	2300      	movs	r3, #0
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	e010      	b.n	8002e7c <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	019b      	lsls	r3, r3, #6
 8002e60:	4413      	add	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	461a      	mov	r2, r3
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	441a      	add	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	3368      	adds	r3, #104	@ 0x68
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	4413      	add	r3, r2
 8002e72:	2200      	movs	r2, #0
 8002e74:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	ddeb      	ble.n	8002e5a <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	e010      	b.n	8002eaa <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	019b      	lsls	r3, r3, #6
 8002e8e:	4413      	add	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	461a      	mov	r2, r3
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	441a      	add	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	336c      	adds	r3, #108	@ 0x6c
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	ddeb      	ble.n	8002e88 <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	60bb      	str	r3, [r7, #8]
 8002eb6:	79fb      	ldrb	r3, [r7, #7]
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	db9d      	blt.n	8002dfa <LTC681x_reset_crc_count+0x12>
        }
    }
}
 8002ebe:	bf00      	nop
 8002ec0:	bf00      	nop
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	6039      	str	r1, [r7, #0]
 8002ed6:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8002ed8:	2300      	movs	r3, #0
 8002eda:	73fb      	strb	r3, [r7, #15]
 8002edc:	e021      	b.n	8002f22 <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 8002ede:	2300      	movs	r3, #0
 8002ee0:	73bb      	strb	r3, [r7, #14]
 8002ee2:	e00d      	b.n	8002f00 <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 8002ee4:	7bfa      	ldrb	r2, [r7, #15]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	019b      	lsls	r3, r3, #6
 8002eea:	4413      	add	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	461a      	mov	r2, r3
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	441a      	add	r2, r3
 8002ef4:	7bbb      	ldrb	r3, [r7, #14]
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 8002efa:	7bbb      	ldrb	r3, [r7, #14]
 8002efc:	3301      	adds	r3, #1
 8002efe:	73bb      	strb	r3, [r7, #14]
 8002f00:	7bbb      	ldrb	r3, [r7, #14]
 8002f02:	2b05      	cmp	r3, #5
 8002f04:	d9ee      	bls.n	8002ee4 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 8002f06:	7bfa      	ldrb	r2, [r7, #15]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	019b      	lsls	r3, r3, #6
 8002f0c:	4413      	add	r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	461a      	mov	r2, r3
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	4413      	add	r3, r2
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	73fb      	strb	r3, [r7, #15]
 8002f22:	7bfa      	ldrb	r2, [r7, #15]
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d3d9      	bcc.n	8002ede <LTC681x_init_cfg+0x12>
    }
}
 8002f2a:	bf00      	nop
 8002f2c:	bf00      	nop
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6039      	str	r1, [r7, #0]
 8002f40:	4611      	mov	r1, r2
 8002f42:	461a      	mov	r2, r3
 8002f44:	4603      	mov	r3, r0
 8002f46:	71fb      	strb	r3, [r7, #7]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	71bb      	strb	r3, [r7, #6]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 8002f50:	79ba      	ldrb	r2, [r7, #6]
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	6839      	ldr	r1, [r7, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 f828 	bl	8002fac <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8002f5c:	797a      	ldrb	r2, [r7, #5]
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	6839      	ldr	r1, [r7, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 f85e 	bl	8003024 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	6839      	ldr	r1, [r7, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f894 	bl	800309c <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	6839      	ldr	r1, [r7, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 f8e6 	bl	800314c <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	6839      	ldr	r1, [r7, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 f97f 	bl	800328a <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 8002f8c:	8bba      	ldrh	r2, [r7, #28]
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	6839      	ldr	r1, [r7, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 f9d1 	bl	800333a <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 8002f98:	8c3a      	ldrh	r2, [r7, #32]
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	6839      	ldr	r1, [r7, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fa1b 	bl	80033da <LTC681x_set_cfgr_ov>
}
 8002fa4:	bf00      	nop
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	6039      	str	r1, [r7, #0]
 8002fb6:	71fb      	strb	r3, [r7, #7]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	71bb      	strb	r3, [r7, #6]
    if (refon)
 8002fbc:	79bb      	ldrb	r3, [r7, #6]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d015      	beq.n	8002fee <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 8002fc2:	79fa      	ldrb	r2, [r7, #7]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	019b      	lsls	r3, r3, #6
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	461a      	mov	r2, r3
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	7819      	ldrb	r1, [r3, #0]
 8002fd4:	79fa      	ldrb	r2, [r7, #7]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	019b      	lsls	r3, r3, #6
 8002fda:	4413      	add	r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	461a      	mov	r2, r3
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	f041 0204 	orr.w	r2, r1, #4
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 8002fec:	e014      	b.n	8003018 <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 8002fee:	79fa      	ldrb	r2, [r7, #7]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	019b      	lsls	r3, r3, #6
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	7819      	ldrb	r1, [r3, #0]
 8003000:	79fa      	ldrb	r2, [r7, #7]
 8003002:	4613      	mov	r3, r2
 8003004:	019b      	lsls	r3, r3, #6
 8003006:	4413      	add	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	461a      	mov	r2, r3
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	4413      	add	r3, r2
 8003010:	f021 0204 	bic.w	r2, r1, #4
 8003014:	b2d2      	uxtb	r2, r2
 8003016:	701a      	strb	r2, [r3, #0]
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	6039      	str	r1, [r7, #0]
 800302e:	71fb      	strb	r3, [r7, #7]
 8003030:	4613      	mov	r3, r2
 8003032:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 8003034:	79bb      	ldrb	r3, [r7, #6]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d015      	beq.n	8003066 <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 800303a:	79fa      	ldrb	r2, [r7, #7]
 800303c:	4613      	mov	r3, r2
 800303e:	019b      	lsls	r3, r3, #6
 8003040:	4413      	add	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	461a      	mov	r2, r3
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	4413      	add	r3, r2
 800304a:	7819      	ldrb	r1, [r3, #0]
 800304c:	79fa      	ldrb	r2, [r7, #7]
 800304e:	4613      	mov	r3, r2
 8003050:	019b      	lsls	r3, r3, #6
 8003052:	4413      	add	r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	461a      	mov	r2, r3
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	4413      	add	r3, r2
 800305c:	f041 0201 	orr.w	r2, r1, #1
 8003060:	b2d2      	uxtb	r2, r2
 8003062:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8003064:	e014      	b.n	8003090 <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 8003066:	79fa      	ldrb	r2, [r7, #7]
 8003068:	4613      	mov	r3, r2
 800306a:	019b      	lsls	r3, r3, #6
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	461a      	mov	r2, r3
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	4413      	add	r3, r2
 8003076:	7819      	ldrb	r1, [r3, #0]
 8003078:	79fa      	ldrb	r2, [r7, #7]
 800307a:	4613      	mov	r3, r2
 800307c:	019b      	lsls	r3, r3, #6
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	461a      	mov	r2, r3
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	4413      	add	r3, r2
 8003088:	f021 0201 	bic.w	r2, r1, #1
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	701a      	strb	r2, [r3, #0]
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 800309c:	b480      	push	{r7}
 800309e:	b087      	sub	sp, #28
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	e043      	b.n	8003138 <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	4413      	add	r3, r2
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01c      	beq.n	80030f6 <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80030bc:	7bfa      	ldrb	r2, [r7, #15]
 80030be:	4613      	mov	r3, r2
 80030c0:	019b      	lsls	r3, r3, #6
 80030c2:	4413      	add	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	461a      	mov	r2, r3
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	4413      	add	r3, r2
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	3303      	adds	r3, #3
 80030d4:	2101      	movs	r1, #1
 80030d6:	fa01 f303 	lsl.w	r3, r1, r3
 80030da:	b25b      	sxtb	r3, r3
 80030dc:	4313      	orrs	r3, r2
 80030de:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80030e0:	7bfa      	ldrb	r2, [r7, #15]
 80030e2:	4613      	mov	r3, r2
 80030e4:	019b      	lsls	r3, r3, #6
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	461a      	mov	r2, r3
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 80030f0:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80030f2:	701a      	strb	r2, [r3, #0]
 80030f4:	e01d      	b.n	8003132 <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80030f6:	7bfa      	ldrb	r2, [r7, #15]
 80030f8:	4613      	mov	r3, r2
 80030fa:	019b      	lsls	r3, r3, #6
 80030fc:	4413      	add	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	461a      	mov	r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	4413      	add	r3, r2
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	3303      	adds	r3, #3
 800310e:	2101      	movs	r1, #1
 8003110:	fa01 f303 	lsl.w	r3, r1, r3
 8003114:	b25b      	sxtb	r3, r3
 8003116:	43db      	mvns	r3, r3
 8003118:	b25b      	sxtb	r3, r3
 800311a:	4013      	ands	r3, r2
 800311c:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800311e:	7bfa      	ldrb	r2, [r7, #15]
 8003120:	4613      	mov	r3, r2
 8003122:	019b      	lsls	r3, r3, #6
 8003124:	4413      	add	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	461a      	mov	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 800312e:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8003130:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	3301      	adds	r3, #1
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	2b04      	cmp	r3, #4
 800313c:	ddb8      	ble.n	80030b0 <LTC681x_set_cfgr_gpio+0x14>
    }
}
 800313e:	bf00      	nop
 8003140:	bf00      	nop
 8003142:	371c      	adds	r7, #28
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 800315a:	2300      	movs	r3, #0
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	e041      	b.n	80031e4 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	4413      	add	r3, r2
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d01b      	beq.n	80031a4 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 800316c:	7bfa      	ldrb	r2, [r7, #15]
 800316e:	4613      	mov	r3, r2
 8003170:	019b      	lsls	r3, r3, #6
 8003172:	4413      	add	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	461a      	mov	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	4413      	add	r3, r2
 800317c:	791b      	ldrb	r3, [r3, #4]
 800317e:	b25a      	sxtb	r2, r3
 8003180:	2101      	movs	r1, #1
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	fa01 f303 	lsl.w	r3, r1, r3
 8003188:	b25b      	sxtb	r3, r3
 800318a:	4313      	orrs	r3, r2
 800318c:	b259      	sxtb	r1, r3
 800318e:	7bfa      	ldrb	r2, [r7, #15]
 8003190:	4613      	mov	r3, r2
 8003192:	019b      	lsls	r3, r3, #6
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	461a      	mov	r2, r3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	4413      	add	r3, r2
 800319e:	b2ca      	uxtb	r2, r1
 80031a0:	711a      	strb	r2, [r3, #4]
 80031a2:	e01c      	b.n	80031de <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80031a4:	7bfa      	ldrb	r2, [r7, #15]
 80031a6:	4613      	mov	r3, r2
 80031a8:	019b      	lsls	r3, r3, #6
 80031aa:	4413      	add	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	461a      	mov	r2, r3
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4413      	add	r3, r2
 80031b4:	791b      	ldrb	r3, [r3, #4]
 80031b6:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 80031b8:	2101      	movs	r1, #1
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	fa01 f303 	lsl.w	r3, r1, r3
 80031c0:	b25b      	sxtb	r3, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	b25b      	sxtb	r3, r3
 80031c6:	4013      	ands	r3, r2
 80031c8:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80031ca:	7bfa      	ldrb	r2, [r7, #15]
 80031cc:	4613      	mov	r3, r2
 80031ce:	019b      	lsls	r3, r3, #6
 80031d0:	4413      	add	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	461a      	mov	r2, r3
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	4413      	add	r3, r2
                    & (~(0x01 << i));
 80031da:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80031dc:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	3301      	adds	r3, #1
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2b07      	cmp	r3, #7
 80031e8:	ddba      	ble.n	8003160 <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
 80031ee:	e042      	b.n	8003276 <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	3308      	adds	r3, #8
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	4413      	add	r3, r2
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d01b      	beq.n	8003236 <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 80031fe:	7bfa      	ldrb	r2, [r7, #15]
 8003200:	4613      	mov	r3, r2
 8003202:	019b      	lsls	r3, r3, #6
 8003204:	4413      	add	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	461a      	mov	r2, r3
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	4413      	add	r3, r2
 800320e:	795b      	ldrb	r3, [r3, #5]
 8003210:	b25a      	sxtb	r2, r3
 8003212:	2101      	movs	r1, #1
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	fa01 f303 	lsl.w	r3, r1, r3
 800321a:	b25b      	sxtb	r3, r3
 800321c:	4313      	orrs	r3, r2
 800321e:	b259      	sxtb	r1, r3
 8003220:	7bfa      	ldrb	r2, [r7, #15]
 8003222:	4613      	mov	r3, r2
 8003224:	019b      	lsls	r3, r3, #6
 8003226:	4413      	add	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	461a      	mov	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	4413      	add	r3, r2
 8003230:	b2ca      	uxtb	r2, r1
 8003232:	715a      	strb	r2, [r3, #5]
 8003234:	e01c      	b.n	8003270 <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8003236:	7bfa      	ldrb	r2, [r7, #15]
 8003238:	4613      	mov	r3, r2
 800323a:	019b      	lsls	r3, r3, #6
 800323c:	4413      	add	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	461a      	mov	r2, r3
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	4413      	add	r3, r2
 8003246:	795b      	ldrb	r3, [r3, #5]
 8003248:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 800324a:	2101      	movs	r1, #1
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	b25b      	sxtb	r3, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	b25b      	sxtb	r3, r3
 8003258:	4013      	ands	r3, r2
 800325a:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800325c:	7bfa      	ldrb	r2, [r7, #15]
 800325e:	4613      	mov	r3, r2
 8003260:	019b      	lsls	r3, r3, #6
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	461a      	mov	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	4413      	add	r3, r2
                    & (~(0x01 << i));
 800326c:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800326e:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	3301      	adds	r3, #1
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	2b03      	cmp	r3, #3
 800327a:	ddb9      	ble.n	80031f0 <LTC681x_set_cfgr_dis+0xa4>
    }
}
 800327c:	bf00      	nop
 800327e:	bf00      	nop
 8003280:	371c      	adds	r7, #28
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 800328a:	b480      	push	{r7}
 800328c:	b087      	sub	sp, #28
 800328e:	af00      	add	r7, sp, #0
 8003290:	4603      	mov	r3, r0
 8003292:	60b9      	str	r1, [r7, #8]
 8003294:	607a      	str	r2, [r7, #4]
 8003296:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 8003298:	2300      	movs	r3, #0
 800329a:	617b      	str	r3, [r7, #20]
 800329c:	e043      	b.n	8003326 <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	4413      	add	r3, r2
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d01c      	beq.n	80032e4 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80032aa:	7bfa      	ldrb	r2, [r7, #15]
 80032ac:	4613      	mov	r3, r2
 80032ae:	019b      	lsls	r3, r3, #6
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	461a      	mov	r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4413      	add	r3, r2
 80032ba:	795b      	ldrb	r3, [r3, #5]
 80032bc:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	3304      	adds	r3, #4
 80032c2:	2101      	movs	r1, #1
 80032c4:	fa01 f303 	lsl.w	r3, r1, r3
 80032c8:	b25b      	sxtb	r3, r3
 80032ca:	4313      	orrs	r3, r2
 80032cc:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80032ce:	7bfa      	ldrb	r2, [r7, #15]
 80032d0:	4613      	mov	r3, r2
 80032d2:	019b      	lsls	r3, r3, #6
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	461a      	mov	r2, r3
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 80032de:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80032e0:	715a      	strb	r2, [r3, #5]
 80032e2:	e01d      	b.n	8003320 <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80032e4:	7bfa      	ldrb	r2, [r7, #15]
 80032e6:	4613      	mov	r3, r2
 80032e8:	019b      	lsls	r3, r3, #6
 80032ea:	4413      	add	r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	461a      	mov	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	4413      	add	r3, r2
 80032f4:	795b      	ldrb	r3, [r3, #5]
 80032f6:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	3304      	adds	r3, #4
 80032fc:	2101      	movs	r1, #1
 80032fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003302:	b25b      	sxtb	r3, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	b25b      	sxtb	r3, r3
 8003308:	4013      	ands	r3, r2
 800330a:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800330c:	7bfa      	ldrb	r2, [r7, #15]
 800330e:	4613      	mov	r3, r2
 8003310:	019b      	lsls	r3, r3, #6
 8003312:	4413      	add	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	461a      	mov	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 800331c:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800331e:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	3301      	adds	r3, #1
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b03      	cmp	r3, #3
 800332a:	ddb8      	ble.n	800329e <LTC681x_set_cfgr_dcto+0x14>
    }
}
 800332c:	bf00      	nop
 800332e:	bf00      	nop
 8003330:	371c      	adds	r7, #28
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 800333a:	b480      	push	{r7}
 800333c:	b085      	sub	sp, #20
 800333e:	af00      	add	r7, sp, #0
 8003340:	4603      	mov	r3, r0
 8003342:	6039      	str	r1, [r7, #0]
 8003344:	71fb      	strb	r3, [r7, #7]
 8003346:	4613      	mov	r3, r2
 8003348:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 800334a:	88bb      	ldrh	r3, [r7, #4]
 800334c:	091b      	lsrs	r3, r3, #4
 800334e:	b29b      	uxth	r3, r3
 8003350:	3b01      	subs	r3, #1
 8003352:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8003354:	79fa      	ldrb	r2, [r7, #7]
 8003356:	4613      	mov	r3, r2
 8003358:	019b      	lsls	r3, r3, #6
 800335a:	4413      	add	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	461a      	mov	r2, r3
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	4413      	add	r3, r2
 8003364:	89fa      	ldrh	r2, [r7, #14]
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 800336a:	79fa      	ldrb	r2, [r7, #7]
 800336c:	4613      	mov	r3, r2
 800336e:	019b      	lsls	r3, r3, #6
 8003370:	4413      	add	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	461a      	mov	r2, r3
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	4413      	add	r3, r2
 800337a:	7899      	ldrb	r1, [r3, #2]
 800337c:	79fa      	ldrb	r2, [r7, #7]
 800337e:	4613      	mov	r3, r2
 8003380:	019b      	lsls	r3, r3, #6
 8003382:	4413      	add	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	461a      	mov	r2, r3
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	4413      	add	r3, r2
 800338c:	f021 020f 	bic.w	r2, r1, #15
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8003394:	79fa      	ldrb	r2, [r7, #7]
 8003396:	4613      	mov	r3, r2
 8003398:	019b      	lsls	r3, r3, #6
 800339a:	4413      	add	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	461a      	mov	r2, r3
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	4413      	add	r3, r2
 80033a4:	789b      	ldrb	r3, [r3, #2]
 80033a6:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 80033a8:	89fb      	ldrh	r3, [r7, #14]
 80033aa:	0a1b      	lsrs	r3, r3, #8
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	b25b      	sxtb	r3, r3
 80033b0:	f003 030f 	and.w	r3, r3, #15
 80033b4:	b25b      	sxtb	r3, r3
 80033b6:	4313      	orrs	r3, r2
 80033b8:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80033ba:	79fa      	ldrb	r2, [r7, #7]
 80033bc:	4613      	mov	r3, r2
 80033be:	019b      	lsls	r3, r3, #6
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	461a      	mov	r2, r3
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 80033ca:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80033cc:	709a      	strb	r2, [r3, #2]
}
 80033ce:	bf00      	nop
 80033d0:	3714      	adds	r7, #20
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 80033da:	b480      	push	{r7}
 80033dc:	b085      	sub	sp, #20
 80033de:	af00      	add	r7, sp, #0
 80033e0:	4603      	mov	r3, r0
 80033e2:	6039      	str	r1, [r7, #0]
 80033e4:	71fb      	strb	r3, [r7, #7]
 80033e6:	4613      	mov	r3, r2
 80033e8:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 80033ea:	88bb      	ldrh	r3, [r7, #4]
 80033ec:	091b      	lsrs	r3, r3, #4
 80033ee:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 80033f0:	89fb      	ldrh	r3, [r7, #14]
 80033f2:	091b      	lsrs	r3, r3, #4
 80033f4:	b299      	uxth	r1, r3
 80033f6:	79fa      	ldrb	r2, [r7, #7]
 80033f8:	4613      	mov	r3, r2
 80033fa:	019b      	lsls	r3, r3, #6
 80033fc:	4413      	add	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	461a      	mov	r2, r3
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	4413      	add	r3, r2
 8003406:	b2ca      	uxtb	r2, r1
 8003408:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 800340a:	79fa      	ldrb	r2, [r7, #7]
 800340c:	4613      	mov	r3, r2
 800340e:	019b      	lsls	r3, r3, #6
 8003410:	4413      	add	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	461a      	mov	r2, r3
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	4413      	add	r3, r2
 800341a:	7899      	ldrb	r1, [r3, #2]
 800341c:	79fa      	ldrb	r2, [r7, #7]
 800341e:	4613      	mov	r3, r2
 8003420:	019b      	lsls	r3, r3, #6
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	461a      	mov	r2, r3
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	4413      	add	r3, r2
 800342c:	f001 020f 	and.w	r2, r1, #15
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8003434:	79fa      	ldrb	r2, [r7, #7]
 8003436:	4613      	mov	r3, r2
 8003438:	019b      	lsls	r3, r3, #6
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	461a      	mov	r2, r3
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	4413      	add	r3, r2
 8003444:	789b      	ldrb	r3, [r3, #2]
 8003446:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 8003448:	89fb      	ldrh	r3, [r7, #14]
 800344a:	011b      	lsls	r3, r3, #4
 800344c:	b25b      	sxtb	r3, r3
 800344e:	4313      	orrs	r3, r2
 8003450:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8003452:	79fa      	ldrb	r2, [r7, #7]
 8003454:	4613      	mov	r3, r2
 8003456:	019b      	lsls	r3, r3, #6
 8003458:	4413      	add	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	461a      	mov	r2, r3
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 8003462:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8003464:	709a      	strb	r2, [r3, #2]
}
 8003466:	bf00      	nop
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
	...

08003474 <cs_low>:
		4, 4, 4, 3, 3, 3, 2, 2, 2, 1, 1, 1, 0, 0, 0, -1, -1, -1, -2, -2, -2, -3,
		-3, -3, -4, -4, -4, -5, -5, -5, -5, -6, -6, -6, -7, -7, -7, -8, -8, -8,
		-9, -9, -9, -10, -10, -10, -10, -11, -11, -11, -12, -12, -12, -13, -13,
		-13, -13, -14, -14, -14, -15, -15, -15, -16, -16, -16, -16, -25 };

void cs_low() {
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8003478:	2200      	movs	r2, #0
 800347a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800347e:	4805      	ldr	r0, [pc, #20]	@ (8003494 <cs_low+0x20>)
 8003480:	f002 fc18 	bl	8005cb4 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 8003484:	2201      	movs	r2, #1
 8003486:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800348a:	4803      	ldr	r0, [pc, #12]	@ (8003498 <cs_low+0x24>)
 800348c:	f002 fc12 	bl	8005cb4 <HAL_GPIO_WritePin>


}
 8003490:	bf00      	nop
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40020400 	.word	0x40020400
 8003498:	40020c00 	.word	0x40020c00

0800349c <cs_high>:

void cs_high() {
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80034a0:	2201      	movs	r2, #1
 80034a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034a6:	4805      	ldr	r0, [pc, #20]	@ (80034bc <cs_high+0x20>)
 80034a8:	f002 fc04 	bl	8005cb4 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 80034ac:	2201      	movs	r2, #1
 80034ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80034b2:	4803      	ldr	r0, [pc, #12]	@ (80034c0 <cs_high+0x24>)
 80034b4:	f002 fbfe 	bl	8005cb4 <HAL_GPIO_WritePin>


}
 80034b8:	bf00      	nop
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40020400 	.word	0x40020400
 80034c0:	40020c00 	.word	0x40020c00

080034c4 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	4603      	mov	r3, r0
 80034cc:	6039      	str	r1, [r7, #0]
 80034ce:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 80034d0:	2300      	movs	r3, #0
 80034d2:	73fb      	strb	r3, [r7, #15]
 80034d4:	e00f      	b.n	80034f6 <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 80034d6:	7bfb      	ldrb	r3, [r7, #15]
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	18d1      	adds	r1, r2, r3
 80034dc:	2314      	movs	r3, #20
 80034de:	2201      	movs	r2, #1
 80034e0:	4809      	ldr	r0, [pc, #36]	@ (8003508 <spi_write_array+0x44>)
 80034e2:	f004 f9b4 	bl	800784e <HAL_SPI_Transmit>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 80034ec:	f001 f83d 	bl	800456a <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
 80034f2:	3301      	adds	r3, #1
 80034f4:	73fb      	strb	r3, [r7, #15]
 80034f6:	7bfa      	ldrb	r2, [r7, #15]
 80034f8:	79fb      	ldrb	r3, [r7, #7]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d3eb      	bcc.n	80034d6 <spi_write_array+0x12>
		}
	}

}
 80034fe:	bf00      	nop
 8003500:	bf00      	nop
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	200018a8 	.word	0x200018a8

0800350c <MODBUS_ChannelToString>:
//    uint16_t tail;
//} CircularBuffer;

static CircularBuffer modbusBuffers[MODBUS_CHANNEL_COUNT];
//
const char* MODBUS_ChannelToString(MODBUS_Channel channel) {
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	71fb      	strb	r3, [r7, #7]
    switch (channel) {
 8003516:	79fb      	ldrb	r3, [r7, #7]
 8003518:	2b03      	cmp	r3, #3
 800351a:	d813      	bhi.n	8003544 <MODBUS_ChannelToString+0x38>
 800351c:	a201      	add	r2, pc, #4	@ (adr r2, 8003524 <MODBUS_ChannelToString+0x18>)
 800351e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003522:	bf00      	nop
 8003524:	08003535 	.word	0x08003535
 8003528:	08003539 	.word	0x08003539
 800352c:	0800353d 	.word	0x0800353d
 8003530:	08003541 	.word	0x08003541
        case MODBUS_PC: return "PC";
 8003534:	4b07      	ldr	r3, [pc, #28]	@ (8003554 <MODBUS_ChannelToString+0x48>)
 8003536:	e006      	b.n	8003546 <MODBUS_ChannelToString+0x3a>
        case MODBUS_DC: return "DC";
 8003538:	4b07      	ldr	r3, [pc, #28]	@ (8003558 <MODBUS_ChannelToString+0x4c>)
 800353a:	e004      	b.n	8003546 <MODBUS_ChannelToString+0x3a>
        case MODBUS_CH3: return "CH3";
 800353c:	4b07      	ldr	r3, [pc, #28]	@ (800355c <MODBUS_ChannelToString+0x50>)
 800353e:	e002      	b.n	8003546 <MODBUS_ChannelToString+0x3a>
        case MODBUS_CH4: return "CH4";
 8003540:	4b07      	ldr	r3, [pc, #28]	@ (8003560 <MODBUS_ChannelToString+0x54>)
 8003542:	e000      	b.n	8003546 <MODBUS_ChannelToString+0x3a>
        default: return "Unknown";
 8003544:	4b07      	ldr	r3, [pc, #28]	@ (8003564 <MODBUS_ChannelToString+0x58>)
    }
}
 8003546:	4618      	mov	r0, r3
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	08009b1c 	.word	0x08009b1c
 8003558:	08009b20 	.word	0x08009b20
 800355c:	08009b24 	.word	0x08009b24
 8003560:	08009b28 	.word	0x08009b28
 8003564:	08009b2c 	.word	0x08009b2c

08003568 <CircularBuffer_Write>:
};

static const char* channelNames[] = {"PC", "DC", "CH3", "CH4"};

// Circular buffer operations
static void CircularBuffer_Write(CircularBuffer* cb, const uint8_t* data, uint16_t size) {
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	4613      	mov	r3, r2
 8003574:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < size; i++) {
 8003576:	2300      	movs	r3, #0
 8003578:	82fb      	strh	r3, [r7, #22]
 800357a:	e035      	b.n	80035e8 <CircularBuffer_Write+0x80>
        cb->buffer[cb->head] = data[i];
 800357c:	8afb      	ldrh	r3, [r7, #22]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	4413      	add	r3, r2
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 8003588:	7819      	ldrb	r1, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	5499      	strb	r1, [r3, r2]
        uint16_t next = (cb->head + 1) % MODBUS_BUFFER_SIZE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003594:	3301      	adds	r3, #1
 8003596:	425a      	negs	r2, r3
 8003598:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800359c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80035a0:	bf58      	it	pl
 80035a2:	4253      	negpl	r3, r2
 80035a4:	82bb      	strh	r3, [r7, #20]
        if (next == cb->tail) {
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80035ac:	8aba      	ldrh	r2, [r7, #20]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d113      	bne.n	80035da <CircularBuffer_Write+0x72>
            cb->overruns++;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	1c5a      	adds	r2, r3, #1
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	645a      	str	r2, [r3, #68]	@ 0x44
            cb->tail = (cb->tail + 1) % MODBUS_BUFFER_SIZE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80035c2:	3301      	adds	r3, #1
 80035c4:	425a      	negs	r2, r3
 80035c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035ca:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80035ce:	bf58      	it	pl
 80035d0:	4253      	negpl	r3, r2
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
        }
        cb->head = next;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8aba      	ldrh	r2, [r7, #20]
 80035de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    for (uint16_t i = 0; i < size; i++) {
 80035e2:	8afb      	ldrh	r3, [r7, #22]
 80035e4:	3301      	adds	r3, #1
 80035e6:	82fb      	strh	r3, [r7, #22]
 80035e8:	8afa      	ldrh	r2, [r7, #22]
 80035ea:	88fb      	ldrh	r3, [r7, #6]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d3c5      	bcc.n	800357c <CircularBuffer_Write+0x14>
    }
}
 80035f0:	bf00      	nop
 80035f2:	bf00      	nop
 80035f4:	371c      	adds	r7, #28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <MODBUS_Init>:
        cb->tail = (cb->tail + 1) % MODBUS_BUFFER_SIZE;
    }
    return count;
}

void MODBUS_Init(MODBUS_Channel channel) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
    if (channel >= MODBUS_CHANNEL_COUNT) return;
 800360a:	79fb      	ldrb	r3, [r7, #7]
 800360c:	2b03      	cmp	r3, #3
 800360e:	d81e      	bhi.n	800364e <MODBUS_Init+0x4e>

    MODBUS_Handle* ch = &channels[channel];
 8003610:	79fb      	ldrb	r3, [r7, #7]
 8003612:	2294      	movs	r2, #148	@ 0x94
 8003614:	fb02 f303 	mul.w	r3, r2, r3
 8003618:	4a0f      	ldr	r2, [pc, #60]	@ (8003658 <MODBUS_Init+0x58>)
 800361a:	4413      	add	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]
    memset(&ch->rxBuffer, 0, sizeof(CircularBuffer));
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	330c      	adds	r3, #12
 8003622:	2248      	movs	r2, #72	@ 0x48
 8003624:	2100      	movs	r1, #0
 8003626:	4618      	mov	r0, r3
 8003628:	f005 fe5c 	bl	80092e4 <memset>

    // Set to receive mode
    HAL_GPIO_WritePin(ch->dePort, ch->dePin, GPIO_PIN_RESET);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6858      	ldr	r0, [r3, #4]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	891b      	ldrh	r3, [r3, #8]
 8003634:	2200      	movs	r2, #0
 8003636:	4619      	mov	r1, r3
 8003638:	f002 fb3c 	bl	8005cb4 <HAL_GPIO_WritePin>

    // Start reception
    HAL_UARTEx_ReceiveToIdle_IT(ch->huart, ch->tempBuffer, MODBUS_BUFFER_SIZE);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6818      	ldr	r0, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	3354      	adds	r3, #84	@ 0x54
 8003644:	2240      	movs	r2, #64	@ 0x40
 8003646:	4619      	mov	r1, r3
 8003648:	f004 fd1a 	bl	8008080 <HAL_UARTEx_ReceiveToIdle_IT>
 800364c:	e000      	b.n	8003650 <MODBUS_Init+0x50>
    if (channel >= MODBUS_CHANNEL_COUNT) return;
 800364e:	bf00      	nop
}
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20000894 	.word	0x20000894

0800365c <UpdateChannelDisplay>:
    // Return to receive mode
    HAL_GPIO_WritePin(ch->dePort, ch->dePin, GPIO_PIN_RESET);
    HAL_UARTEx_ReceiveToIdle_IT(ch->huart, ch->tempBuffer, MODBUS_BUFFER_SIZE);
}

void UpdateChannelDisplay(MODBUS_Channel channel, const uint8_t *data, uint16_t size) {
 800365c:	b590      	push	{r4, r7, lr}
 800365e:	b091      	sub	sp, #68	@ 0x44
 8003660:	af02      	add	r7, sp, #8
 8003662:	4603      	mov	r3, r0
 8003664:	6039      	str	r1, [r7, #0]
 8003666:	71fb      	strb	r3, [r7, #7]
 8003668:	4613      	mov	r3, r2
 800366a:	80bb      	strh	r3, [r7, #4]
    static char displayBuffer[MODBUS_CHANNEL_COUNT][64] = {0};  // Static buffer for all channels

    // Convert data to hex string
    char hexLine[32] = {0};
 800366c:	2300      	movs	r3, #0
 800366e:	613b      	str	r3, [r7, #16]
 8003670:	f107 0314 	add.w	r3, r7, #20
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	605a      	str	r2, [r3, #4]
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	60da      	str	r2, [r3, #12]
 800367e:	611a      	str	r2, [r3, #16]
 8003680:	615a      	str	r2, [r3, #20]
 8003682:	619a      	str	r2, [r3, #24]
    for (uint16_t i = 0; i < size && i < 8; i++) {  // Limit to 8 bytes
 8003684:	2300      	movs	r3, #0
 8003686:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003688:	e015      	b.n	80036b6 <UpdateChannelDisplay+0x5a>
        char hex[4];
        sprintf(hex, "%02X ", data[i]);
 800368a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	4413      	add	r3, r2
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	461a      	mov	r2, r3
 8003694:	f107 030c 	add.w	r3, r7, #12
 8003698:	4929      	ldr	r1, [pc, #164]	@ (8003740 <UpdateChannelDisplay+0xe4>)
 800369a:	4618      	mov	r0, r3
 800369c:	f005 fe02 	bl	80092a4 <siprintf>
        strcat(hexLine, hex);
 80036a0:	f107 020c 	add.w	r2, r7, #12
 80036a4:	f107 0310 	add.w	r3, r7, #16
 80036a8:	4611      	mov	r1, r2
 80036aa:	4618      	mov	r0, r3
 80036ac:	f005 fe22 	bl	80092f4 <strcat>
    for (uint16_t i = 0; i < size && i < 8; i++) {  // Limit to 8 bytes
 80036b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036b2:	3301      	adds	r3, #1
 80036b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80036b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80036b8:	88bb      	ldrh	r3, [r7, #4]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d202      	bcs.n	80036c4 <UpdateChannelDisplay+0x68>
 80036be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036c0:	2b07      	cmp	r3, #7
 80036c2:	d9e2      	bls.n	800368a <UpdateChannelDisplay+0x2e>
    }

    // Update this channel's buffer
    snprintf(displayBuffer[channel], sizeof(displayBuffer[channel]),
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	019b      	lsls	r3, r3, #6
 80036c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003744 <UpdateChannelDisplay+0xe8>)
 80036ca:	189c      	adds	r4, r3, r2
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff ff1c 	bl	800350c <MODBUS_ChannelToString>
 80036d4:	4602      	mov	r2, r0
 80036d6:	f107 0310 	add.w	r3, r7, #16
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	4613      	mov	r3, r2
 80036de:	4a1a      	ldr	r2, [pc, #104]	@ (8003748 <UpdateChannelDisplay+0xec>)
 80036e0:	2140      	movs	r1, #64	@ 0x40
 80036e2:	4620      	mov	r0, r4
 80036e4:	f005 fdaa 	bl	800923c <sniprintf>
             "%s: %s", MODBUS_ChannelToString(channel), hexLine);

    // Draw all channels
    u8g2_ClearBuffer(&u8g2);
 80036e8:	4818      	ldr	r0, [pc, #96]	@ (800374c <UpdateChannelDisplay+0xf0>)
 80036ea:	f7fd f9dc 	bl	8000aa6 <u8g2_ClearBuffer>
    u8g2_SetFont(&u8g2, u8g2_font_tom_thumb_4x6_tr);  // Larger, more readable font
 80036ee:	4918      	ldr	r1, [pc, #96]	@ (8003750 <UpdateChannelDisplay+0xf4>)
 80036f0:	4816      	ldr	r0, [pc, #88]	@ (800374c <UpdateChannelDisplay+0xf0>)
 80036f2:	f7fe f889 	bl	8001808 <u8g2_SetFont>

    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 80036f6:	2300      	movs	r3, #0
 80036f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80036fa:	e016      	b.n	800372a <UpdateChannelDisplay+0xce>
        if (strlen(displayBuffer[i]) > 0) {
 80036fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036fe:	019b      	lsls	r3, r3, #6
 8003700:	4a10      	ldr	r2, [pc, #64]	@ (8003744 <UpdateChannelDisplay+0xe8>)
 8003702:	4413      	add	r3, r2
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00c      	beq.n	8003724 <UpdateChannelDisplay+0xc8>
            u8g2_DrawStr(&u8g2, 0, (i + 1) * 16, displayBuffer[i]);
 800370a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370c:	3301      	adds	r3, #1
 800370e:	b29b      	uxth	r3, r3
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	b29a      	uxth	r2, r3
 8003714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003716:	019b      	lsls	r3, r3, #6
 8003718:	490a      	ldr	r1, [pc, #40]	@ (8003744 <UpdateChannelDisplay+0xe8>)
 800371a:	440b      	add	r3, r1
 800371c:	2100      	movs	r1, #0
 800371e:	480b      	ldr	r0, [pc, #44]	@ (800374c <UpdateChannelDisplay+0xf0>)
 8003720:	f7fd ffd0 	bl	80016c4 <u8g2_DrawStr>
    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 8003724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003726:	3301      	adds	r3, #1
 8003728:	633b      	str	r3, [r7, #48]	@ 0x30
 800372a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372c:	2b03      	cmp	r3, #3
 800372e:	dde5      	ble.n	80036fc <UpdateChannelDisplay+0xa0>
        }
    }

    u8g2_SendBuffer(&u8g2);
 8003730:	4806      	ldr	r0, [pc, #24]	@ (800374c <UpdateChannelDisplay+0xf0>)
 8003732:	f7fd fa2b 	bl	8000b8c <u8g2_SendBuffer>
}
 8003736:	bf00      	nop
 8003738:	373c      	adds	r7, #60	@ 0x3c
 800373a:	46bd      	mov	sp, r7
 800373c:	bd90      	pop	{r4, r7, pc}
 800373e:	bf00      	nop
 8003740:	08009b34 	.word	0x08009b34
 8003744:	20001554 	.word	0x20001554
 8003748:	08009b3c 	.word	0x08009b3c
 800374c:	200012a0 	.word	0x200012a0
 8003750:	08009b54 	.word	0x08009b54

08003754 <HAL_UARTEx_RxEventCallback>:
//        }
//    }
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	e02f      	b.n	80037c6 <HAL_UARTEx_RxEventCallback+0x72>
        if (huart == channels[i].huart) {
 8003766:	4a1c      	ldr	r2, [pc, #112]	@ (80037d8 <HAL_UARTEx_RxEventCallback+0x84>)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2194      	movs	r1, #148	@ 0x94
 800376c:	fb01 f303 	mul.w	r3, r1, r3
 8003770:	4413      	add	r3, r2
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	429a      	cmp	r2, r3
 8003778:	d122      	bne.n	80037c0 <HAL_UARTEx_RxEventCallback+0x6c>
            // Store in circular buffer
            CircularBuffer_Write(&modbusBuffers[i], rs485DataMatrix[i], Size);
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	4413      	add	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4a15      	ldr	r2, [pc, #84]	@ (80037dc <HAL_UARTEx_RxEventCallback+0x88>)
 8003786:	1898      	adds	r0, r3, r2
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	019b      	lsls	r3, r3, #6
 800378c:	4a14      	ldr	r2, [pc, #80]	@ (80037e0 <HAL_UARTEx_RxEventCallback+0x8c>)
 800378e:	4413      	add	r3, r2
 8003790:	887a      	ldrh	r2, [r7, #2]
 8003792:	4619      	mov	r1, r3
 8003794:	f7ff fee8 	bl	8003568 <CircularBuffer_Write>

            // Update display with received data using actual size
            UpdateChannelDisplay(i, rs485DataMatrix[i], Size);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	b2d8      	uxtb	r0, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	019b      	lsls	r3, r3, #6
 80037a0:	4a0f      	ldr	r2, [pc, #60]	@ (80037e0 <HAL_UARTEx_RxEventCallback+0x8c>)
 80037a2:	4413      	add	r3, r2
 80037a4:	887a      	ldrh	r2, [r7, #2]
 80037a6:	4619      	mov	r1, r3
 80037a8:	f7ff ff58 	bl	800365c <UpdateChannelDisplay>

            // Restart reception
            HAL_UARTEx_ReceiveToIdle_IT(huart, rs485DataMatrix[i], MODBUS_BUFFER_SIZE);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	019b      	lsls	r3, r3, #6
 80037b0:	4a0b      	ldr	r2, [pc, #44]	@ (80037e0 <HAL_UARTEx_RxEventCallback+0x8c>)
 80037b2:	4413      	add	r3, r2
 80037b4:	2240      	movs	r2, #64	@ 0x40
 80037b6:	4619      	mov	r1, r3
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f004 fc61 	bl	8008080 <HAL_UARTEx_ReceiveToIdle_IT>
            break;
 80037be:	e006      	b.n	80037ce <HAL_UARTEx_RxEventCallback+0x7a>
    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3301      	adds	r3, #1
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	ddcc      	ble.n	8003766 <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	20000894 	.word	0x20000894
 80037dc:	20001334 	.word	0x20001334
 80037e0:	20001454 	.word	0x20001454

080037e4 <RTC_Init>:
static int BCD2DEC(uint8_t val) {
    return (int)((val / 16 * 10) + (val % 16));
}

void RTC_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af04      	add	r7, sp, #16
    uint8_t ctrl;

    // Step 1: Clear oscillator start bit first
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 80037ea:	f04f 33ff 	mov.w	r3, #4294967295
 80037ee:	9302      	str	r3, [sp, #8]
 80037f0:	2301      	movs	r3, #1
 80037f2:	9301      	str	r3, [sp, #4]
 80037f4:	1dfb      	adds	r3, r7, #7
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2301      	movs	r3, #1
 80037fa:	2200      	movs	r2, #0
 80037fc:	21df      	movs	r1, #223	@ 0xdf
 80037fe:	4848      	ldr	r0, [pc, #288]	@ (8003920 <RTC_Init+0x13c>)
 8003800:	f002 fce2 	bl	80061c8 <HAL_I2C_Mem_Read>
    ctrl &= ~MCP7940N_ST;
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800380a:	b2db      	uxtb	r3, r3
 800380c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 800380e:	f04f 33ff 	mov.w	r3, #4294967295
 8003812:	9302      	str	r3, [sp, #8]
 8003814:	2301      	movs	r3, #1
 8003816:	9301      	str	r3, [sp, #4]
 8003818:	1dfb      	adds	r3, r7, #7
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	2301      	movs	r3, #1
 800381e:	2200      	movs	r2, #0
 8003820:	21df      	movs	r1, #223	@ 0xdf
 8003822:	483f      	ldr	r0, [pc, #252]	@ (8003920 <RTC_Init+0x13c>)
 8003824:	f002 fbd6 	bl	8005fd4 <HAL_I2C_Mem_Write>
    HAL_Delay(10);  // Wait for oscillator to stop
 8003828:	200a      	movs	r0, #10
 800382a:	f001 fb9b 	bl	8004f64 <HAL_Delay>

    // Step 2: Enable battery backup
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 800382e:	f04f 33ff 	mov.w	r3, #4294967295
 8003832:	9302      	str	r3, [sp, #8]
 8003834:	2301      	movs	r3, #1
 8003836:	9301      	str	r3, [sp, #4]
 8003838:	1dfb      	adds	r3, r7, #7
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	2301      	movs	r3, #1
 800383e:	2203      	movs	r2, #3
 8003840:	21df      	movs	r1, #223	@ 0xdf
 8003842:	4837      	ldr	r0, [pc, #220]	@ (8003920 <RTC_Init+0x13c>)
 8003844:	f002 fcc0 	bl	80061c8 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_VBATEN;
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	f043 0308 	orr.w	r3, r3, #8
 800384e:	b2db      	uxtb	r3, r3
 8003850:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8003852:	f04f 33ff 	mov.w	r3, #4294967295
 8003856:	9302      	str	r3, [sp, #8]
 8003858:	2301      	movs	r3, #1
 800385a:	9301      	str	r3, [sp, #4]
 800385c:	1dfb      	adds	r3, r7, #7
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	2301      	movs	r3, #1
 8003862:	2203      	movs	r2, #3
 8003864:	21df      	movs	r1, #223	@ 0xdf
 8003866:	482e      	ldr	r0, [pc, #184]	@ (8003920 <RTC_Init+0x13c>)
 8003868:	f002 fbb4 	bl	8005fd4 <HAL_I2C_Mem_Write>

    // Step 3: Start oscillator
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 800386c:	f04f 33ff 	mov.w	r3, #4294967295
 8003870:	9302      	str	r3, [sp, #8]
 8003872:	2301      	movs	r3, #1
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	1dfb      	adds	r3, r7, #7
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	2301      	movs	r3, #1
 800387c:	2200      	movs	r2, #0
 800387e:	21df      	movs	r1, #223	@ 0xdf
 8003880:	4827      	ldr	r0, [pc, #156]	@ (8003920 <RTC_Init+0x13c>)
 8003882:	f002 fca1 	bl	80061c8 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_ST;
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800388c:	b2db      	uxtb	r3, r3
 800388e:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8003890:	f04f 33ff 	mov.w	r3, #4294967295
 8003894:	9302      	str	r3, [sp, #8]
 8003896:	2301      	movs	r3, #1
 8003898:	9301      	str	r3, [sp, #4]
 800389a:	1dfb      	adds	r3, r7, #7
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	2301      	movs	r3, #1
 80038a0:	2200      	movs	r2, #0
 80038a2:	21df      	movs	r1, #223	@ 0xdf
 80038a4:	481e      	ldr	r0, [pc, #120]	@ (8003920 <RTC_Init+0x13c>)
 80038a6:	f002 fb95 	bl	8005fd4 <HAL_I2C_Mem_Write>

    // Step 4: Wait for oscillator to start running
    do {
        HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80038aa:	f04f 33ff 	mov.w	r3, #4294967295
 80038ae:	9302      	str	r3, [sp, #8]
 80038b0:	2301      	movs	r3, #1
 80038b2:	9301      	str	r3, [sp, #4]
 80038b4:	1dfb      	adds	r3, r7, #7
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	2301      	movs	r3, #1
 80038ba:	2203      	movs	r2, #3
 80038bc:	21df      	movs	r1, #223	@ 0xdf
 80038be:	4818      	ldr	r0, [pc, #96]	@ (8003920 <RTC_Init+0x13c>)
 80038c0:	f002 fc82 	bl	80061c8 <HAL_I2C_Mem_Read>
    } while(!(ctrl & MCP7940N_OSCON));
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	f003 0320 	and.w	r3, r3, #32
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0ed      	beq.n	80038aa <RTC_Init+0xc6>

    // Step 5: Clear power fail flag if set
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80038ce:	f04f 33ff 	mov.w	r3, #4294967295
 80038d2:	9302      	str	r3, [sp, #8]
 80038d4:	2301      	movs	r3, #1
 80038d6:	9301      	str	r3, [sp, #4]
 80038d8:	1dfb      	adds	r3, r7, #7
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	2301      	movs	r3, #1
 80038de:	2203      	movs	r2, #3
 80038e0:	21df      	movs	r1, #223	@ 0xdf
 80038e2:	480f      	ldr	r0, [pc, #60]	@ (8003920 <RTC_Init+0x13c>)
 80038e4:	f002 fc70 	bl	80061c8 <HAL_I2C_Mem_Read>
    if(ctrl & MCP7940N_PWRFAIL) {
 80038e8:	79fb      	ldrb	r3, [r7, #7]
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d011      	beq.n	8003916 <RTC_Init+0x132>
        ctrl &= ~MCP7940N_PWRFAIL;
 80038f2:	79fb      	ldrb	r3, [r7, #7]
 80038f4:	f023 0310 	bic.w	r3, r3, #16
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80038fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003900:	9302      	str	r3, [sp, #8]
 8003902:	2301      	movs	r3, #1
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	1dfb      	adds	r3, r7, #7
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	2301      	movs	r3, #1
 800390c:	2203      	movs	r2, #3
 800390e:	21df      	movs	r1, #223	@ 0xdf
 8003910:	4803      	ldr	r0, [pc, #12]	@ (8003920 <RTC_Init+0x13c>)
 8003912:	f002 fb5f 	bl	8005fd4 <HAL_I2C_Mem_Write>
    }
}
 8003916:	bf00      	nop
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	200016a4 	.word	0x200016a4

08003924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003924:	b590      	push	{r4, r7, lr}
 8003926:	b089      	sub	sp, #36	@ 0x24
 8003928:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800392a:	f001 faa9 	bl	8004e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800392e:	f000 f89f 	bl	8003a70 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003932:	f000 fbb3 	bl	800409c <MX_GPIO_Init>
  MX_SPI1_Init();
 8003936:	f000 fa31 	bl	8003d9c <MX_SPI1_Init>
  MX_SPI2_Init();
 800393a:	f000 fa65 	bl	8003e08 <MX_SPI2_Init>
  MX_I2C2_Init();
 800393e:	f000 f9ad 	bl	8003c9c <MX_I2C2_Init>
  MX_I2C3_Init();
 8003942:	f000 f9eb 	bl	8003d1c <MX_I2C3_Init>
  MX_SPI3_Init();
 8003946:	f000 fa95 	bl	8003e74 <MX_SPI3_Init>
  MX_SPI4_Init();
 800394a:	f000 fac9 	bl	8003ee0 <MX_SPI4_Init>
  MX_CAN1_Init();
 800394e:	f000 f8fb 	bl	8003b48 <MX_CAN1_Init>
  MX_CAN2_Init();
 8003952:	f000 f92f 	bl	8003bb4 <MX_CAN2_Init>
  MX_I2C1_Init();
 8003956:	f000 f961 	bl	8003c1c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800395a:	f000 faf7 	bl	8003f4c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800395e:	f000 fb1f 	bl	8003fa0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003962:	f000 fb47 	bl	8003ff4 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8003966:	f000 fb6f 	bl	8004048 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800396a:	f005 fae3 	bl	8008f34 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  RTC_Init();
 800396e:	f7ff ff39 	bl	80037e4 <RTC_Init>
  LED_Init();		/* Reset all LEDs */
 8003972:	f7fc fe05 	bl	8000580 <LED_Init>
  MODBUS_Init(MODBUS_PC);
 8003976:	2000      	movs	r0, #0
 8003978:	f7ff fe42 	bl	8003600 <MODBUS_Init>
  MODBUS_Init(MODBUS_DC);
 800397c:	2001      	movs	r0, #1
 800397e:	f7ff fe3f 	bl	8003600 <MODBUS_Init>
  MODBUS_Init(MODBUS_CH3);
 8003982:	2002      	movs	r0, #2
 8003984:	f7ff fe3c 	bl	8003600 <MODBUS_Init>
  MODBUS_Init(MODBUS_CH4);
 8003988:	2003      	movs	r0, #3
 800398a:	f7ff fe39 	bl	8003600 <MODBUS_Init>

// int INA229;
  for (int i = 0; i < NUM_INA229; i++)
 800398e:	2300      	movs	r3, #0
 8003990:	607b      	str	r3, [r7, #4]
 8003992:	e00c      	b.n	80039ae <main+0x8a>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8003994:	4a2b      	ldr	r2, [pc, #172]	@ (8003a44 <main+0x120>)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800399c:	4618      	mov	r0, r3
 800399e:	f7fe ffa9 	bl	80028f4 <INA229_config>
 80039a2:	200a      	movs	r0, #10
 80039a4:	f001 fade 	bl	8004f64 <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3301      	adds	r3, #1
 80039ac:	607b      	str	r3, [r7, #4]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b18      	cmp	r3, #24
 80039b2:	ddef      	ble.n	8003994 <main+0x70>



  mcu_spiInit(0);
 80039b4:	2000      	movs	r0, #0
 80039b6:	f7fe fff7 	bl	80029a8 <mcu_spiInit>
  HAL_Delay(10);
 80039ba:	200a      	movs	r0, #10
 80039bc:	f001 fad2 	bl	8004f64 <HAL_Delay>
  HAL_Delay(10);
 80039c0:	200a      	movs	r0, #10
 80039c2:	f001 facf 	bl	8004f64 <HAL_Delay>

//

  HAL_Delay(10);
 80039c6:	200a      	movs	r0, #10
 80039c8:	f001 facc 	bl	8004f64 <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 80039cc:	491e      	ldr	r1, [pc, #120]	@ (8003a48 <main+0x124>)
 80039ce:	2002      	movs	r0, #2
 80039d0:	f7ff f89f 	bl	8002b12 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 80039d4:	2300      	movs	r3, #0
 80039d6:	70fb      	strb	r3, [r7, #3]
 80039d8:	e018      	b.n	8003a0c <main+0xe8>
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 80039da:	4b1c      	ldr	r3, [pc, #112]	@ (8003a4c <main+0x128>)
 80039dc:	7819      	ldrb	r1, [r3, #0]
 80039de:	4b1c      	ldr	r3, [pc, #112]	@ (8003a50 <main+0x12c>)
 80039e0:	781c      	ldrb	r4, [r3, #0]
 80039e2:	4b1c      	ldr	r3, [pc, #112]	@ (8003a54 <main+0x130>)
 80039e4:	881b      	ldrh	r3, [r3, #0]
 80039e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003a58 <main+0x134>)
 80039e8:	8812      	ldrh	r2, [r2, #0]
 80039ea:	78f8      	ldrb	r0, [r7, #3]
 80039ec:	9204      	str	r2, [sp, #16]
 80039ee:	9303      	str	r3, [sp, #12]
 80039f0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a5c <main+0x138>)
 80039f2:	9302      	str	r3, [sp, #8]
 80039f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a60 <main+0x13c>)
 80039f6:	9301      	str	r3, [sp, #4]
 80039f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a64 <main+0x140>)
 80039fa:	9300      	str	r3, [sp, #0]
 80039fc:	4623      	mov	r3, r4
 80039fe:	460a      	mov	r2, r1
 8003a00:	4911      	ldr	r1, [pc, #68]	@ (8003a48 <main+0x124>)
 8003a02:	f7ff f895 	bl	8002b30 <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8003a06:	78fb      	ldrb	r3, [r7, #3]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	70fb      	strb	r3, [r7, #3]
 8003a0c:	78fb      	ldrb	r3, [r7, #3]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d9e3      	bls.n	80039da <main+0xb6>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8003a12:	490d      	ldr	r1, [pc, #52]	@ (8003a48 <main+0x124>)
 8003a14:	2002      	movs	r0, #2
 8003a16:	f7ff f85e 	bl	8002ad6 <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8003a1a:	490b      	ldr	r1, [pc, #44]	@ (8003a48 <main+0x124>)
 8003a1c:	2002      	movs	r0, #2
 8003a1e:	f7ff f869 	bl	8002af4 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8003a22:	4909      	ldr	r1, [pc, #36]	@ (8003a48 <main+0x124>)
 8003a24:	2002      	movs	r0, #2
 8003a26:	f7fe fffd 	bl	8002a24 <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8003a2a:	f7fc ff0b 	bl	8000844 <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8003a2e:	f7fc ff31 	bl	8000894 <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8003a32:	480d      	ldr	r0, [pc, #52]	@ (8003a68 <main+0x144>)
 8003a34:	f7fe fefa 	bl	800282c <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8003a38:	480c      	ldr	r0, [pc, #48]	@ (8003a6c <main+0x148>)
 8003a3a:	f7fe fef7 	bl	800282c <Expander_InitAllDevices>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003a3e:	bf00      	nop
 8003a40:	e7fd      	b.n	8003a3e <main+0x11a>
 8003a42:	bf00      	nop
 8003a44:	20000ae4 	.word	0x20000ae4
 8003a48:	20001088 	.word	0x20001088
 8003a4c:	20000880 	.word	0x20000880
 8003a50:	20001290 	.word	0x20001290
 8003a54:	2000088a 	.word	0x2000088a
 8003a58:	2000088c 	.word	0x2000088c
 8003a5c:	20000890 	.word	0x20000890
 8003a60:	20001294 	.word	0x20001294
 8003a64:	20000884 	.word	0x20000884
 8003a68:	200016f8 	.word	0x200016f8
 8003a6c:	2000174c 	.word	0x2000174c

08003a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b094      	sub	sp, #80	@ 0x50
 8003a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a76:	f107 0320 	add.w	r3, r7, #32
 8003a7a:	2230      	movs	r2, #48	@ 0x30
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f005 fc30 	bl	80092e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a84:	f107 030c 	add.w	r3, r7, #12
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	605a      	str	r2, [r3, #4]
 8003a8e:	609a      	str	r2, [r3, #8]
 8003a90:	60da      	str	r2, [r3, #12]
 8003a92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a94:	2300      	movs	r3, #0
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	4b29      	ldr	r3, [pc, #164]	@ (8003b40 <SystemClock_Config+0xd0>)
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	4a28      	ldr	r2, [pc, #160]	@ (8003b40 <SystemClock_Config+0xd0>)
 8003a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aa4:	4b26      	ldr	r3, [pc, #152]	@ (8003b40 <SystemClock_Config+0xd0>)
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aac:	60bb      	str	r3, [r7, #8]
 8003aae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	607b      	str	r3, [r7, #4]
 8003ab4:	4b23      	ldr	r3, [pc, #140]	@ (8003b44 <SystemClock_Config+0xd4>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003abc:	4a21      	ldr	r2, [pc, #132]	@ (8003b44 <SystemClock_Config+0xd4>)
 8003abe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8003b44 <SystemClock_Config+0xd4>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003acc:	607b      	str	r3, [r7, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ad8:	2310      	movs	r3, #16
 8003ada:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003adc:	2302      	movs	r3, #2
 8003ade:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8003ae4:	230f      	movs	r3, #15
 8003ae6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8003ae8:	2390      	movs	r3, #144	@ 0x90
 8003aea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003aec:	2302      	movs	r3, #2
 8003aee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8003af0:	2305      	movs	r3, #5
 8003af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003af4:	f107 0320 	add.w	r3, r7, #32
 8003af8:	4618      	mov	r0, r3
 8003afa:	f003 f9c7 	bl	8006e8c <HAL_RCC_OscConfig>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003b04:	f000 fd31 	bl	800456a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b08:	230f      	movs	r3, #15
 8003b0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003b14:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003b18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003b20:	f107 030c 	add.w	r3, r7, #12
 8003b24:	2102      	movs	r1, #2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f003 fc28 	bl	800737c <HAL_RCC_ClockConfig>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8003b32:	f000 fd1a 	bl	800456a <Error_Handler>
  }
}
 8003b36:	bf00      	nop
 8003b38:	3750      	adds	r7, #80	@ 0x50
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40007000 	.word	0x40007000

08003b48 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003b4c:	4b17      	ldr	r3, [pc, #92]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b4e:	4a18      	ldr	r2, [pc, #96]	@ (8003bb0 <MX_CAN1_Init+0x68>)
 8003b50:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8003b52:	4b16      	ldr	r3, [pc, #88]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b54:	220a      	movs	r2, #10
 8003b56:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003b58:	4b14      	ldr	r3, [pc, #80]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003b5e:	4b13      	ldr	r3, [pc, #76]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003b64:	4b11      	ldr	r3, [pc, #68]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b66:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8003b6a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8003b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b6e:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8003b72:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003b74:	4b0d      	ldr	r3, [pc, #52]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8003b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003b80:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8003b86:	4b09      	ldr	r3, [pc, #36]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003b8c:	4b07      	ldr	r3, [pc, #28]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003b92:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003b98:	4804      	ldr	r0, [pc, #16]	@ (8003bac <MX_CAN1_Init+0x64>)
 8003b9a:	f001 fa07 	bl	8004fac <HAL_CAN_Init>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d001      	beq.n	8003ba8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003ba4:	f000 fce1 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003ba8:	bf00      	nop
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	20001654 	.word	0x20001654
 8003bb0:	40006400 	.word	0x40006400

08003bb4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8003bb8:	4b16      	ldr	r3, [pc, #88]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bba:	4a17      	ldr	r2, [pc, #92]	@ (8003c18 <MX_CAN2_Init+0x64>)
 8003bbc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8003bbe:	4b15      	ldr	r3, [pc, #84]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bc0:	2210      	movs	r2, #16
 8003bc2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8003bc4:	4b13      	ldr	r3, [pc, #76]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003bca:	4b12      	ldr	r3, [pc, #72]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8003bd0:	4b10      	ldr	r3, [pc, #64]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8003bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8003be2:	4b0c      	ldr	r3, [pc, #48]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8003be8:	4b0a      	ldr	r3, [pc, #40]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8003bee:	4b09      	ldr	r3, [pc, #36]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003bf4:	4b07      	ldr	r3, [pc, #28]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8003bfa:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8003c00:	4804      	ldr	r0, [pc, #16]	@ (8003c14 <MX_CAN2_Init+0x60>)
 8003c02:	f001 f9d3 	bl	8004fac <HAL_CAN_Init>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8003c0c:	f000 fcad 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8003c10:	bf00      	nop
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	2000167c 	.word	0x2000167c
 8003c18:	40006800 	.word	0x40006800

08003c1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c20:	4b1b      	ldr	r3, [pc, #108]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c22:	4a1c      	ldr	r2, [pc, #112]	@ (8003c94 <MX_I2C1_Init+0x78>)
 8003c24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003c26:	4b1a      	ldr	r3, [pc, #104]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c28:	4a1b      	ldr	r2, [pc, #108]	@ (8003c98 <MX_I2C1_Init+0x7c>)
 8003c2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003c2c:	4b18      	ldr	r3, [pc, #96]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003c32:	4b17      	ldr	r3, [pc, #92]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c38:	4b15      	ldr	r3, [pc, #84]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c40:	4b13      	ldr	r3, [pc, #76]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003c46:	4b12      	ldr	r3, [pc, #72]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c4c:	4b10      	ldr	r3, [pc, #64]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c52:	4b0f      	ldr	r3, [pc, #60]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c58:	480d      	ldr	r0, [pc, #52]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c5a:	f002 f877 	bl	8005d4c <HAL_I2C_Init>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003c64:	f000 fc81 	bl	800456a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c68:	2100      	movs	r1, #0
 8003c6a:	4809      	ldr	r0, [pc, #36]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c6c:	f003 f892 	bl	8006d94 <HAL_I2CEx_ConfigAnalogFilter>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8003c76:	f000 fc78 	bl	800456a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	4804      	ldr	r0, [pc, #16]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c7e:	f003 f8c5 	bl	8006e0c <HAL_I2CEx_ConfigDigitalFilter>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8003c88:	f000 fc6f 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003c8c:	bf00      	nop
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	200016a4 	.word	0x200016a4
 8003c94:	40005400 	.word	0x40005400
 8003c98:	000186a0 	.word	0x000186a0

08003c9c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d14 <MX_I2C2_Init+0x78>)
 8003ca4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8003d18 <MX_I2C2_Init+0x7c>)
 8003caa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003cac:	4b18      	ldr	r3, [pc, #96]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003cb2:	4b17      	ldr	r3, [pc, #92]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cb8:	4b15      	ldr	r3, [pc, #84]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003cbe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003cc0:	4b13      	ldr	r3, [pc, #76]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003cc6:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ccc:	4b10      	ldr	r3, [pc, #64]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003cd8:	480d      	ldr	r0, [pc, #52]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cda:	f002 f837 	bl	8005d4c <HAL_I2C_Init>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003ce4:	f000 fc41 	bl	800456a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ce8:	2100      	movs	r1, #0
 8003cea:	4809      	ldr	r0, [pc, #36]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cec:	f003 f852 	bl	8006d94 <HAL_I2CEx_ConfigAnalogFilter>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8003cf6:	f000 fc38 	bl	800456a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	4804      	ldr	r0, [pc, #16]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cfe:	f003 f885 	bl	8006e0c <HAL_I2CEx_ConfigDigitalFilter>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8003d08:	f000 fc2f 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003d0c:	bf00      	nop
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	200016f8 	.word	0x200016f8
 8003d14:	40005800 	.word	0x40005800
 8003d18:	00061a80 	.word	0x00061a80

08003d1c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003d20:	4b1b      	ldr	r3, [pc, #108]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d22:	4a1c      	ldr	r2, [pc, #112]	@ (8003d94 <MX_I2C3_Init+0x78>)
 8003d24:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8003d26:	4b1a      	ldr	r3, [pc, #104]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d28:	4a1b      	ldr	r2, [pc, #108]	@ (8003d98 <MX_I2C3_Init+0x7c>)
 8003d2a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003d2c:	4b18      	ldr	r3, [pc, #96]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003d32:	4b17      	ldr	r3, [pc, #92]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d38:	4b15      	ldr	r3, [pc, #84]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d3e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d40:	4b13      	ldr	r3, [pc, #76]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003d46:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d4c:	4b10      	ldr	r3, [pc, #64]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d52:	4b0f      	ldr	r3, [pc, #60]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003d58:	480d      	ldr	r0, [pc, #52]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d5a:	f001 fff7 	bl	8005d4c <HAL_I2C_Init>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003d64:	f000 fc01 	bl	800456a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003d68:	2100      	movs	r1, #0
 8003d6a:	4809      	ldr	r0, [pc, #36]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d6c:	f003 f812 	bl	8006d94 <HAL_I2CEx_ConfigAnalogFilter>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8003d76:	f000 fbf8 	bl	800456a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	4804      	ldr	r0, [pc, #16]	@ (8003d90 <MX_I2C3_Init+0x74>)
 8003d7e:	f003 f845 	bl	8006e0c <HAL_I2CEx_ConfigDigitalFilter>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8003d88:	f000 fbef 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003d8c:	bf00      	nop
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	2000174c 	.word	0x2000174c
 8003d94:	40005c00 	.word	0x40005c00
 8003d98:	00061a80 	.word	0x00061a80

08003d9c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003da0:	4b17      	ldr	r3, [pc, #92]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003da2:	4a18      	ldr	r2, [pc, #96]	@ (8003e04 <MX_SPI1_Init+0x68>)
 8003da4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003da6:	4b16      	ldr	r3, [pc, #88]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003da8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003dac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003dae:	4b14      	ldr	r3, [pc, #80]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003db4:	4b12      	ldr	r3, [pc, #72]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003dba:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003dc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dcc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003dce:	4b0c      	ldr	r3, [pc, #48]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003dd0:	2228      	movs	r2, #40	@ 0x28
 8003dd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003dda:	4b09      	ldr	r3, [pc, #36]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003de0:	4b07      	ldr	r3, [pc, #28]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003de6:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003de8:	220a      	movs	r2, #10
 8003dea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003dec:	4804      	ldr	r0, [pc, #16]	@ (8003e00 <MX_SPI1_Init+0x64>)
 8003dee:	f003 fca5 	bl	800773c <HAL_SPI_Init>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003df8:	f000 fbb7 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003dfc:	bf00      	nop
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	200017a0 	.word	0x200017a0
 8003e04:	40013000 	.word	0x40013000

08003e08 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003e0c:	4b17      	ldr	r3, [pc, #92]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e0e:	4a18      	ldr	r2, [pc, #96]	@ (8003e70 <MX_SPI2_Init+0x68>)
 8003e10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003e12:	4b16      	ldr	r3, [pc, #88]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003e18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003e1a:	4b14      	ldr	r3, [pc, #80]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e20:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e26:	4b11      	ldr	r3, [pc, #68]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e2e:	2201      	movs	r2, #1
 8003e30:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003e32:	4b0e      	ldr	r3, [pc, #56]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e38:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e3c:	2218      	movs	r2, #24
 8003e3e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e40:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e46:	4b09      	ldr	r3, [pc, #36]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e4c:	4b07      	ldr	r3, [pc, #28]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003e52:	4b06      	ldr	r3, [pc, #24]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e54:	220a      	movs	r2, #10
 8003e56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003e58:	4804      	ldr	r0, [pc, #16]	@ (8003e6c <MX_SPI2_Init+0x64>)
 8003e5a:	f003 fc6f 	bl	800773c <HAL_SPI_Init>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003e64:	f000 fb81 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003e68:	bf00      	nop
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	200017f8 	.word	0x200017f8
 8003e70:	40003800 	.word	0x40003800

08003e74 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003e78:	4b17      	ldr	r3, [pc, #92]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003e7a:	4a18      	ldr	r2, [pc, #96]	@ (8003edc <MX_SPI3_Init+0x68>)
 8003e7c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003e7e:	4b16      	ldr	r3, [pc, #88]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003e80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003e84:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003e86:	4b14      	ldr	r3, [pc, #80]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e8c:	4b12      	ldr	r3, [pc, #72]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e92:	4b11      	ldr	r3, [pc, #68]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e98:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003ea0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ea4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003eac:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003eb2:	4b09      	ldr	r3, [pc, #36]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eb8:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003ebe:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003ec0:	220a      	movs	r2, #10
 8003ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003ec4:	4804      	ldr	r0, [pc, #16]	@ (8003ed8 <MX_SPI3_Init+0x64>)
 8003ec6:	f003 fc39 	bl	800773c <HAL_SPI_Init>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003ed0:	f000 fb4b 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003ed4:	bf00      	nop
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20001850 	.word	0x20001850
 8003edc:	40003c00 	.word	0x40003c00

08003ee0 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8003ee4:	4b17      	ldr	r3, [pc, #92]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003ee6:	4a18      	ldr	r2, [pc, #96]	@ (8003f48 <MX_SPI4_Init+0x68>)
 8003ee8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003eea:	4b16      	ldr	r3, [pc, #88]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003eec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ef0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003ef2:	4b14      	ldr	r3, [pc, #80]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003efe:	4b11      	ldr	r3, [pc, #68]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f04:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f10:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003f12:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f14:	2230      	movs	r2, #48	@ 0x30
 8003f16:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f18:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f1e:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f24:	4b07      	ldr	r3, [pc, #28]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8003f2a:	4b06      	ldr	r3, [pc, #24]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f2c:	220a      	movs	r2, #10
 8003f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003f30:	4804      	ldr	r0, [pc, #16]	@ (8003f44 <MX_SPI4_Init+0x64>)
 8003f32:	f003 fc03 	bl	800773c <HAL_SPI_Init>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8003f3c:	f000 fb15 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003f40:	bf00      	nop
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	200018a8 	.word	0x200018a8
 8003f48:	40013400 	.word	0x40013400

08003f4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f50:	4b11      	ldr	r3, [pc, #68]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f52:	4a12      	ldr	r2, [pc, #72]	@ (8003f9c <MX_USART1_UART_Init+0x50>)
 8003f54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003f56:	4b10      	ldr	r3, [pc, #64]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f64:	4b0c      	ldr	r3, [pc, #48]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f70:	4b09      	ldr	r3, [pc, #36]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f72:	220c      	movs	r2, #12
 8003f74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f76:	4b08      	ldr	r3, [pc, #32]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f7c:	4b06      	ldr	r3, [pc, #24]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f82:	4805      	ldr	r0, [pc, #20]	@ (8003f98 <MX_USART1_UART_Init+0x4c>)
 8003f84:	f004 f82c 	bl	8007fe0 <HAL_UART_Init>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003f8e:	f000 faec 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f92:	bf00      	nop
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20001900 	.word	0x20001900
 8003f9c:	40011000 	.word	0x40011000

08003fa0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003fa4:	4b11      	ldr	r3, [pc, #68]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fa6:	4a12      	ldr	r2, [pc, #72]	@ (8003ff0 <MX_USART2_UART_Init+0x50>)
 8003fa8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003faa:	4b10      	ldr	r3, [pc, #64]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003fb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fc4:	4b09      	ldr	r3, [pc, #36]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fc6:	220c      	movs	r2, #12
 8003fc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fca:	4b08      	ldr	r3, [pc, #32]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fd0:	4b06      	ldr	r3, [pc, #24]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003fd6:	4805      	ldr	r0, [pc, #20]	@ (8003fec <MX_USART2_UART_Init+0x4c>)
 8003fd8:	f004 f802 	bl	8007fe0 <HAL_UART_Init>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003fe2:	f000 fac2 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20001948 	.word	0x20001948
 8003ff0:	40004400 	.word	0x40004400

08003ff4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003ff8:	4b11      	ldr	r3, [pc, #68]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 8003ffa:	4a12      	ldr	r2, [pc, #72]	@ (8004044 <MX_USART3_UART_Init+0x50>)
 8003ffc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003ffe:	4b10      	ldr	r3, [pc, #64]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 8004000:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004004:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004006:	4b0e      	ldr	r3, [pc, #56]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 8004008:	2200      	movs	r2, #0
 800400a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800400c:	4b0c      	ldr	r3, [pc, #48]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 800400e:	2200      	movs	r2, #0
 8004010:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004012:	4b0b      	ldr	r3, [pc, #44]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 8004014:	2200      	movs	r2, #0
 8004016:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004018:	4b09      	ldr	r3, [pc, #36]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 800401a:	220c      	movs	r2, #12
 800401c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800401e:	4b08      	ldr	r3, [pc, #32]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 8004020:	2200      	movs	r2, #0
 8004022:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004024:	4b06      	ldr	r3, [pc, #24]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 8004026:	2200      	movs	r2, #0
 8004028:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800402a:	4805      	ldr	r0, [pc, #20]	@ (8004040 <MX_USART3_UART_Init+0x4c>)
 800402c:	f003 ffd8 	bl	8007fe0 <HAL_UART_Init>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004036:	f000 fa98 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800403a:	bf00      	nop
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	20001990 	.word	0x20001990
 8004044:	40004800 	.word	0x40004800

08004048 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800404c:	4b11      	ldr	r3, [pc, #68]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 800404e:	4a12      	ldr	r2, [pc, #72]	@ (8004098 <MX_USART6_UART_Init+0x50>)
 8004050:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004052:	4b10      	ldr	r3, [pc, #64]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 8004054:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004058:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800405a:	4b0e      	ldr	r3, [pc, #56]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 800405c:	2200      	movs	r2, #0
 800405e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004060:	4b0c      	ldr	r3, [pc, #48]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 8004062:	2200      	movs	r2, #0
 8004064:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004066:	4b0b      	ldr	r3, [pc, #44]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 8004068:	2200      	movs	r2, #0
 800406a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800406c:	4b09      	ldr	r3, [pc, #36]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 800406e:	220c      	movs	r2, #12
 8004070:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004072:	4b08      	ldr	r3, [pc, #32]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 8004074:	2200      	movs	r2, #0
 8004076:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004078:	4b06      	ldr	r3, [pc, #24]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 800407a:	2200      	movs	r2, #0
 800407c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800407e:	4805      	ldr	r0, [pc, #20]	@ (8004094 <MX_USART6_UART_Init+0x4c>)
 8004080:	f003 ffae 	bl	8007fe0 <HAL_UART_Init>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d001      	beq.n	800408e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800408a:	f000 fa6e 	bl	800456a <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800408e:	bf00      	nop
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	200019d8 	.word	0x200019d8
 8004098:	40011400 	.word	0x40011400

0800409c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b08e      	sub	sp, #56	@ 0x38
 80040a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040a6:	2200      	movs	r2, #0
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	605a      	str	r2, [r3, #4]
 80040ac:	609a      	str	r2, [r3, #8]
 80040ae:	60da      	str	r2, [r3, #12]
 80040b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80040b2:	2300      	movs	r3, #0
 80040b4:	623b      	str	r3, [r7, #32]
 80040b6:	4bb6      	ldr	r3, [pc, #728]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ba:	4ab5      	ldr	r2, [pc, #724]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040bc:	f043 0310 	orr.w	r3, r3, #16
 80040c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040c2:	4bb3      	ldr	r3, [pc, #716]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c6:	f003 0310 	and.w	r3, r3, #16
 80040ca:	623b      	str	r3, [r7, #32]
 80040cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	61fb      	str	r3, [r7, #28]
 80040d2:	4baf      	ldr	r3, [pc, #700]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d6:	4aae      	ldr	r2, [pc, #696]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80040de:	4bac      	ldr	r3, [pc, #688]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e6:	61fb      	str	r3, [r7, #28]
 80040e8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	61bb      	str	r3, [r7, #24]
 80040ee:	4ba8      	ldr	r3, [pc, #672]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f2:	4aa7      	ldr	r2, [pc, #668]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040f4:	f043 0304 	orr.w	r3, r3, #4
 80040f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040fa:	4ba5      	ldr	r3, [pc, #660]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	61bb      	str	r3, [r7, #24]
 8004104:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004106:	2300      	movs	r3, #0
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	4ba1      	ldr	r3, [pc, #644]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 800410c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410e:	4aa0      	ldr	r2, [pc, #640]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004110:	f043 0320 	orr.w	r3, r3, #32
 8004114:	6313      	str	r3, [r2, #48]	@ 0x30
 8004116:	4b9e      	ldr	r3, [pc, #632]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411a:	f003 0320 	and.w	r3, r3, #32
 800411e:	617b      	str	r3, [r7, #20]
 8004120:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004122:	2300      	movs	r3, #0
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	4b9a      	ldr	r3, [pc, #616]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412a:	4a99      	ldr	r2, [pc, #612]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 800412c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004130:	6313      	str	r3, [r2, #48]	@ 0x30
 8004132:	4b97      	ldr	r3, [pc, #604]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800413a:	613b      	str	r3, [r7, #16]
 800413c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	4b93      	ldr	r3, [pc, #588]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004146:	4a92      	ldr	r2, [pc, #584]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004148:	f043 0301 	orr.w	r3, r3, #1
 800414c:	6313      	str	r3, [r2, #48]	@ 0x30
 800414e:	4b90      	ldr	r3, [pc, #576]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800415a:	2300      	movs	r3, #0
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	4b8c      	ldr	r3, [pc, #560]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004162:	4a8b      	ldr	r2, [pc, #556]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004164:	f043 0302 	orr.w	r3, r3, #2
 8004168:	6313      	str	r3, [r2, #48]	@ 0x30
 800416a:	4b89      	ldr	r3, [pc, #548]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	60bb      	str	r3, [r7, #8]
 8004174:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004176:	2300      	movs	r3, #0
 8004178:	607b      	str	r3, [r7, #4]
 800417a:	4b85      	ldr	r3, [pc, #532]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 800417c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417e:	4a84      	ldr	r2, [pc, #528]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004180:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004184:	6313      	str	r3, [r2, #48]	@ 0x30
 8004186:	4b82      	ldr	r3, [pc, #520]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418e:	607b      	str	r3, [r7, #4]
 8004190:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004192:	2300      	movs	r3, #0
 8004194:	603b      	str	r3, [r7, #0]
 8004196:	4b7e      	ldr	r3, [pc, #504]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419a:	4a7d      	ldr	r2, [pc, #500]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 800419c:	f043 0308 	orr.w	r3, r3, #8
 80041a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004390 <MX_GPIO_Init+0x2f4>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a6:	f003 0308 	and.w	r3, r3, #8
 80041aa:	603b      	str	r3, [r7, #0]
 80041ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 80041ae:	2201      	movs	r2, #1
 80041b0:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 80041b4:	4877      	ldr	r0, [pc, #476]	@ (8004394 <MX_GPIO_Init+0x2f8>)
 80041b6:	f001 fd7d 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin, GPIO_PIN_SET);
 80041ba:	2201      	movs	r2, #1
 80041bc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80041c0:	4875      	ldr	r0, [pc, #468]	@ (8004398 <MX_GPIO_Init+0x2fc>)
 80041c2:	f001 fd77 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 80041c6:	2201      	movs	r2, #1
 80041c8:	f242 0133 	movw	r1, #8243	@ 0x2033
 80041cc:	4873      	ldr	r0, [pc, #460]	@ (800439c <MX_GPIO_Init+0x300>)
 80041ce:	f001 fd71 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin|CELL12_CS_10_Pin|LED_DC_Y_Pin|LED_DC_G_Pin
 80041d2:	2200      	movs	r2, #0
 80041d4:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
 80041d8:	486f      	ldr	r0, [pc, #444]	@ (8004398 <MX_GPIO_Init+0x2fc>)
 80041da:	f001 fd6b 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 80041de:	2201      	movs	r2, #1
 80041e0:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 80041e4:	486e      	ldr	r0, [pc, #440]	@ (80043a0 <MX_GPIO_Init+0x304>)
 80041e6:	f001 fd65 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_02_Pin|GPIO_03_Pin|GPIO_04_Pin|GPIO_05_Pin
 80041ea:	2200      	movs	r2, #0
 80041ec:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80041f0:	486b      	ldr	r0, [pc, #428]	@ (80043a0 <MX_GPIO_Init+0x304>)
 80041f2:	f001 fd5f 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |GPIO_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80041f6:	2201      	movs	r2, #1
 80041f8:	2101      	movs	r1, #1
 80041fa:	486a      	ldr	r0, [pc, #424]	@ (80043a4 <MX_GPIO_Init+0x308>)
 80041fc:	f001 fd5a 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 8004200:	2200      	movs	r2, #0
 8004202:	2102      	movs	r1, #2
 8004204:	4867      	ldr	r0, [pc, #412]	@ (80043a4 <MX_GPIO_Init+0x308>)
 8004206:	f001 fd55 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 800420a:	2200      	movs	r2, #0
 800420c:	f24c 010c 	movw	r1, #49164	@ 0xc00c
 8004210:	4865      	ldr	r0, [pc, #404]	@ (80043a8 <MX_GPIO_Init+0x30c>)
 8004212:	f001 fd4f 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 8004216:	2201      	movs	r2, #1
 8004218:	f648 0103 	movw	r1, #34819	@ 0x8803
 800421c:	4863      	ldr	r0, [pc, #396]	@ (80043ac <MX_GPIO_Init+0x310>)
 800421e:	f001 fd49 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin, GPIO_PIN_SET);
 8004222:	2201      	movs	r2, #1
 8004224:	2133      	movs	r1, #51	@ 0x33
 8004226:	4862      	ldr	r0, [pc, #392]	@ (80043b0 <MX_GPIO_Init+0x314>)
 8004228:	f001 fd44 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);
 800422c:	2200      	movs	r2, #0
 800422e:	f648 0103 	movw	r1, #34819	@ 0x8803
 8004232:	4858      	ldr	r0, [pc, #352]	@ (8004394 <MX_GPIO_Init+0x2f8>)
 8004234:	f001 fd3e 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_11_Pin|GPIO_12_Pin|LED_03_Pin|LED_07_Pin
 8004238:	2200      	movs	r2, #0
 800423a:	f244 4138 	movw	r1, #17464	@ 0x4438
 800423e:	485b      	ldr	r0, [pc, #364]	@ (80043ac <MX_GPIO_Init+0x310>)
 8004240:	f001 fd38 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |USART1_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 8004244:	2201      	movs	r2, #1
 8004246:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 800424a:	4857      	ldr	r0, [pc, #348]	@ (80043a8 <MX_GPIO_Init+0x30c>)
 800424c:	f001 fd32 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 8004250:	2201      	movs	r2, #1
 8004252:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004256:	4857      	ldr	r0, [pc, #348]	@ (80043b4 <MX_GPIO_Init+0x318>)
 8004258:	f001 fd2c 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin, GPIO_PIN_RESET);
 800425c:	2200      	movs	r2, #0
 800425e:	f640 010c 	movw	r1, #2060	@ 0x80c
 8004262:	4854      	ldr	r0, [pc, #336]	@ (80043b4 <MX_GPIO_Init+0x318>)
 8004264:	f001 fd26 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|LED_09_Pin|LED_04_Pin
 8004268:	2200      	movs	r2, #0
 800426a:	f24e 010c 	movw	r1, #57356	@ 0xe00c
 800426e:	4850      	ldr	r0, [pc, #320]	@ (80043b0 <MX_GPIO_Init+0x314>)
 8004270:	f001 fd20 	bl	8005cb4 <HAL_GPIO_WritePin>
                          |LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8004274:	2200      	movs	r2, #0
 8004276:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800427a:	4848      	ldr	r0, [pc, #288]	@ (800439c <MX_GPIO_Init+0x300>)
 800427c:	f001 fd1a 	bl	8005cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin GPIO_09_Pin GPIO_10_Pin LED_06_Pin
                           LED_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8004280:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8004284:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin|GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin
                          |LED_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004286:	2301      	movs	r3, #1
 8004288:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428a:	2300      	movs	r3, #0
 800428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428e:	2300      	movs	r3, #0
 8004290:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004292:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004296:	4619      	mov	r1, r3
 8004298:	483e      	ldr	r0, [pc, #248]	@ (8004394 <MX_GPIO_Init+0x2f8>)
 800429a:	f001 fb5f 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 800429e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 80042a2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042a4:	2301      	movs	r3, #1
 80042a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ac:	2300      	movs	r3, #0
 80042ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80042b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042b4:	4619      	mov	r1, r3
 80042b6:	4838      	ldr	r0, [pc, #224]	@ (8004398 <MX_GPIO_Init+0x2fc>)
 80042b8:	f001 fb50 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin USART6_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin|USART6_ENABLE_Pin;
 80042bc:	f242 1330 	movw	r3, #8496	@ 0x2130
 80042c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042c2:	2301      	movs	r3, #1
 80042c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c6:	2300      	movs	r3, #0
 80042c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ca:	2300      	movs	r3, #0
 80042cc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042d2:	4619      	mov	r1, r3
 80042d4:	4831      	ldr	r0, [pc, #196]	@ (800439c <MX_GPIO_Init+0x300>)
 80042d6:	f001 fb41 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin GPIO_02_Pin GPIO_03_Pin
                           GPIO_04_Pin GPIO_05_Pin GPIO_06_Pin CELL11_CS_03_Pin
                           CELL11_CS_04_Pin CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|GPIO_02_Pin|GPIO_03_Pin
 80042da:	f64f 23bb 	movw	r3, #64187	@ 0xfabb
 80042de:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_04_Pin|GPIO_05_Pin|GPIO_06_Pin|CELL11_CS_03_Pin
                          |CELL11_CS_04_Pin|CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042e0:	2301      	movs	r3, #1
 80042e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e4:	2300      	movs	r3, #0
 80042e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e8:	2300      	movs	r3, #0
 80042ea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80042ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042f0:	4619      	mov	r1, r3
 80042f2:	482b      	ldr	r0, [pc, #172]	@ (80043a0 <MX_GPIO_Init+0x304>)
 80042f4:	f001 fb32 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 80042f8:	2304      	movs	r3, #4
 80042fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042fc:	2301      	movs	r3, #1
 80042fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004300:	2300      	movs	r3, #0
 8004302:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004304:	2302      	movs	r3, #2
 8004306:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 8004308:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800430c:	4619      	mov	r1, r3
 800430e:	4824      	ldr	r0, [pc, #144]	@ (80043a0 <MX_GPIO_Init+0x304>)
 8004310:	f001 fb24 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 8004314:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8004318:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800431a:	2301      	movs	r3, #1
 800431c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800431e:	2301      	movs	r3, #1
 8004320:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004322:	2303      	movs	r3, #3
 8004324:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800432a:	4619      	mov	r1, r3
 800432c:	481c      	ldr	r0, [pc, #112]	@ (80043a0 <MX_GPIO_Init+0x304>)
 800432e:	f001 fb15 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 8004332:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004338:	2301      	movs	r3, #1
 800433a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800433c:	2302      	movs	r3, #2
 800433e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004340:	2303      	movs	r3, #3
 8004342:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 8004344:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004348:	4619      	mov	r1, r3
 800434a:	4815      	ldr	r0, [pc, #84]	@ (80043a0 <MX_GPIO_Init+0x304>)
 800434c:	f001 fb06 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 8004350:	2301      	movs	r3, #1
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004354:	2301      	movs	r3, #1
 8004356:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004358:	2302      	movs	r3, #2
 800435a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800435c:	2303      	movs	r3, #3
 800435e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 8004360:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004364:	4619      	mov	r1, r3
 8004366:	480d      	ldr	r0, [pc, #52]	@ (800439c <MX_GPIO_Init+0x300>)
 8004368:	f001 faf8 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 800436c:	2302      	movs	r3, #2
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004370:	2301      	movs	r3, #1
 8004372:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004374:	2301      	movs	r3, #1
 8004376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004378:	2303      	movs	r3, #3
 800437a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 800437c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004380:	4619      	mov	r1, r3
 8004382:	4806      	ldr	r0, [pc, #24]	@ (800439c <MX_GPIO_Init+0x300>)
 8004384:	f001 faea 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8004388:	2301      	movs	r3, #1
 800438a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800438c:	2301      	movs	r3, #1
 800438e:	e013      	b.n	80043b8 <MX_GPIO_Init+0x31c>
 8004390:	40023800 	.word	0x40023800
 8004394:	40021000 	.word	0x40021000
 8004398:	40022000 	.word	0x40022000
 800439c:	40020800 	.word	0x40020800
 80043a0:	40021400 	.word	0x40021400
 80043a4:	40020000 	.word	0x40020000
 80043a8:	40021c00 	.word	0x40021c00
 80043ac:	40020400 	.word	0x40020400
 80043b0:	40021800 	.word	0x40021800
 80043b4:	40020c00 	.word	0x40020c00
 80043b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80043ba:	2302      	movs	r3, #2
 80043bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043be:	2303      	movs	r3, #3
 80043c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 80043c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043c6:	4619      	mov	r1, r3
 80043c8:	485c      	ldr	r0, [pc, #368]	@ (800453c <MX_GPIO_Init+0x4a0>)
 80043ca:	f001 fac7 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_ENABLE_Pin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 80043ce:	2302      	movs	r3, #2
 80043d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043d2:	2301      	movs	r3, #1
 80043d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d6:	2300      	movs	r3, #0
 80043d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043da:	2302      	movs	r3, #2
 80043dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80043de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043e2:	4619      	mov	r1, r3
 80043e4:	4855      	ldr	r0, [pc, #340]	@ (800453c <MX_GPIO_Init+0x4a0>)
 80043e6:	f001 fab9 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_14_Pin GPIO_07_Pin LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin;
 80043ea:	f24c 030c 	movw	r3, #49164	@ 0xc00c
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043f0:	2301      	movs	r3, #1
 80043f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f4:	2300      	movs	r3, #0
 80043f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043f8:	2300      	movs	r3, #0
 80043fa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80043fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004400:	4619      	mov	r1, r3
 8004402:	484f      	ldr	r0, [pc, #316]	@ (8004540 <MX_GPIO_Init+0x4a4>)
 8004404:	f001 faaa 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin GPIO_11_Pin GPIO_12_Pin
                           CS_Pin LED_03_Pin LED_07_Pin USART1_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|GPIO_11_Pin|GPIO_12_Pin
 8004408:	f24c 433b 	movw	r3, #50235	@ 0xc43b
 800440c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CS_Pin|LED_03_Pin|LED_07_Pin|USART1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800440e:	2301      	movs	r3, #1
 8004410:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004412:	2300      	movs	r3, #0
 8004414:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004416:	2300      	movs	r3, #0
 8004418:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800441a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800441e:	4619      	mov	r1, r3
 8004420:	4848      	ldr	r0, [pc, #288]	@ (8004544 <MX_GPIO_Init+0x4a8>)
 8004422:	f001 fa9b 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 8004426:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 800442a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800442c:	2301      	movs	r3, #1
 800442e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004430:	2300      	movs	r3, #0
 8004432:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004434:	2300      	movs	r3, #0
 8004436:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004438:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800443c:	4619      	mov	r1, r3
 800443e:	4842      	ldr	r0, [pc, #264]	@ (8004548 <MX_GPIO_Init+0x4ac>)
 8004440:	f001 fa8c 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 8004444:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004448:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800444a:	2301      	movs	r3, #1
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800444e:	2301      	movs	r3, #1
 8004450:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004452:	2303      	movs	r3, #3
 8004454:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 8004456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800445a:	4619      	mov	r1, r3
 800445c:	4839      	ldr	r0, [pc, #228]	@ (8004544 <MX_GPIO_Init+0x4a8>)
 800445e:	f001 fa7d 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8004462:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8004466:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004468:	2301      	movs	r3, #1
 800446a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800446c:	2302      	movs	r3, #2
 800446e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004470:	2303      	movs	r3, #3
 8004472:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004478:	4619      	mov	r1, r3
 800447a:	4831      	ldr	r0, [pc, #196]	@ (8004540 <MX_GPIO_Init+0x4a4>)
 800447c:	f001 fa6e 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8004480:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8004484:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004486:	2301      	movs	r3, #1
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800448a:	2301      	movs	r3, #1
 800448c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800448e:	2303      	movs	r3, #3
 8004490:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004496:	4619      	mov	r1, r3
 8004498:	4829      	ldr	r0, [pc, #164]	@ (8004540 <MX_GPIO_Init+0x4a4>)
 800449a:	f001 fa5f 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin USART3_ENABLE_Pin DISPLAY_CS_Pin SPI5_CS_02_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin;
 800449e:	f640 430c 	movw	r3, #3084	@ 0xc0c
 80044a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044a4:	2301      	movs	r3, #1
 80044a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a8:	2300      	movs	r3, #0
 80044aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ac:	2300      	movs	r3, #0
 80044ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044b4:	4619      	mov	r1, r3
 80044b6:	4825      	ldr	r0, [pc, #148]	@ (800454c <MX_GPIO_Init+0x4b0>)
 80044b8:	f001 fa50 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH_BUTTON_01_Pin PUSH_BUTTON_02_Pin PUSH_BUTTON_03_Pin PUSH_BUTTON_04_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_02_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 80044bc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80044c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80044c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044d0:	4619      	mov	r1, r3
 80044d2:	481e      	ldr	r0, [pc, #120]	@ (800454c <MX_GPIO_Init+0x4b0>)
 80044d4:	f001 fa42 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 80044d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044de:	2300      	movs	r3, #0
 80044e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044e2:	2301      	movs	r3, #1
 80044e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 80044e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044ea:	4619      	mov	r1, r3
 80044ec:	4814      	ldr	r0, [pc, #80]	@ (8004540 <MX_GPIO_Init+0x4a4>)
 80044ee:	f001 fa35 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_01_Pin DIP_SWITCH_02_Pin DIP_SWITCH_03_Pin DIP_SWITCH_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_01_Pin|DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 80044f2:	23f0      	movs	r3, #240	@ 0xf0
 80044f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044f6:	2300      	movs	r3, #0
 80044f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004502:	4619      	mov	r1, r3
 8004504:	4811      	ldr	r0, [pc, #68]	@ (800454c <MX_GPIO_Init+0x4b0>)
 8004506:	f001 fa29 	bl	800595c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_MODE_01_Pin DIP_SWITCH_MODE_02_Pin DIP_SWITCH_MODE_03_Pin DIP_SWITCH_MODE_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 800450a:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 800450e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004510:	2300      	movs	r3, #0
 8004512:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	2300      	movs	r3, #0
 8004516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004518:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800451c:	4619      	mov	r1, r3
 800451e:	480a      	ldr	r0, [pc, #40]	@ (8004548 <MX_GPIO_Init+0x4ac>)
 8004520:	f001 fa1c 	bl	800595c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004524:	2200      	movs	r2, #0
 8004526:	2100      	movs	r1, #0
 8004528:	2028      	movs	r0, #40	@ 0x28
 800452a:	f001 f94e 	bl	80057ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800452e:	2028      	movs	r0, #40	@ 0x28
 8004530:	f001 f967 	bl	8005802 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004534:	bf00      	nop
 8004536:	3738      	adds	r7, #56	@ 0x38
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	40020000 	.word	0x40020000
 8004540:	40021c00 	.word	0x40021c00
 8004544:	40020400 	.word	0x40020400
 8004548:	40021800 	.word	0x40021800
 800454c:	40020c00 	.word	0x40020c00

08004550 <HAL_GPIO_EXTI_Callback>:
                        cell->led_pin,
                        LOW);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	80fb      	strh	r3, [r7, #6]
    UNUSED(GPIO_Pin);
    Push_ButtonHandler(GPIO_Pin);
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	4618      	mov	r0, r3
 800455e:	f7fc f8a5 	bl	80006ac <Push_ButtonHandler>
}
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800456a:	b480      	push	{r7}
 800456c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800456e:	b672      	cpsid	i
}
 8004570:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004572:	bf00      	nop
 8004574:	e7fd      	b.n	8004572 <Error_Handler+0x8>
	...

08004578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457e:	2300      	movs	r3, #0
 8004580:	607b      	str	r3, [r7, #4]
 8004582:	4b10      	ldr	r3, [pc, #64]	@ (80045c4 <HAL_MspInit+0x4c>)
 8004584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004586:	4a0f      	ldr	r2, [pc, #60]	@ (80045c4 <HAL_MspInit+0x4c>)
 8004588:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800458c:	6453      	str	r3, [r2, #68]	@ 0x44
 800458e:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <HAL_MspInit+0x4c>)
 8004590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004596:	607b      	str	r3, [r7, #4]
 8004598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800459a:	2300      	movs	r3, #0
 800459c:	603b      	str	r3, [r7, #0]
 800459e:	4b09      	ldr	r3, [pc, #36]	@ (80045c4 <HAL_MspInit+0x4c>)
 80045a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a2:	4a08      	ldr	r2, [pc, #32]	@ (80045c4 <HAL_MspInit+0x4c>)
 80045a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045aa:	4b06      	ldr	r3, [pc, #24]	@ (80045c4 <HAL_MspInit+0x4c>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40023800 	.word	0x40023800

080045c8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08c      	sub	sp, #48	@ 0x30
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045d0:	f107 031c 	add.w	r3, r7, #28
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]
 80045d8:	605a      	str	r2, [r3, #4]
 80045da:	609a      	str	r2, [r3, #8]
 80045dc:	60da      	str	r2, [r3, #12]
 80045de:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a4a      	ldr	r2, [pc, #296]	@ (8004710 <HAL_CAN_MspInit+0x148>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d145      	bne.n	8004676 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80045ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004714 <HAL_CAN_MspInit+0x14c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3301      	adds	r3, #1
 80045f0:	4a48      	ldr	r2, [pc, #288]	@ (8004714 <HAL_CAN_MspInit+0x14c>)
 80045f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80045f4:	4b47      	ldr	r3, [pc, #284]	@ (8004714 <HAL_CAN_MspInit+0x14c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d10d      	bne.n	8004618 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80045fc:	2300      	movs	r3, #0
 80045fe:	61bb      	str	r3, [r7, #24]
 8004600:	4b45      	ldr	r3, [pc, #276]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 8004602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004604:	4a44      	ldr	r2, [pc, #272]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 8004606:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800460a:	6413      	str	r3, [r2, #64]	@ 0x40
 800460c:	4b42      	ldr	r3, [pc, #264]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 800460e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004614:	61bb      	str	r3, [r7, #24]
 8004616:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	4b3e      	ldr	r3, [pc, #248]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 800461e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004620:	4a3d      	ldr	r2, [pc, #244]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 8004622:	f043 0308 	orr.w	r3, r3, #8
 8004626:	6313      	str	r3, [r2, #48]	@ 0x30
 8004628:	4b3b      	ldr	r3, [pc, #236]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 800462a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462c:	f003 0308 	and.w	r3, r3, #8
 8004630:	617b      	str	r3, [r7, #20]
 8004632:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004634:	2303      	movs	r3, #3
 8004636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004638:	2302      	movs	r3, #2
 800463a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463c:	2300      	movs	r3, #0
 800463e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004640:	2303      	movs	r3, #3
 8004642:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004644:	2309      	movs	r3, #9
 8004646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004648:	f107 031c 	add.w	r3, r7, #28
 800464c:	4619      	mov	r1, r3
 800464e:	4833      	ldr	r0, [pc, #204]	@ (800471c <HAL_CAN_MspInit+0x154>)
 8004650:	f001 f984 	bl	800595c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004654:	2200      	movs	r2, #0
 8004656:	2100      	movs	r1, #0
 8004658:	2014      	movs	r0, #20
 800465a:	f001 f8b6 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800465e:	2014      	movs	r0, #20
 8004660:	f001 f8cf 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004664:	2200      	movs	r2, #0
 8004666:	2100      	movs	r1, #0
 8004668:	2015      	movs	r0, #21
 800466a:	f001 f8ae 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800466e:	2015      	movs	r0, #21
 8004670:	f001 f8c7 	bl	8005802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8004674:	e048      	b.n	8004708 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a29      	ldr	r2, [pc, #164]	@ (8004720 <HAL_CAN_MspInit+0x158>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d143      	bne.n	8004708 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004680:	2300      	movs	r3, #0
 8004682:	613b      	str	r3, [r7, #16]
 8004684:	4b24      	ldr	r3, [pc, #144]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 8004686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004688:	4a23      	ldr	r2, [pc, #140]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 800468a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800468e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004690:	4b21      	ldr	r3, [pc, #132]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 8004692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004694:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004698:	613b      	str	r3, [r7, #16]
 800469a:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800469c:	4b1d      	ldr	r3, [pc, #116]	@ (8004714 <HAL_CAN_MspInit+0x14c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3301      	adds	r3, #1
 80046a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004714 <HAL_CAN_MspInit+0x14c>)
 80046a4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80046a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004714 <HAL_CAN_MspInit+0x14c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d10d      	bne.n	80046ca <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	4b19      	ldr	r3, [pc, #100]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 80046b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b6:	4a18      	ldr	r2, [pc, #96]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 80046b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80046bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80046be:	4b16      	ldr	r3, [pc, #88]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ca:	2300      	movs	r3, #0
 80046cc:	60bb      	str	r3, [r7, #8]
 80046ce:	4b12      	ldr	r3, [pc, #72]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d2:	4a11      	ldr	r2, [pc, #68]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 80046d4:	f043 0302 	orr.w	r3, r3, #2
 80046d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80046da:	4b0f      	ldr	r3, [pc, #60]	@ (8004718 <HAL_CAN_MspInit+0x150>)
 80046dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	60bb      	str	r3, [r7, #8]
 80046e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80046e6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80046ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ec:	2302      	movs	r3, #2
 80046ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f0:	2300      	movs	r3, #0
 80046f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046f4:	2303      	movs	r3, #3
 80046f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80046f8:	2309      	movs	r3, #9
 80046fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046fc:	f107 031c 	add.w	r3, r7, #28
 8004700:	4619      	mov	r1, r3
 8004702:	4808      	ldr	r0, [pc, #32]	@ (8004724 <HAL_CAN_MspInit+0x15c>)
 8004704:	f001 f92a 	bl	800595c <HAL_GPIO_Init>
}
 8004708:	bf00      	nop
 800470a:	3730      	adds	r7, #48	@ 0x30
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40006400 	.word	0x40006400
 8004714:	20001a20 	.word	0x20001a20
 8004718:	40023800 	.word	0x40023800
 800471c:	40020c00 	.word	0x40020c00
 8004720:	40006800 	.word	0x40006800
 8004724:	40020400 	.word	0x40020400

08004728 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b08e      	sub	sp, #56	@ 0x38
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004730:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004734:	2200      	movs	r2, #0
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	605a      	str	r2, [r3, #4]
 800473a:	609a      	str	r2, [r3, #8]
 800473c:	60da      	str	r2, [r3, #12]
 800473e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a4c      	ldr	r2, [pc, #304]	@ (8004878 <HAL_I2C_MspInit+0x150>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d12d      	bne.n	80047a6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800474a:	2300      	movs	r3, #0
 800474c:	623b      	str	r3, [r7, #32]
 800474e:	4b4b      	ldr	r3, [pc, #300]	@ (800487c <HAL_I2C_MspInit+0x154>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	4a4a      	ldr	r2, [pc, #296]	@ (800487c <HAL_I2C_MspInit+0x154>)
 8004754:	f043 0302 	orr.w	r3, r3, #2
 8004758:	6313      	str	r3, [r2, #48]	@ 0x30
 800475a:	4b48      	ldr	r3, [pc, #288]	@ (800487c <HAL_I2C_MspInit+0x154>)
 800475c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	623b      	str	r3, [r7, #32]
 8004764:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004766:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800476c:	2312      	movs	r3, #18
 800476e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004770:	2300      	movs	r3, #0
 8004772:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004774:	2303      	movs	r3, #3
 8004776:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004778:	2304      	movs	r3, #4
 800477a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800477c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004780:	4619      	mov	r1, r3
 8004782:	483f      	ldr	r0, [pc, #252]	@ (8004880 <HAL_I2C_MspInit+0x158>)
 8004784:	f001 f8ea 	bl	800595c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004788:	2300      	movs	r3, #0
 800478a:	61fb      	str	r3, [r7, #28]
 800478c:	4b3b      	ldr	r3, [pc, #236]	@ (800487c <HAL_I2C_MspInit+0x154>)
 800478e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004790:	4a3a      	ldr	r2, [pc, #232]	@ (800487c <HAL_I2C_MspInit+0x154>)
 8004792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004796:	6413      	str	r3, [r2, #64]	@ 0x40
 8004798:	4b38      	ldr	r3, [pc, #224]	@ (800487c <HAL_I2C_MspInit+0x154>)
 800479a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047a0:	61fb      	str	r3, [r7, #28]
 80047a2:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80047a4:	e063      	b.n	800486e <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C2)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a36      	ldr	r2, [pc, #216]	@ (8004884 <HAL_I2C_MspInit+0x15c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d12c      	bne.n	800480a <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	4b31      	ldr	r3, [pc, #196]	@ (800487c <HAL_I2C_MspInit+0x154>)
 80047b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b8:	4a30      	ldr	r2, [pc, #192]	@ (800487c <HAL_I2C_MspInit+0x154>)
 80047ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047be:	6313      	str	r3, [r2, #48]	@ 0x30
 80047c0:	4b2e      	ldr	r3, [pc, #184]	@ (800487c <HAL_I2C_MspInit+0x154>)
 80047c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c8:	61bb      	str	r3, [r7, #24]
 80047ca:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80047cc:	2330      	movs	r3, #48	@ 0x30
 80047ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047d0:	2312      	movs	r3, #18
 80047d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d4:	2300      	movs	r3, #0
 80047d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047d8:	2303      	movs	r3, #3
 80047da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80047dc:	2304      	movs	r3, #4
 80047de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80047e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047e4:	4619      	mov	r1, r3
 80047e6:	4828      	ldr	r0, [pc, #160]	@ (8004888 <HAL_I2C_MspInit+0x160>)
 80047e8:	f001 f8b8 	bl	800595c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80047ec:	2300      	movs	r3, #0
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	4b22      	ldr	r3, [pc, #136]	@ (800487c <HAL_I2C_MspInit+0x154>)
 80047f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f4:	4a21      	ldr	r2, [pc, #132]	@ (800487c <HAL_I2C_MspInit+0x154>)
 80047f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80047fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80047fc:	4b1f      	ldr	r3, [pc, #124]	@ (800487c <HAL_I2C_MspInit+0x154>)
 80047fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004800:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	697b      	ldr	r3, [r7, #20]
}
 8004808:	e031      	b.n	800486e <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C3)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a1f      	ldr	r2, [pc, #124]	@ (800488c <HAL_I2C_MspInit+0x164>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d12c      	bne.n	800486e <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
 8004818:	4b18      	ldr	r3, [pc, #96]	@ (800487c <HAL_I2C_MspInit+0x154>)
 800481a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481c:	4a17      	ldr	r2, [pc, #92]	@ (800487c <HAL_I2C_MspInit+0x154>)
 800481e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004822:	6313      	str	r3, [r2, #48]	@ 0x30
 8004824:	4b15      	ldr	r3, [pc, #84]	@ (800487c <HAL_I2C_MspInit+0x154>)
 8004826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482c:	613b      	str	r3, [r7, #16]
 800482e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004830:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004834:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004836:	2312      	movs	r3, #18
 8004838:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483a:	2300      	movs	r3, #0
 800483c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800483e:	2303      	movs	r3, #3
 8004840:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004842:	2304      	movs	r3, #4
 8004844:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004846:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800484a:	4619      	mov	r1, r3
 800484c:	480e      	ldr	r0, [pc, #56]	@ (8004888 <HAL_I2C_MspInit+0x160>)
 800484e:	f001 f885 	bl	800595c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	4b09      	ldr	r3, [pc, #36]	@ (800487c <HAL_I2C_MspInit+0x154>)
 8004858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485a:	4a08      	ldr	r2, [pc, #32]	@ (800487c <HAL_I2C_MspInit+0x154>)
 800485c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004860:	6413      	str	r3, [r2, #64]	@ 0x40
 8004862:	4b06      	ldr	r3, [pc, #24]	@ (800487c <HAL_I2C_MspInit+0x154>)
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
}
 800486e:	bf00      	nop
 8004870:	3738      	adds	r7, #56	@ 0x38
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	40005400 	.word	0x40005400
 800487c:	40023800 	.word	0x40023800
 8004880:	40020400 	.word	0x40020400
 8004884:	40005800 	.word	0x40005800
 8004888:	40021c00 	.word	0x40021c00
 800488c:	40005c00 	.word	0x40005c00

08004890 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b090      	sub	sp, #64	@ 0x40
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004898:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	605a      	str	r2, [r3, #4]
 80048a2:	609a      	str	r2, [r3, #8]
 80048a4:	60da      	str	r2, [r3, #12]
 80048a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a6d      	ldr	r2, [pc, #436]	@ (8004a64 <HAL_SPI_MspInit+0x1d4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d12c      	bne.n	800490c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80048b2:	2300      	movs	r3, #0
 80048b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048b6:	4b6c      	ldr	r3, [pc, #432]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80048b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ba:	4a6b      	ldr	r2, [pc, #428]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80048bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80048c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80048c2:	4b69      	ldr	r3, [pc, #420]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80048c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ce:	2300      	movs	r3, #0
 80048d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d2:	4b65      	ldr	r3, [pc, #404]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	4a64      	ldr	r2, [pc, #400]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80048d8:	f043 0301 	orr.w	r3, r3, #1
 80048dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80048de:	4b62      	ldr	r3, [pc, #392]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80048e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80048ea:	23e0      	movs	r3, #224	@ 0xe0
 80048ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048ee:	2302      	movs	r3, #2
 80048f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048f6:	2303      	movs	r3, #3
 80048f8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80048fa:	2305      	movs	r3, #5
 80048fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004902:	4619      	mov	r1, r3
 8004904:	4859      	ldr	r0, [pc, #356]	@ (8004a6c <HAL_SPI_MspInit+0x1dc>)
 8004906:	f001 f829 	bl	800595c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 800490a:	e0a7      	b.n	8004a5c <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a57      	ldr	r2, [pc, #348]	@ (8004a70 <HAL_SPI_MspInit+0x1e0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d12c      	bne.n	8004970 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	623b      	str	r3, [r7, #32]
 800491a:	4b53      	ldr	r3, [pc, #332]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	4a52      	ldr	r2, [pc, #328]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004920:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004924:	6413      	str	r3, [r2, #64]	@ 0x40
 8004926:	4b50      	ldr	r3, [pc, #320]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800492e:	623b      	str	r3, [r7, #32]
 8004930:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
 8004936:	4b4c      	ldr	r3, [pc, #304]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493a:	4a4b      	ldr	r2, [pc, #300]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 800493c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004940:	6313      	str	r3, [r2, #48]	@ 0x30
 8004942:	4b49      	ldr	r3, [pc, #292]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800494a:	61fb      	str	r3, [r7, #28]
 800494c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800494e:	230e      	movs	r3, #14
 8004950:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004952:	2302      	movs	r3, #2
 8004954:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004956:	2300      	movs	r3, #0
 8004958:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800495a:	2303      	movs	r3, #3
 800495c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800495e:	2305      	movs	r3, #5
 8004960:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004962:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004966:	4619      	mov	r1, r3
 8004968:	4842      	ldr	r0, [pc, #264]	@ (8004a74 <HAL_SPI_MspInit+0x1e4>)
 800496a:	f000 fff7 	bl	800595c <HAL_GPIO_Init>
}
 800496e:	e075      	b.n	8004a5c <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a40      	ldr	r2, [pc, #256]	@ (8004a78 <HAL_SPI_MspInit+0x1e8>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d12d      	bne.n	80049d6 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800497a:	2300      	movs	r3, #0
 800497c:	61bb      	str	r3, [r7, #24]
 800497e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004982:	4a39      	ldr	r2, [pc, #228]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004988:	6413      	str	r3, [r2, #64]	@ 0x40
 800498a:	4b37      	ldr	r3, [pc, #220]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 800498c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004992:	61bb      	str	r3, [r7, #24]
 8004994:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004996:	2300      	movs	r3, #0
 8004998:	617b      	str	r3, [r7, #20]
 800499a:	4b33      	ldr	r3, [pc, #204]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 800499c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499e:	4a32      	ldr	r2, [pc, #200]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80049a0:	f043 0304 	orr.w	r3, r3, #4
 80049a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80049a6:	4b30      	ldr	r3, [pc, #192]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	617b      	str	r3, [r7, #20]
 80049b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80049b2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80049b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b8:	2302      	movs	r3, #2
 80049ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049bc:	2300      	movs	r3, #0
 80049be:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c0:	2303      	movs	r3, #3
 80049c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80049c4:	2306      	movs	r3, #6
 80049c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80049cc:	4619      	mov	r1, r3
 80049ce:	482b      	ldr	r0, [pc, #172]	@ (8004a7c <HAL_SPI_MspInit+0x1ec>)
 80049d0:	f000 ffc4 	bl	800595c <HAL_GPIO_Init>
}
 80049d4:	e042      	b.n	8004a5c <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a29      	ldr	r2, [pc, #164]	@ (8004a80 <HAL_SPI_MspInit+0x1f0>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d13d      	bne.n	8004a5c <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80049e0:	2300      	movs	r3, #0
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	4b20      	ldr	r3, [pc, #128]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80049e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80049ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80049f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 80049f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049f8:	613b      	str	r3, [r7, #16]
 80049fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80049fc:	2300      	movs	r3, #0
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	4b19      	ldr	r3, [pc, #100]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a04:	4a18      	ldr	r2, [pc, #96]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004a06:	f043 0310 	orr.w	r3, r3, #16
 8004a0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a0c:	4b16      	ldr	r3, [pc, #88]	@ (8004a68 <HAL_SPI_MspInit+0x1d8>)
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8004a18:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8004a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a1e:	2302      	movs	r3, #2
 8004a20:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a22:	2300      	movs	r3, #0
 8004a24:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a26:	2303      	movs	r3, #3
 8004a28:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004a2a:	2305      	movs	r3, #5
 8004a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a32:	4619      	mov	r1, r3
 8004a34:	4813      	ldr	r0, [pc, #76]	@ (8004a84 <HAL_SPI_MspInit+0x1f4>)
 8004a36:	f000 ff91 	bl	800595c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004a3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a40:	2302      	movs	r3, #2
 8004a42:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a44:	2301      	movs	r3, #1
 8004a46:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004a4c:	2305      	movs	r3, #5
 8004a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a54:	4619      	mov	r1, r3
 8004a56:	480b      	ldr	r0, [pc, #44]	@ (8004a84 <HAL_SPI_MspInit+0x1f4>)
 8004a58:	f000 ff80 	bl	800595c <HAL_GPIO_Init>
}
 8004a5c:	bf00      	nop
 8004a5e:	3740      	adds	r7, #64	@ 0x40
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40013000 	.word	0x40013000
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	40020000 	.word	0x40020000
 8004a70:	40003800 	.word	0x40003800
 8004a74:	40022000 	.word	0x40022000
 8004a78:	40003c00 	.word	0x40003c00
 8004a7c:	40020800 	.word	0x40020800
 8004a80:	40013400 	.word	0x40013400
 8004a84:	40021000 	.word	0x40021000

08004a88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b090      	sub	sp, #64	@ 0x40
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	605a      	str	r2, [r3, #4]
 8004a9a:	609a      	str	r2, [r3, #8]
 8004a9c:	60da      	str	r2, [r3, #12]
 8004a9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a74      	ldr	r2, [pc, #464]	@ (8004c78 <HAL_UART_MspInit+0x1f0>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d134      	bne.n	8004b14 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004aaa:	2300      	movs	r3, #0
 8004aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aae:	4b73      	ldr	r3, [pc, #460]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab2:	4a72      	ldr	r2, [pc, #456]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004ab4:	f043 0310 	orr.w	r3, r3, #16
 8004ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004aba:	4b70      	ldr	r3, [pc, #448]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	f003 0310 	and.w	r3, r3, #16
 8004ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aca:	4b6c      	ldr	r3, [pc, #432]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ace:	4a6b      	ldr	r2, [pc, #428]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004ad0:	f043 0302 	orr.w	r3, r3, #2
 8004ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ad6:	4b69      	ldr	r3, [pc, #420]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ae2:	23c0      	movs	r3, #192	@ 0xc0
 8004ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aea:	2300      	movs	r3, #0
 8004aec:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aee:	2303      	movs	r3, #3
 8004af0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004af2:	2307      	movs	r3, #7
 8004af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004af6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004afa:	4619      	mov	r1, r3
 8004afc:	4860      	ldr	r0, [pc, #384]	@ (8004c80 <HAL_UART_MspInit+0x1f8>)
 8004afe:	f000 ff2d 	bl	800595c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b02:	2200      	movs	r2, #0
 8004b04:	2100      	movs	r1, #0
 8004b06:	2025      	movs	r0, #37	@ 0x25
 8004b08:	f000 fe5f 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b0c:	2025      	movs	r0, #37	@ 0x25
 8004b0e:	f000 fe78 	bl	8005802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004b12:	e0ad      	b.n	8004c70 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a5a      	ldr	r2, [pc, #360]	@ (8004c84 <HAL_UART_MspInit+0x1fc>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d134      	bne.n	8004b88 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b1e:	2300      	movs	r3, #0
 8004b20:	623b      	str	r3, [r7, #32]
 8004b22:	4b56      	ldr	r3, [pc, #344]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	4a55      	ldr	r2, [pc, #340]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b2e:	4b53      	ldr	r3, [pc, #332]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b36:	623b      	str	r3, [r7, #32]
 8004b38:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61fb      	str	r3, [r7, #28]
 8004b3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b42:	4a4e      	ldr	r2, [pc, #312]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b44:	f043 0301 	orr.w	r3, r3, #1
 8004b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b4a:	4b4c      	ldr	r3, [pc, #304]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	61fb      	str	r3, [r7, #28]
 8004b54:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b56:	230c      	movs	r3, #12
 8004b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b62:	2303      	movs	r3, #3
 8004b64:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b66:	2307      	movs	r3, #7
 8004b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4845      	ldr	r0, [pc, #276]	@ (8004c88 <HAL_UART_MspInit+0x200>)
 8004b72:	f000 fef3 	bl	800595c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004b76:	2200      	movs	r2, #0
 8004b78:	2100      	movs	r1, #0
 8004b7a:	2026      	movs	r0, #38	@ 0x26
 8004b7c:	f000 fe25 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004b80:	2026      	movs	r0, #38	@ 0x26
 8004b82:	f000 fe3e 	bl	8005802 <HAL_NVIC_EnableIRQ>
}
 8004b86:	e073      	b.n	8004c70 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART3)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c8c <HAL_UART_MspInit+0x204>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d135      	bne.n	8004bfe <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b92:	2300      	movs	r3, #0
 8004b94:	61bb      	str	r3, [r7, #24]
 8004b96:	4b39      	ldr	r3, [pc, #228]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	4a38      	ldr	r2, [pc, #224]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004b9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ba2:	4b36      	ldr	r3, [pc, #216]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004baa:	61bb      	str	r3, [r7, #24]
 8004bac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	617b      	str	r3, [r7, #20]
 8004bb2:	4b32      	ldr	r3, [pc, #200]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb6:	4a31      	ldr	r2, [pc, #196]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004bb8:	f043 0308 	orr.w	r3, r3, #8
 8004bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004bca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004bdc:	2307      	movs	r3, #7
 8004bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004be0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004be4:	4619      	mov	r1, r3
 8004be6:	482a      	ldr	r0, [pc, #168]	@ (8004c90 <HAL_UART_MspInit+0x208>)
 8004be8:	f000 feb8 	bl	800595c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004bec:	2200      	movs	r2, #0
 8004bee:	2100      	movs	r1, #0
 8004bf0:	2027      	movs	r0, #39	@ 0x27
 8004bf2:	f000 fdea 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004bf6:	2027      	movs	r0, #39	@ 0x27
 8004bf8:	f000 fe03 	bl	8005802 <HAL_NVIC_EnableIRQ>
}
 8004bfc:	e038      	b.n	8004c70 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART6)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a24      	ldr	r2, [pc, #144]	@ (8004c94 <HAL_UART_MspInit+0x20c>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d133      	bne.n	8004c70 <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004c08:	2300      	movs	r3, #0
 8004c0a:	613b      	str	r3, [r7, #16]
 8004c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c10:	4a1a      	ldr	r2, [pc, #104]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004c12:	f043 0320 	orr.w	r3, r3, #32
 8004c16:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c18:	4b18      	ldr	r3, [pc, #96]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	613b      	str	r3, [r7, #16]
 8004c22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c24:	2300      	movs	r3, #0
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	4b14      	ldr	r3, [pc, #80]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2c:	4a13      	ldr	r2, [pc, #76]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004c2e:	f043 0304 	orr.w	r3, r3, #4
 8004c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c34:	4b11      	ldr	r3, [pc, #68]	@ (8004c7c <HAL_UART_MspInit+0x1f4>)
 8004c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c40:	23c0      	movs	r3, #192	@ 0xc0
 8004c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c44:	2302      	movs	r3, #2
 8004c46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004c50:	2308      	movs	r3, #8
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c58:	4619      	mov	r1, r3
 8004c5a:	480f      	ldr	r0, [pc, #60]	@ (8004c98 <HAL_UART_MspInit+0x210>)
 8004c5c:	f000 fe7e 	bl	800595c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004c60:	2200      	movs	r2, #0
 8004c62:	2100      	movs	r1, #0
 8004c64:	2047      	movs	r0, #71	@ 0x47
 8004c66:	f000 fdb0 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004c6a:	2047      	movs	r0, #71	@ 0x47
 8004c6c:	f000 fdc9 	bl	8005802 <HAL_NVIC_EnableIRQ>
}
 8004c70:	bf00      	nop
 8004c72:	3740      	adds	r7, #64	@ 0x40
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40011000 	.word	0x40011000
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	40020400 	.word	0x40020400
 8004c84:	40004400 	.word	0x40004400
 8004c88:	40020000 	.word	0x40020000
 8004c8c:	40004800 	.word	0x40004800
 8004c90:	40020c00 	.word	0x40020c00
 8004c94:	40011400 	.word	0x40011400
 8004c98:	40020800 	.word	0x40020800

08004c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004ca0:	bf00      	nop
 8004ca2:	e7fd      	b.n	8004ca0 <NMI_Handler+0x4>

08004ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ca8:	bf00      	nop
 8004caa:	e7fd      	b.n	8004ca8 <HardFault_Handler+0x4>

08004cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cb0:	bf00      	nop
 8004cb2:	e7fd      	b.n	8004cb0 <MemManage_Handler+0x4>

08004cb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cb8:	bf00      	nop
 8004cba:	e7fd      	b.n	8004cb8 <BusFault_Handler+0x4>

08004cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cc0:	bf00      	nop
 8004cc2:	e7fd      	b.n	8004cc0 <UsageFault_Handler+0x4>

08004cc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004cc8:	bf00      	nop
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cd6:	bf00      	nop
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004cf2:	f000 f917 	bl	8004f24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004cf6:	bf00      	nop
 8004cf8:	bd80      	pop	{r7, pc}
	...

08004cfc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d00:	4802      	ldr	r0, [pc, #8]	@ (8004d0c <CAN1_RX0_IRQHandler+0x10>)
 8004d02:	f000 fa4e 	bl	80051a2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20001654 	.word	0x20001654

08004d10 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d14:	4802      	ldr	r0, [pc, #8]	@ (8004d20 <CAN1_RX1_IRQHandler+0x10>)
 8004d16:	f000 fa44 	bl	80051a2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004d1a:	bf00      	nop
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	20001654 	.word	0x20001654

08004d24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d28:	4802      	ldr	r0, [pc, #8]	@ (8004d34 <USART1_IRQHandler+0x10>)
 8004d2a:	f003 fa07 	bl	800813c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20001900 	.word	0x20001900

08004d38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004d3c:	4802      	ldr	r0, [pc, #8]	@ (8004d48 <USART2_IRQHandler+0x10>)
 8004d3e:	f003 f9fd 	bl	800813c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20001948 	.word	0x20001948

08004d4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004d50:	4802      	ldr	r0, [pc, #8]	@ (8004d5c <USART3_IRQHandler+0x10>)
 8004d52:	f003 f9f3 	bl	800813c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	20001990 	.word	0x20001990

08004d60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_01_Pin);
 8004d64:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004d68:	f000 ffd8 	bl	8005d1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_02_Pin);
 8004d6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004d70:	f000 ffd4 	bl	8005d1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_03_Pin);
 8004d74:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004d78:	f000 ffd0 	bl	8005d1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_04_Pin);
 8004d7c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004d80:	f000 ffcc 	bl	8005d1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004d84:	bf00      	nop
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004d8c:	4802      	ldr	r0, [pc, #8]	@ (8004d98 <USART6_IRQHandler+0x10>)
 8004d8e:	f003 f9d5 	bl	800813c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	200019d8 	.word	0x200019d8

08004d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004da4:	4a14      	ldr	r2, [pc, #80]	@ (8004df8 <_sbrk+0x5c>)
 8004da6:	4b15      	ldr	r3, [pc, #84]	@ (8004dfc <_sbrk+0x60>)
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004db0:	4b13      	ldr	r3, [pc, #76]	@ (8004e00 <_sbrk+0x64>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d102      	bne.n	8004dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004db8:	4b11      	ldr	r3, [pc, #68]	@ (8004e00 <_sbrk+0x64>)
 8004dba:	4a12      	ldr	r2, [pc, #72]	@ (8004e04 <_sbrk+0x68>)
 8004dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dbe:	4b10      	ldr	r3, [pc, #64]	@ (8004e00 <_sbrk+0x64>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d207      	bcs.n	8004ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dcc:	f004 fab2 	bl	8009334 <__errno>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	220c      	movs	r2, #12
 8004dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dda:	e009      	b.n	8004df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ddc:	4b08      	ldr	r3, [pc, #32]	@ (8004e00 <_sbrk+0x64>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004de2:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <_sbrk+0x64>)
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4413      	add	r3, r2
 8004dea:	4a05      	ldr	r2, [pc, #20]	@ (8004e00 <_sbrk+0x64>)
 8004dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dee:	68fb      	ldr	r3, [r7, #12]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3718      	adds	r7, #24
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	20030000 	.word	0x20030000
 8004dfc:	00000400 	.word	0x00000400
 8004e00:	20001a24 	.word	0x20001a24
 8004e04:	20001b88 	.word	0x20001b88

08004e08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e0c:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <SystemInit+0x20>)
 8004e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e12:	4a05      	ldr	r2, [pc, #20]	@ (8004e28 <SystemInit+0x20>)
 8004e14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e1c:	bf00      	nop
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	e000ed00 	.word	0xe000ed00

08004e2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004e2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e30:	f7ff ffea 	bl	8004e08 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e34:	480c      	ldr	r0, [pc, #48]	@ (8004e68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004e36:	490d      	ldr	r1, [pc, #52]	@ (8004e6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004e38:	4a0d      	ldr	r2, [pc, #52]	@ (8004e70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e3c:	e002      	b.n	8004e44 <LoopCopyDataInit>

08004e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e42:	3304      	adds	r3, #4

08004e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e48:	d3f9      	bcc.n	8004e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8004e78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e50:	e001      	b.n	8004e56 <LoopFillZerobss>

08004e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e54:	3204      	adds	r2, #4

08004e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e58:	d3fb      	bcc.n	8004e52 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004e5a:	f004 fa71 	bl	8009340 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e5e:	f7fe fd61 	bl	8003924 <main>
  bx  lr    
 8004e62:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004e64:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e6c:	20000bb8 	.word	0x20000bb8
  ldr r2, =_sidata
 8004e70:	0800af98 	.word	0x0800af98
  ldr r2, =_sbss
 8004e74:	20000bb8 	.word	0x20000bb8
  ldr r4, =_ebss
 8004e78:	20001b88 	.word	0x20001b88

08004e7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e7c:	e7fe      	b.n	8004e7c <ADC_IRQHandler>
	...

08004e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e84:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec0 <HAL_Init+0x40>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a0d      	ldr	r2, [pc, #52]	@ (8004ec0 <HAL_Init+0x40>)
 8004e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e90:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec0 <HAL_Init+0x40>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a0a      	ldr	r2, [pc, #40]	@ (8004ec0 <HAL_Init+0x40>)
 8004e96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e9c:	4b08      	ldr	r3, [pc, #32]	@ (8004ec0 <HAL_Init+0x40>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a07      	ldr	r2, [pc, #28]	@ (8004ec0 <HAL_Init+0x40>)
 8004ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ea6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ea8:	2003      	movs	r0, #3
 8004eaa:	f000 fc83 	bl	80057b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004eae:	200f      	movs	r0, #15
 8004eb0:	f000 f808 	bl	8004ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004eb4:	f7ff fb60 	bl	8004578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	40023c00 	.word	0x40023c00

08004ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ecc:	4b12      	ldr	r3, [pc, #72]	@ (8004f18 <HAL_InitTick+0x54>)
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	4b12      	ldr	r3, [pc, #72]	@ (8004f1c <HAL_InitTick+0x58>)
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004eda:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 fc9b 	bl	800581e <HAL_SYSTICK_Config>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e00e      	b.n	8004f10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b0f      	cmp	r3, #15
 8004ef6:	d80a      	bhi.n	8004f0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ef8:	2200      	movs	r2, #0
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	f04f 30ff 	mov.w	r0, #4294967295
 8004f00:	f000 fc63 	bl	80057ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f04:	4a06      	ldr	r2, [pc, #24]	@ (8004f20 <HAL_InitTick+0x5c>)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	e000      	b.n	8004f10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	20000b48 	.word	0x20000b48
 8004f1c:	20000b50 	.word	0x20000b50
 8004f20:	20000b4c 	.word	0x20000b4c

08004f24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f28:	4b06      	ldr	r3, [pc, #24]	@ (8004f44 <HAL_IncTick+0x20>)
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4b06      	ldr	r3, [pc, #24]	@ (8004f48 <HAL_IncTick+0x24>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4413      	add	r3, r2
 8004f34:	4a04      	ldr	r2, [pc, #16]	@ (8004f48 <HAL_IncTick+0x24>)
 8004f36:	6013      	str	r3, [r2, #0]
}
 8004f38:	bf00      	nop
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	20000b50 	.word	0x20000b50
 8004f48:	20001a28 	.word	0x20001a28

08004f4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f50:	4b03      	ldr	r3, [pc, #12]	@ (8004f60 <HAL_GetTick+0x14>)
 8004f52:	681b      	ldr	r3, [r3, #0]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	20001a28 	.word	0x20001a28

08004f64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f6c:	f7ff ffee 	bl	8004f4c <HAL_GetTick>
 8004f70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d005      	beq.n	8004f8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <HAL_Delay+0x44>)
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	461a      	mov	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4413      	add	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f8a:	bf00      	nop
 8004f8c:	f7ff ffde 	bl	8004f4c <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d8f7      	bhi.n	8004f8c <HAL_Delay+0x28>
  {
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	bf00      	nop
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000b50 	.word	0x20000b50

08004fac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e0ed      	b.n	800519a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7ff fafc 	bl	80045c8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fe0:	f7ff ffb4 	bl	8004f4c <HAL_GetTick>
 8004fe4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004fe6:	e012      	b.n	800500e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004fe8:	f7ff ffb0 	bl	8004f4c <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b0a      	cmp	r3, #10
 8004ff4:	d90b      	bls.n	800500e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2205      	movs	r2, #5
 8005006:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e0c5      	b.n	800519a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f003 0301 	and.w	r3, r3, #1
 8005018:	2b00      	cmp	r3, #0
 800501a:	d0e5      	beq.n	8004fe8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 0202 	bic.w	r2, r2, #2
 800502a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800502c:	f7ff ff8e 	bl	8004f4c <HAL_GetTick>
 8005030:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005032:	e012      	b.n	800505a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005034:	f7ff ff8a 	bl	8004f4c <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b0a      	cmp	r3, #10
 8005040:	d90b      	bls.n	800505a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005046:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2205      	movs	r2, #5
 8005052:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e09f      	b.n	800519a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1e5      	bne.n	8005034 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	7e1b      	ldrb	r3, [r3, #24]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d108      	bne.n	8005082 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	e007      	b.n	8005092 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005090:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	7e5b      	ldrb	r3, [r3, #25]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d108      	bne.n	80050ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	e007      	b.n	80050bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	7e9b      	ldrb	r3, [r3, #26]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d108      	bne.n	80050d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0220 	orr.w	r2, r2, #32
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	e007      	b.n	80050e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 0220 	bic.w	r2, r2, #32
 80050e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	7edb      	ldrb	r3, [r3, #27]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d108      	bne.n	8005100 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0210 	bic.w	r2, r2, #16
 80050fc:	601a      	str	r2, [r3, #0]
 80050fe:	e007      	b.n	8005110 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0210 	orr.w	r2, r2, #16
 800510e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	7f1b      	ldrb	r3, [r3, #28]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d108      	bne.n	800512a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 0208 	orr.w	r2, r2, #8
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	e007      	b.n	800513a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0208 	bic.w	r2, r2, #8
 8005138:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	7f5b      	ldrb	r3, [r3, #29]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d108      	bne.n	8005154 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f042 0204 	orr.w	r2, r2, #4
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	e007      	b.n	8005164 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f022 0204 	bic.w	r2, r2, #4
 8005162:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	431a      	orrs	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	431a      	orrs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	ea42 0103 	orr.w	r1, r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	1e5a      	subs	r2, r3, #1
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b08a      	sub	sp, #40	@ 0x28
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d07c      	beq.n	80052e2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d023      	beq.n	800523a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2201      	movs	r2, #1
 80051f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 f983 	bl	8005510 <HAL_CAN_TxMailbox0CompleteCallback>
 800520a:	e016      	b.n	800523a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	2b00      	cmp	r3, #0
 8005214:	d004      	beq.n	8005220 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800521c:	627b      	str	r3, [r7, #36]	@ 0x24
 800521e:	e00c      	b.n	800523a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	f003 0308 	and.w	r3, r3, #8
 8005226:	2b00      	cmp	r3, #0
 8005228:	d004      	beq.n	8005234 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
 8005232:	e002      	b.n	800523a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f989 	bl	800554c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005240:	2b00      	cmp	r3, #0
 8005242:	d024      	beq.n	800528e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800524c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f963 	bl	8005524 <HAL_CAN_TxMailbox1CompleteCallback>
 800525e:	e016      	b.n	800528e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005266:	2b00      	cmp	r3, #0
 8005268:	d004      	beq.n	8005274 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800526a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
 8005272:	e00c      	b.n	800528e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800527a:	2b00      	cmp	r3, #0
 800527c:	d004      	beq.n	8005288 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800527e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005284:	627b      	str	r3, [r7, #36]	@ 0x24
 8005286:	e002      	b.n	800528e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 f969 	bl	8005560 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d024      	beq.n	80052e2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80052a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 f943 	bl	8005538 <HAL_CAN_TxMailbox2CompleteCallback>
 80052b2:	e016      	b.n	80052e2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d004      	beq.n	80052c8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80052c6:	e00c      	b.n	80052e2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d004      	beq.n	80052dc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80052d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052da:	e002      	b.n	80052e2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f949 	bl	8005574 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80052e2:	6a3b      	ldr	r3, [r7, #32]
 80052e4:	f003 0308 	and.w	r3, r3, #8
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00c      	beq.n	8005306 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	f003 0310 	and.w	r3, r3, #16
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d007      	beq.n	8005306 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80052f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052fc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2210      	movs	r2, #16
 8005304:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00b      	beq.n	8005328 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d006      	beq.n	8005328 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2208      	movs	r2, #8
 8005320:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f93a 	bl	800559c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d009      	beq.n	8005346 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0303 	and.w	r3, r3, #3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d002      	beq.n	8005346 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f921 	bl	8005588 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005346:	6a3b      	ldr	r3, [r7, #32]
 8005348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00c      	beq.n	800536a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f003 0310 	and.w	r3, r3, #16
 8005356:	2b00      	cmp	r3, #0
 8005358:	d007      	beq.n	800536a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005360:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2210      	movs	r2, #16
 8005368:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	f003 0320 	and.w	r3, r3, #32
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00b      	beq.n	800538c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	f003 0308 	and.w	r3, r3, #8
 800537a:	2b00      	cmp	r3, #0
 800537c:	d006      	beq.n	800538c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2208      	movs	r2, #8
 8005384:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f91c 	bl	80055c4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	d009      	beq.n	80053aa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	f003 0303 	and.w	r3, r3, #3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d002      	beq.n	80053aa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 f903 	bl	80055b0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80053aa:	6a3b      	ldr	r3, [r7, #32]
 80053ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00b      	beq.n	80053cc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f003 0310 	and.w	r3, r3, #16
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d006      	beq.n	80053cc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2210      	movs	r2, #16
 80053c4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f906 	bl	80055d8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80053cc:	6a3b      	ldr	r3, [r7, #32]
 80053ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00b      	beq.n	80053ee <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	f003 0308 	and.w	r3, r3, #8
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d006      	beq.n	80053ee <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2208      	movs	r2, #8
 80053e6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f8ff 	bl	80055ec <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80053ee:	6a3b      	ldr	r3, [r7, #32]
 80053f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d07b      	beq.n	80054f0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	f003 0304 	and.w	r3, r3, #4
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d072      	beq.n	80054e8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005408:	2b00      	cmp	r3, #0
 800540a:	d008      	beq.n	800541e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005418:	f043 0301 	orr.w	r3, r3, #1
 800541c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005424:	2b00      	cmp	r3, #0
 8005426:	d008      	beq.n	800543a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005434:	f043 0302 	orr.w	r3, r3, #2
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005440:	2b00      	cmp	r3, #0
 8005442:	d008      	beq.n	8005456 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	f043 0304 	orr.w	r3, r3, #4
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800545c:	2b00      	cmp	r3, #0
 800545e:	d043      	beq.n	80054e8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005466:	2b00      	cmp	r3, #0
 8005468:	d03e      	beq.n	80054e8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005470:	2b60      	cmp	r3, #96	@ 0x60
 8005472:	d02b      	beq.n	80054cc <HAL_CAN_IRQHandler+0x32a>
 8005474:	2b60      	cmp	r3, #96	@ 0x60
 8005476:	d82e      	bhi.n	80054d6 <HAL_CAN_IRQHandler+0x334>
 8005478:	2b50      	cmp	r3, #80	@ 0x50
 800547a:	d022      	beq.n	80054c2 <HAL_CAN_IRQHandler+0x320>
 800547c:	2b50      	cmp	r3, #80	@ 0x50
 800547e:	d82a      	bhi.n	80054d6 <HAL_CAN_IRQHandler+0x334>
 8005480:	2b40      	cmp	r3, #64	@ 0x40
 8005482:	d019      	beq.n	80054b8 <HAL_CAN_IRQHandler+0x316>
 8005484:	2b40      	cmp	r3, #64	@ 0x40
 8005486:	d826      	bhi.n	80054d6 <HAL_CAN_IRQHandler+0x334>
 8005488:	2b30      	cmp	r3, #48	@ 0x30
 800548a:	d010      	beq.n	80054ae <HAL_CAN_IRQHandler+0x30c>
 800548c:	2b30      	cmp	r3, #48	@ 0x30
 800548e:	d822      	bhi.n	80054d6 <HAL_CAN_IRQHandler+0x334>
 8005490:	2b10      	cmp	r3, #16
 8005492:	d002      	beq.n	800549a <HAL_CAN_IRQHandler+0x2f8>
 8005494:	2b20      	cmp	r3, #32
 8005496:	d005      	beq.n	80054a4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005498:	e01d      	b.n	80054d6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	f043 0308 	orr.w	r3, r3, #8
 80054a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80054a2:	e019      	b.n	80054d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	f043 0310 	orr.w	r3, r3, #16
 80054aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80054ac:	e014      	b.n	80054d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	f043 0320 	orr.w	r3, r3, #32
 80054b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80054b6:	e00f      	b.n	80054d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80054b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80054c0:	e00a      	b.n	80054d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80054ca:	e005      	b.n	80054d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80054d4:	e000      	b.n	80054d8 <HAL_CAN_IRQHandler+0x336>
            break;
 80054d6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	699a      	ldr	r2, [r3, #24]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80054e6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2204      	movs	r2, #4
 80054ee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d008      	beq.n	8005508 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f87c 	bl	8005600 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005508:	bf00      	nop
 800550a:	3728      	adds	r7, #40	@ 0x28
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800552c:	bf00      	nop
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80055b8:	bf00      	nop
 80055ba:	370c      	adds	r7, #12
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f003 0307 	and.w	r3, r3, #7
 8005622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005624:	4b0c      	ldr	r3, [pc, #48]	@ (8005658 <__NVIC_SetPriorityGrouping+0x44>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005630:	4013      	ands	r3, r2
 8005632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800563c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005640:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005646:	4a04      	ldr	r2, [pc, #16]	@ (8005658 <__NVIC_SetPriorityGrouping+0x44>)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	60d3      	str	r3, [r2, #12]
}
 800564c:	bf00      	nop
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	e000ed00 	.word	0xe000ed00

0800565c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800565c:	b480      	push	{r7}
 800565e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005660:	4b04      	ldr	r3, [pc, #16]	@ (8005674 <__NVIC_GetPriorityGrouping+0x18>)
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	0a1b      	lsrs	r3, r3, #8
 8005666:	f003 0307 	and.w	r3, r3, #7
}
 800566a:	4618      	mov	r0, r3
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	e000ed00 	.word	0xe000ed00

08005678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005686:	2b00      	cmp	r3, #0
 8005688:	db0b      	blt.n	80056a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	f003 021f 	and.w	r2, r3, #31
 8005690:	4907      	ldr	r1, [pc, #28]	@ (80056b0 <__NVIC_EnableIRQ+0x38>)
 8005692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005696:	095b      	lsrs	r3, r3, #5
 8005698:	2001      	movs	r0, #1
 800569a:	fa00 f202 	lsl.w	r2, r0, r2
 800569e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	e000e100 	.word	0xe000e100

080056b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	4603      	mov	r3, r0
 80056bc:	6039      	str	r1, [r7, #0]
 80056be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	db0a      	blt.n	80056de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	490c      	ldr	r1, [pc, #48]	@ (8005700 <__NVIC_SetPriority+0x4c>)
 80056ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d2:	0112      	lsls	r2, r2, #4
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	440b      	add	r3, r1
 80056d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056dc:	e00a      	b.n	80056f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	4908      	ldr	r1, [pc, #32]	@ (8005704 <__NVIC_SetPriority+0x50>)
 80056e4:	79fb      	ldrb	r3, [r7, #7]
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	3b04      	subs	r3, #4
 80056ec:	0112      	lsls	r2, r2, #4
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	440b      	add	r3, r1
 80056f2:	761a      	strb	r2, [r3, #24]
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	e000e100 	.word	0xe000e100
 8005704:	e000ed00 	.word	0xe000ed00

08005708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005708:	b480      	push	{r7}
 800570a:	b089      	sub	sp, #36	@ 0x24
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f003 0307 	and.w	r3, r3, #7
 800571a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f1c3 0307 	rsb	r3, r3, #7
 8005722:	2b04      	cmp	r3, #4
 8005724:	bf28      	it	cs
 8005726:	2304      	movcs	r3, #4
 8005728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	3304      	adds	r3, #4
 800572e:	2b06      	cmp	r3, #6
 8005730:	d902      	bls.n	8005738 <NVIC_EncodePriority+0x30>
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	3b03      	subs	r3, #3
 8005736:	e000      	b.n	800573a <NVIC_EncodePriority+0x32>
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800573c:	f04f 32ff 	mov.w	r2, #4294967295
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	43da      	mvns	r2, r3
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	401a      	ands	r2, r3
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005750:	f04f 31ff 	mov.w	r1, #4294967295
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	fa01 f303 	lsl.w	r3, r1, r3
 800575a:	43d9      	mvns	r1, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005760:	4313      	orrs	r3, r2
         );
}
 8005762:	4618      	mov	r0, r3
 8005764:	3724      	adds	r7, #36	@ 0x24
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
	...

08005770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3b01      	subs	r3, #1
 800577c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005780:	d301      	bcc.n	8005786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005782:	2301      	movs	r3, #1
 8005784:	e00f      	b.n	80057a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005786:	4a0a      	ldr	r2, [pc, #40]	@ (80057b0 <SysTick_Config+0x40>)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3b01      	subs	r3, #1
 800578c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800578e:	210f      	movs	r1, #15
 8005790:	f04f 30ff 	mov.w	r0, #4294967295
 8005794:	f7ff ff8e 	bl	80056b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005798:	4b05      	ldr	r3, [pc, #20]	@ (80057b0 <SysTick_Config+0x40>)
 800579a:	2200      	movs	r2, #0
 800579c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800579e:	4b04      	ldr	r3, [pc, #16]	@ (80057b0 <SysTick_Config+0x40>)
 80057a0:	2207      	movs	r2, #7
 80057a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	e000e010 	.word	0xe000e010

080057b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7ff ff29 	bl	8005614 <__NVIC_SetPriorityGrouping>
}
 80057c2:	bf00      	nop
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b086      	sub	sp, #24
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	4603      	mov	r3, r0
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
 80057d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057d8:	2300      	movs	r3, #0
 80057da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057dc:	f7ff ff3e 	bl	800565c <__NVIC_GetPriorityGrouping>
 80057e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	6978      	ldr	r0, [r7, #20]
 80057e8:	f7ff ff8e 	bl	8005708 <NVIC_EncodePriority>
 80057ec:	4602      	mov	r2, r0
 80057ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057f2:	4611      	mov	r1, r2
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7ff ff5d 	bl	80056b4 <__NVIC_SetPriority>
}
 80057fa:	bf00      	nop
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	4603      	mov	r3, r0
 800580a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800580c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff ff31 	bl	8005678 <__NVIC_EnableIRQ>
}
 8005816:	bf00      	nop
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b082      	sub	sp, #8
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7ff ffa2 	bl	8005770 <SysTick_Config>
 800582c:	4603      	mov	r3, r0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3708      	adds	r7, #8
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005842:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005844:	f7ff fb82 	bl	8004f4c <HAL_GetTick>
 8005848:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b02      	cmp	r3, #2
 8005854:	d008      	beq.n	8005868 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2280      	movs	r2, #128	@ 0x80
 800585a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e052      	b.n	800590e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f022 0216 	bic.w	r2, r2, #22
 8005876:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	695a      	ldr	r2, [r3, #20]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005886:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d103      	bne.n	8005898 <HAL_DMA_Abort+0x62>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005894:	2b00      	cmp	r3, #0
 8005896:	d007      	beq.n	80058a8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0208 	bic.w	r2, r2, #8
 80058a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 0201 	bic.w	r2, r2, #1
 80058b6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80058b8:	e013      	b.n	80058e2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80058ba:	f7ff fb47 	bl	8004f4c <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	2b05      	cmp	r3, #5
 80058c6:	d90c      	bls.n	80058e2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2220      	movs	r2, #32
 80058cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2203      	movs	r2, #3
 80058d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e015      	b.n	800590e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0301 	and.w	r3, r3, #1
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1e4      	bne.n	80058ba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058f4:	223f      	movs	r2, #63	@ 0x3f
 80058f6:	409a      	lsls	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005916:	b480      	push	{r7}
 8005918:	b083      	sub	sp, #12
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b02      	cmp	r3, #2
 8005928:	d004      	beq.n	8005934 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2280      	movs	r2, #128	@ 0x80
 800592e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e00c      	b.n	800594e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2205      	movs	r2, #5
 8005938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0201 	bic.w	r2, r2, #1
 800594a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	370c      	adds	r7, #12
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
	...

0800595c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800595c:	b480      	push	{r7}
 800595e:	b089      	sub	sp, #36	@ 0x24
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005966:	2300      	movs	r3, #0
 8005968:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800596a:	2300      	movs	r3, #0
 800596c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800596e:	2300      	movs	r3, #0
 8005970:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005972:	2300      	movs	r3, #0
 8005974:	61fb      	str	r3, [r7, #28]
 8005976:	e177      	b.n	8005c68 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005978:	2201      	movs	r2, #1
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	4013      	ands	r3, r2
 800598a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	429a      	cmp	r2, r3
 8005992:	f040 8166 	bne.w	8005c62 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f003 0303 	and.w	r3, r3, #3
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d005      	beq.n	80059ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d130      	bne.n	8005a10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	2203      	movs	r2, #3
 80059ba:	fa02 f303 	lsl.w	r3, r2, r3
 80059be:	43db      	mvns	r3, r3
 80059c0:	69ba      	ldr	r2, [r7, #24]
 80059c2:	4013      	ands	r3, r2
 80059c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	005b      	lsls	r3, r3, #1
 80059ce:	fa02 f303 	lsl.w	r3, r2, r3
 80059d2:	69ba      	ldr	r2, [r7, #24]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059e4:	2201      	movs	r2, #1
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ec:	43db      	mvns	r3, r3
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	4013      	ands	r3, r2
 80059f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	091b      	lsrs	r3, r3, #4
 80059fa:	f003 0201 	and.w	r2, r3, #1
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	fa02 f303 	lsl.w	r3, r2, r3
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	2b03      	cmp	r3, #3
 8005a1a:	d017      	beq.n	8005a4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	2203      	movs	r2, #3
 8005a28:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2c:	43db      	mvns	r3, r3
 8005a2e:	69ba      	ldr	r2, [r7, #24]
 8005a30:	4013      	ands	r3, r2
 8005a32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689a      	ldr	r2, [r3, #8]
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	005b      	lsls	r3, r3, #1
 8005a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a40:	69ba      	ldr	r2, [r7, #24]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f003 0303 	and.w	r3, r3, #3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d123      	bne.n	8005aa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	08da      	lsrs	r2, r3, #3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	3208      	adds	r2, #8
 8005a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	f003 0307 	and.w	r3, r3, #7
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	220f      	movs	r2, #15
 8005a70:	fa02 f303 	lsl.w	r3, r2, r3
 8005a74:	43db      	mvns	r3, r3
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4013      	ands	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	691a      	ldr	r2, [r3, #16]
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	f003 0307 	and.w	r3, r3, #7
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	08da      	lsrs	r2, r3, #3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	3208      	adds	r2, #8
 8005a9a:	69b9      	ldr	r1, [r7, #24]
 8005a9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	2203      	movs	r2, #3
 8005aac:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab0:	43db      	mvns	r3, r3
 8005ab2:	69ba      	ldr	r2, [r7, #24]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f003 0203 	and.w	r2, r3, #3
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	005b      	lsls	r3, r3, #1
 8005ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 80c0 	beq.w	8005c62 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60fb      	str	r3, [r7, #12]
 8005ae6:	4b66      	ldr	r3, [pc, #408]	@ (8005c80 <HAL_GPIO_Init+0x324>)
 8005ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aea:	4a65      	ldr	r2, [pc, #404]	@ (8005c80 <HAL_GPIO_Init+0x324>)
 8005aec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005af0:	6453      	str	r3, [r2, #68]	@ 0x44
 8005af2:	4b63      	ldr	r3, [pc, #396]	@ (8005c80 <HAL_GPIO_Init+0x324>)
 8005af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005af6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005afa:	60fb      	str	r3, [r7, #12]
 8005afc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005afe:	4a61      	ldr	r2, [pc, #388]	@ (8005c84 <HAL_GPIO_Init+0x328>)
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	089b      	lsrs	r3, r3, #2
 8005b04:	3302      	adds	r3, #2
 8005b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	f003 0303 	and.w	r3, r3, #3
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	220f      	movs	r2, #15
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	43db      	mvns	r3, r3
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a58      	ldr	r2, [pc, #352]	@ (8005c88 <HAL_GPIO_Init+0x32c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d037      	beq.n	8005b9a <HAL_GPIO_Init+0x23e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a57      	ldr	r2, [pc, #348]	@ (8005c8c <HAL_GPIO_Init+0x330>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d031      	beq.n	8005b96 <HAL_GPIO_Init+0x23a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a56      	ldr	r2, [pc, #344]	@ (8005c90 <HAL_GPIO_Init+0x334>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d02b      	beq.n	8005b92 <HAL_GPIO_Init+0x236>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a55      	ldr	r2, [pc, #340]	@ (8005c94 <HAL_GPIO_Init+0x338>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d025      	beq.n	8005b8e <HAL_GPIO_Init+0x232>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a54      	ldr	r2, [pc, #336]	@ (8005c98 <HAL_GPIO_Init+0x33c>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d01f      	beq.n	8005b8a <HAL_GPIO_Init+0x22e>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a53      	ldr	r2, [pc, #332]	@ (8005c9c <HAL_GPIO_Init+0x340>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d019      	beq.n	8005b86 <HAL_GPIO_Init+0x22a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a52      	ldr	r2, [pc, #328]	@ (8005ca0 <HAL_GPIO_Init+0x344>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d013      	beq.n	8005b82 <HAL_GPIO_Init+0x226>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a51      	ldr	r2, [pc, #324]	@ (8005ca4 <HAL_GPIO_Init+0x348>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d00d      	beq.n	8005b7e <HAL_GPIO_Init+0x222>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a50      	ldr	r2, [pc, #320]	@ (8005ca8 <HAL_GPIO_Init+0x34c>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d007      	beq.n	8005b7a <HAL_GPIO_Init+0x21e>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a4f      	ldr	r2, [pc, #316]	@ (8005cac <HAL_GPIO_Init+0x350>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d101      	bne.n	8005b76 <HAL_GPIO_Init+0x21a>
 8005b72:	2309      	movs	r3, #9
 8005b74:	e012      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b76:	230a      	movs	r3, #10
 8005b78:	e010      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b7a:	2308      	movs	r3, #8
 8005b7c:	e00e      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b7e:	2307      	movs	r3, #7
 8005b80:	e00c      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b82:	2306      	movs	r3, #6
 8005b84:	e00a      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b86:	2305      	movs	r3, #5
 8005b88:	e008      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b8a:	2304      	movs	r3, #4
 8005b8c:	e006      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e004      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b92:	2302      	movs	r3, #2
 8005b94:	e002      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b96:	2301      	movs	r3, #1
 8005b98:	e000      	b.n	8005b9c <HAL_GPIO_Init+0x240>
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	69fa      	ldr	r2, [r7, #28]
 8005b9e:	f002 0203 	and.w	r2, r2, #3
 8005ba2:	0092      	lsls	r2, r2, #2
 8005ba4:	4093      	lsls	r3, r2
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bac:	4935      	ldr	r1, [pc, #212]	@ (8005c84 <HAL_GPIO_Init+0x328>)
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	089b      	lsrs	r3, r3, #2
 8005bb2:	3302      	adds	r3, #2
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bba:	4b3d      	ldr	r3, [pc, #244]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005bd6:	69ba      	ldr	r2, [r7, #24]
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bde:	4a34      	ldr	r2, [pc, #208]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005be4:	4b32      	ldr	r3, [pc, #200]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	43db      	mvns	r3, r3
 8005bee:	69ba      	ldr	r2, [r7, #24]
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d003      	beq.n	8005c08 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c08:	4a29      	ldr	r2, [pc, #164]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c0e:	4b28      	ldr	r3, [pc, #160]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	43db      	mvns	r3, r3
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005c2a:	69ba      	ldr	r2, [r7, #24]
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c32:	4a1f      	ldr	r2, [pc, #124]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c38:	4b1d      	ldr	r3, [pc, #116]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	43db      	mvns	r3, r3
 8005c42:	69ba      	ldr	r2, [r7, #24]
 8005c44:	4013      	ands	r3, r2
 8005c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d003      	beq.n	8005c5c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005c54:	69ba      	ldr	r2, [r7, #24]
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c5c:	4a14      	ldr	r2, [pc, #80]	@ (8005cb0 <HAL_GPIO_Init+0x354>)
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	3301      	adds	r3, #1
 8005c66:	61fb      	str	r3, [r7, #28]
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	2b0f      	cmp	r3, #15
 8005c6c:	f67f ae84 	bls.w	8005978 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c70:	bf00      	nop
 8005c72:	bf00      	nop
 8005c74:	3724      	adds	r7, #36	@ 0x24
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	40023800 	.word	0x40023800
 8005c84:	40013800 	.word	0x40013800
 8005c88:	40020000 	.word	0x40020000
 8005c8c:	40020400 	.word	0x40020400
 8005c90:	40020800 	.word	0x40020800
 8005c94:	40020c00 	.word	0x40020c00
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	40021400 	.word	0x40021400
 8005ca0:	40021800 	.word	0x40021800
 8005ca4:	40021c00 	.word	0x40021c00
 8005ca8:	40022000 	.word	0x40022000
 8005cac:	40022400 	.word	0x40022400
 8005cb0:	40013c00 	.word	0x40013c00

08005cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	807b      	strh	r3, [r7, #2]
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005cc4:	787b      	ldrb	r3, [r7, #1]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005cca:	887a      	ldrh	r2, [r7, #2]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005cd0:	e003      	b.n	8005cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005cd2:	887b      	ldrh	r3, [r7, #2]
 8005cd4:	041a      	lsls	r2, r3, #16
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	619a      	str	r2, [r3, #24]
}
 8005cda:	bf00      	nop
 8005cdc:	370c      	adds	r7, #12
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr

08005ce6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b085      	sub	sp, #20
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	460b      	mov	r3, r1
 8005cf0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005cf8:	887a      	ldrh	r2, [r7, #2]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	041a      	lsls	r2, r3, #16
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	43d9      	mvns	r1, r3
 8005d04:	887b      	ldrh	r3, [r7, #2]
 8005d06:	400b      	ands	r3, r1
 8005d08:	431a      	orrs	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	619a      	str	r2, [r3, #24]
}
 8005d0e:	bf00      	nop
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
	...

08005d1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	4603      	mov	r3, r0
 8005d24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005d26:	4b08      	ldr	r3, [pc, #32]	@ (8005d48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d28:	695a      	ldr	r2, [r3, #20]
 8005d2a:	88fb      	ldrh	r3, [r7, #6]
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d006      	beq.n	8005d40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d32:	4a05      	ldr	r2, [pc, #20]	@ (8005d48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d34:	88fb      	ldrh	r3, [r7, #6]
 8005d36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d38:	88fb      	ldrh	r3, [r7, #6]
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7fe fc08 	bl	8004550 <HAL_GPIO_EXTI_Callback>
  }
}
 8005d40:	bf00      	nop
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	40013c00 	.word	0x40013c00

08005d4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d101      	bne.n	8005d5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e12b      	b.n	8005fb6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d106      	bne.n	8005d78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7fe fcd8 	bl	8004728 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2224      	movs	r2, #36	@ 0x24
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 0201 	bic.w	r2, r2, #1
 8005d8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005dae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005db0:	f001 fc9c 	bl	80076ec <HAL_RCC_GetPCLK1Freq>
 8005db4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	4a81      	ldr	r2, [pc, #516]	@ (8005fc0 <HAL_I2C_Init+0x274>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d807      	bhi.n	8005dd0 <HAL_I2C_Init+0x84>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4a80      	ldr	r2, [pc, #512]	@ (8005fc4 <HAL_I2C_Init+0x278>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	bf94      	ite	ls
 8005dc8:	2301      	movls	r3, #1
 8005dca:	2300      	movhi	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	e006      	b.n	8005dde <HAL_I2C_Init+0x92>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	4a7d      	ldr	r2, [pc, #500]	@ (8005fc8 <HAL_I2C_Init+0x27c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	bf94      	ite	ls
 8005dd8:	2301      	movls	r3, #1
 8005dda:	2300      	movhi	r3, #0
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d001      	beq.n	8005de6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e0e7      	b.n	8005fb6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a78      	ldr	r2, [pc, #480]	@ (8005fcc <HAL_I2C_Init+0x280>)
 8005dea:	fba2 2303 	umull	r2, r3, r2, r3
 8005dee:	0c9b      	lsrs	r3, r3, #18
 8005df0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68ba      	ldr	r2, [r7, #8]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6a1b      	ldr	r3, [r3, #32]
 8005e0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	4a6a      	ldr	r2, [pc, #424]	@ (8005fc0 <HAL_I2C_Init+0x274>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d802      	bhi.n	8005e20 <HAL_I2C_Init+0xd4>
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	e009      	b.n	8005e34 <HAL_I2C_Init+0xe8>
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005e26:	fb02 f303 	mul.w	r3, r2, r3
 8005e2a:	4a69      	ldr	r2, [pc, #420]	@ (8005fd0 <HAL_I2C_Init+0x284>)
 8005e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e30:	099b      	lsrs	r3, r3, #6
 8005e32:	3301      	adds	r3, #1
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	6812      	ldr	r2, [r2, #0]
 8005e38:	430b      	orrs	r3, r1
 8005e3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005e46:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	495c      	ldr	r1, [pc, #368]	@ (8005fc0 <HAL_I2C_Init+0x274>)
 8005e50:	428b      	cmp	r3, r1
 8005e52:	d819      	bhi.n	8005e88 <HAL_I2C_Init+0x13c>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	1e59      	subs	r1, r3, #1
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e62:	1c59      	adds	r1, r3, #1
 8005e64:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005e68:	400b      	ands	r3, r1
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00a      	beq.n	8005e84 <HAL_I2C_Init+0x138>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	1e59      	subs	r1, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e82:	e051      	b.n	8005f28 <HAL_I2C_Init+0x1dc>
 8005e84:	2304      	movs	r3, #4
 8005e86:	e04f      	b.n	8005f28 <HAL_I2C_Init+0x1dc>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d111      	bne.n	8005eb4 <HAL_I2C_Init+0x168>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	1e58      	subs	r0, r3, #1
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6859      	ldr	r1, [r3, #4]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	440b      	add	r3, r1
 8005e9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	bf0c      	ite	eq
 8005eac:	2301      	moveq	r3, #1
 8005eae:	2300      	movne	r3, #0
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	e012      	b.n	8005eda <HAL_I2C_Init+0x18e>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	1e58      	subs	r0, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6859      	ldr	r1, [r3, #4]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	440b      	add	r3, r1
 8005ec2:	0099      	lsls	r1, r3, #2
 8005ec4:	440b      	add	r3, r1
 8005ec6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005eca:	3301      	adds	r3, #1
 8005ecc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	bf0c      	ite	eq
 8005ed4:	2301      	moveq	r3, #1
 8005ed6:	2300      	movne	r3, #0
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d001      	beq.n	8005ee2 <HAL_I2C_Init+0x196>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e022      	b.n	8005f28 <HAL_I2C_Init+0x1dc>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10e      	bne.n	8005f08 <HAL_I2C_Init+0x1bc>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	1e58      	subs	r0, r3, #1
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6859      	ldr	r1, [r3, #4]
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	440b      	add	r3, r1
 8005ef8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005efc:	3301      	adds	r3, #1
 8005efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f06:	e00f      	b.n	8005f28 <HAL_I2C_Init+0x1dc>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	1e58      	subs	r0, r3, #1
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6859      	ldr	r1, [r3, #4]
 8005f10:	460b      	mov	r3, r1
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	440b      	add	r3, r1
 8005f16:	0099      	lsls	r1, r3, #2
 8005f18:	440b      	add	r3, r1
 8005f1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f1e:	3301      	adds	r3, #1
 8005f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f28:	6879      	ldr	r1, [r7, #4]
 8005f2a:	6809      	ldr	r1, [r1, #0]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	69da      	ldr	r2, [r3, #28]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005f56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	6911      	ldr	r1, [r2, #16]
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	68d2      	ldr	r2, [r2, #12]
 8005f62:	4311      	orrs	r1, r2
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6812      	ldr	r2, [r2, #0]
 8005f68:	430b      	orrs	r3, r1
 8005f6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	695a      	ldr	r2, [r3, #20]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f042 0201 	orr.w	r2, r2, #1
 8005f96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2220      	movs	r2, #32
 8005fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	000186a0 	.word	0x000186a0
 8005fc4:	001e847f 	.word	0x001e847f
 8005fc8:	003d08ff 	.word	0x003d08ff
 8005fcc:	431bde83 	.word	0x431bde83
 8005fd0:	10624dd3 	.word	0x10624dd3

08005fd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b088      	sub	sp, #32
 8005fd8:	af02      	add	r7, sp, #8
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	4608      	mov	r0, r1
 8005fde:	4611      	mov	r1, r2
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	817b      	strh	r3, [r7, #10]
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	813b      	strh	r3, [r7, #8]
 8005fea:	4613      	mov	r3, r2
 8005fec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005fee:	f7fe ffad 	bl	8004f4c <HAL_GetTick>
 8005ff2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b20      	cmp	r3, #32
 8005ffe:	f040 80d9 	bne.w	80061b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	2319      	movs	r3, #25
 8006008:	2201      	movs	r2, #1
 800600a:	496d      	ldr	r1, [pc, #436]	@ (80061c0 <HAL_I2C_Mem_Write+0x1ec>)
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f000 fc8b 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006018:	2302      	movs	r3, #2
 800601a:	e0cc      	b.n	80061b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006022:	2b01      	cmp	r3, #1
 8006024:	d101      	bne.n	800602a <HAL_I2C_Mem_Write+0x56>
 8006026:	2302      	movs	r3, #2
 8006028:	e0c5      	b.n	80061b6 <HAL_I2C_Mem_Write+0x1e2>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b01      	cmp	r3, #1
 800603e:	d007      	beq.n	8006050 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 0201 	orr.w	r2, r2, #1
 800604e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800605e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2221      	movs	r2, #33	@ 0x21
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2240      	movs	r2, #64	@ 0x40
 800606c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a3a      	ldr	r2, [r7, #32]
 800607a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006080:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006086:	b29a      	uxth	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	4a4d      	ldr	r2, [pc, #308]	@ (80061c4 <HAL_I2C_Mem_Write+0x1f0>)
 8006090:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006092:	88f8      	ldrh	r0, [r7, #6]
 8006094:	893a      	ldrh	r2, [r7, #8]
 8006096:	8979      	ldrh	r1, [r7, #10]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	4603      	mov	r3, r0
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 fac2 	bl	800662c <I2C_RequestMemoryWrite>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d052      	beq.n	8006154 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e081      	b.n	80061b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	f000 fd50 	bl	8006b5c <I2C_WaitOnTXEFlagUntilTimeout>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00d      	beq.n	80060de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d107      	bne.n	80060da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e06b      	b.n	80061b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e2:	781a      	ldrb	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f8:	3b01      	subs	r3, #1
 80060fa:	b29a      	uxth	r2, r3
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006104:	b29b      	uxth	r3, r3
 8006106:	3b01      	subs	r3, #1
 8006108:	b29a      	uxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	f003 0304 	and.w	r3, r3, #4
 8006118:	2b04      	cmp	r3, #4
 800611a:	d11b      	bne.n	8006154 <HAL_I2C_Mem_Write+0x180>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006120:	2b00      	cmp	r3, #0
 8006122:	d017      	beq.n	8006154 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	781a      	ldrb	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800613e:	3b01      	subs	r3, #1
 8006140:	b29a      	uxth	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800614a:	b29b      	uxth	r3, r3
 800614c:	3b01      	subs	r3, #1
 800614e:	b29a      	uxth	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1aa      	bne.n	80060b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800615c:	697a      	ldr	r2, [r7, #20]
 800615e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f000 fd43 	bl	8006bec <I2C_WaitOnBTFFlagUntilTimeout>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00d      	beq.n	8006188 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006170:	2b04      	cmp	r3, #4
 8006172:	d107      	bne.n	8006184 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006182:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e016      	b.n	80061b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2220      	movs	r2, #32
 800619c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061b0:	2300      	movs	r3, #0
 80061b2:	e000      	b.n	80061b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80061b4:	2302      	movs	r3, #2
  }
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3718      	adds	r7, #24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	00100002 	.word	0x00100002
 80061c4:	ffff0000 	.word	0xffff0000

080061c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08c      	sub	sp, #48	@ 0x30
 80061cc:	af02      	add	r7, sp, #8
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	4608      	mov	r0, r1
 80061d2:	4611      	mov	r1, r2
 80061d4:	461a      	mov	r2, r3
 80061d6:	4603      	mov	r3, r0
 80061d8:	817b      	strh	r3, [r7, #10]
 80061da:	460b      	mov	r3, r1
 80061dc:	813b      	strh	r3, [r7, #8]
 80061de:	4613      	mov	r3, r2
 80061e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061e2:	f7fe feb3 	bl	8004f4c <HAL_GetTick>
 80061e6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b20      	cmp	r3, #32
 80061f2:	f040 8214 	bne.w	800661e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f8:	9300      	str	r3, [sp, #0]
 80061fa:	2319      	movs	r3, #25
 80061fc:	2201      	movs	r2, #1
 80061fe:	497b      	ldr	r1, [pc, #492]	@ (80063ec <HAL_I2C_Mem_Read+0x224>)
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f000 fb91 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800620c:	2302      	movs	r3, #2
 800620e:	e207      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006216:	2b01      	cmp	r3, #1
 8006218:	d101      	bne.n	800621e <HAL_I2C_Mem_Read+0x56>
 800621a:	2302      	movs	r3, #2
 800621c:	e200      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b01      	cmp	r3, #1
 8006232:	d007      	beq.n	8006244 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0201 	orr.w	r2, r2, #1
 8006242:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006252:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2222      	movs	r2, #34	@ 0x22
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2240      	movs	r2, #64	@ 0x40
 8006260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800626e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006274:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	4a5b      	ldr	r2, [pc, #364]	@ (80063f0 <HAL_I2C_Mem_Read+0x228>)
 8006284:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006286:	88f8      	ldrh	r0, [r7, #6]
 8006288:	893a      	ldrh	r2, [r7, #8]
 800628a:	8979      	ldrh	r1, [r7, #10]
 800628c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628e:	9301      	str	r3, [sp, #4]
 8006290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	4603      	mov	r3, r0
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f000 fa5e 	bl	8006758 <I2C_RequestMemoryRead>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e1bc      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d113      	bne.n	80062d6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ae:	2300      	movs	r3, #0
 80062b0:	623b      	str	r3, [r7, #32]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	623b      	str	r3, [r7, #32]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	699b      	ldr	r3, [r3, #24]
 80062c0:	623b      	str	r3, [r7, #32]
 80062c2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062d2:	601a      	str	r2, [r3, #0]
 80062d4:	e190      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d11b      	bne.n	8006316 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ee:	2300      	movs	r3, #0
 80062f0:	61fb      	str	r3, [r7, #28]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	61fb      	str	r3, [r7, #28]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	61fb      	str	r3, [r7, #28]
 8006302:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	e170      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800631a:	2b02      	cmp	r3, #2
 800631c:	d11b      	bne.n	8006356 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800632c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800633c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800633e:	2300      	movs	r3, #0
 8006340:	61bb      	str	r3, [r7, #24]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	61bb      	str	r3, [r7, #24]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	61bb      	str	r3, [r7, #24]
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	e150      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006356:	2300      	movs	r3, #0
 8006358:	617b      	str	r3, [r7, #20]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	617b      	str	r3, [r7, #20]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	617b      	str	r3, [r7, #20]
 800636a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800636c:	e144      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006372:	2b03      	cmp	r3, #3
 8006374:	f200 80f1 	bhi.w	800655a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800637c:	2b01      	cmp	r3, #1
 800637e:	d123      	bne.n	80063c8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006382:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 fc79 	bl	8006c7c <I2C_WaitOnRXNEFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d001      	beq.n	8006394 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e145      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691a      	ldr	r2, [r3, #16]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800639e:	b2d2      	uxtb	r2, r2
 80063a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063b0:	3b01      	subs	r3, #1
 80063b2:	b29a      	uxth	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063bc:	b29b      	uxth	r3, r3
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80063c6:	e117      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	d14e      	bne.n	800646e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d6:	2200      	movs	r2, #0
 80063d8:	4906      	ldr	r1, [pc, #24]	@ (80063f4 <HAL_I2C_Mem_Read+0x22c>)
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 faa4 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d008      	beq.n	80063f8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e11a      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
 80063ea:	bf00      	nop
 80063ec:	00100002 	.word	0x00100002
 80063f0:	ffff0000 	.word	0xffff0000
 80063f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006406:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	691a      	ldr	r2, [r3, #16]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006424:	3b01      	subs	r3, #1
 8006426:	b29a      	uxth	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006430:	b29b      	uxth	r3, r3
 8006432:	3b01      	subs	r3, #1
 8006434:	b29a      	uxth	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	691a      	ldr	r2, [r3, #16]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644c:	1c5a      	adds	r2, r3, #1
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006456:	3b01      	subs	r3, #1
 8006458:	b29a      	uxth	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800646c:	e0c4      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006474:	2200      	movs	r2, #0
 8006476:	496c      	ldr	r1, [pc, #432]	@ (8006628 <HAL_I2C_Mem_Read+0x460>)
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fa55 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e0cb      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006496:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691a      	ldr	r2, [r3, #16]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a2:	b2d2      	uxtb	r2, r2
 80064a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064aa:	1c5a      	adds	r2, r3, #1
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	3b01      	subs	r3, #1
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d0:	2200      	movs	r2, #0
 80064d2:	4955      	ldr	r1, [pc, #340]	@ (8006628 <HAL_I2C_Mem_Read+0x460>)
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f000 fa27 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d001      	beq.n	80064e4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e09d      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	691a      	ldr	r2, [r3, #16]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fe:	b2d2      	uxtb	r2, r2
 8006500:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	691a      	ldr	r2, [r3, #16]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006530:	b2d2      	uxtb	r2, r2
 8006532:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006538:	1c5a      	adds	r2, r3, #1
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006542:	3b01      	subs	r3, #1
 8006544:	b29a      	uxth	r2, r3
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800654e:	b29b      	uxth	r3, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	b29a      	uxth	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006558:	e04e      	b.n	80065f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800655a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800655c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 fb8c 	bl	8006c7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e058      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	691a      	ldr	r2, [r3, #16]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006580:	1c5a      	adds	r2, r3, #1
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800658a:	3b01      	subs	r3, #1
 800658c:	b29a      	uxth	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006596:	b29b      	uxth	r3, r3
 8006598:	3b01      	subs	r3, #1
 800659a:	b29a      	uxth	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	695b      	ldr	r3, [r3, #20]
 80065a6:	f003 0304 	and.w	r3, r3, #4
 80065aa:	2b04      	cmp	r3, #4
 80065ac:	d124      	bne.n	80065f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065b2:	2b03      	cmp	r3, #3
 80065b4:	d107      	bne.n	80065c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	691a      	ldr	r2, [r3, #16]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	b2d2      	uxtb	r2, r2
 80065d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d8:	1c5a      	adds	r2, r3, #1
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065e2:	3b01      	subs	r3, #1
 80065e4:	b29a      	uxth	r2, r3
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	3b01      	subs	r3, #1
 80065f2:	b29a      	uxth	r2, r3
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f47f aeb6 	bne.w	800636e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2220      	movs	r2, #32
 8006606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800661a:	2300      	movs	r3, #0
 800661c:	e000      	b.n	8006620 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800661e:	2302      	movs	r3, #2
  }
}
 8006620:	4618      	mov	r0, r3
 8006622:	3728      	adds	r7, #40	@ 0x28
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	00010004 	.word	0x00010004

0800662c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b088      	sub	sp, #32
 8006630:	af02      	add	r7, sp, #8
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	4608      	mov	r0, r1
 8006636:	4611      	mov	r1, r2
 8006638:	461a      	mov	r2, r3
 800663a:	4603      	mov	r3, r0
 800663c:	817b      	strh	r3, [r7, #10]
 800663e:	460b      	mov	r3, r1
 8006640:	813b      	strh	r3, [r7, #8]
 8006642:	4613      	mov	r3, r2
 8006644:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006654:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	2200      	movs	r2, #0
 800665e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f000 f960 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00d      	beq.n	800668a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006678:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800667c:	d103      	bne.n	8006686 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006684:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e05f      	b.n	800674a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800668a:	897b      	ldrh	r3, [r7, #10]
 800668c:	b2db      	uxtb	r3, r3
 800668e:	461a      	mov	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006698:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	6a3a      	ldr	r2, [r7, #32]
 800669e:	492d      	ldr	r1, [pc, #180]	@ (8006754 <I2C_RequestMemoryWrite+0x128>)
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f000 f9bb 	bl	8006a1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e04c      	b.n	800674a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066b0:	2300      	movs	r3, #0
 80066b2:	617b      	str	r3, [r7, #20]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066c8:	6a39      	ldr	r1, [r7, #32]
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f000 fa46 	bl	8006b5c <I2C_WaitOnTXEFlagUntilTimeout>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00d      	beq.n	80066f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066da:	2b04      	cmp	r3, #4
 80066dc:	d107      	bne.n	80066ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e02b      	b.n	800674a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d105      	bne.n	8006704 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066f8:	893b      	ldrh	r3, [r7, #8]
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	611a      	str	r2, [r3, #16]
 8006702:	e021      	b.n	8006748 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006704:	893b      	ldrh	r3, [r7, #8]
 8006706:	0a1b      	lsrs	r3, r3, #8
 8006708:	b29b      	uxth	r3, r3
 800670a:	b2da      	uxtb	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006714:	6a39      	ldr	r1, [r7, #32]
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f000 fa20 	bl	8006b5c <I2C_WaitOnTXEFlagUntilTimeout>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00d      	beq.n	800673e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006726:	2b04      	cmp	r3, #4
 8006728:	d107      	bne.n	800673a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006738:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e005      	b.n	800674a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800673e:	893b      	ldrh	r3, [r7, #8]
 8006740:	b2da      	uxtb	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3718      	adds	r7, #24
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	00010002 	.word	0x00010002

08006758 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b088      	sub	sp, #32
 800675c:	af02      	add	r7, sp, #8
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	4608      	mov	r0, r1
 8006762:	4611      	mov	r1, r2
 8006764:	461a      	mov	r2, r3
 8006766:	4603      	mov	r3, r0
 8006768:	817b      	strh	r3, [r7, #10]
 800676a:	460b      	mov	r3, r1
 800676c:	813b      	strh	r3, [r7, #8]
 800676e:	4613      	mov	r3, r2
 8006770:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006780:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006790:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	2200      	movs	r2, #0
 800679a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 f8c2 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00d      	beq.n	80067c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067b8:	d103      	bne.n	80067c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e0aa      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067c6:	897b      	ldrh	r3, [r7, #10]
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	461a      	mov	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80067d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d8:	6a3a      	ldr	r2, [r7, #32]
 80067da:	4952      	ldr	r1, [pc, #328]	@ (8006924 <I2C_RequestMemoryRead+0x1cc>)
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 f91d 	bl	8006a1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d001      	beq.n	80067ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e097      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ec:	2300      	movs	r3, #0
 80067ee:	617b      	str	r3, [r7, #20]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	617b      	str	r3, [r7, #20]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	617b      	str	r3, [r7, #20]
 8006800:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006804:	6a39      	ldr	r1, [r7, #32]
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f000 f9a8 	bl	8006b5c <I2C_WaitOnTXEFlagUntilTimeout>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00d      	beq.n	800682e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	2b04      	cmp	r3, #4
 8006818:	d107      	bne.n	800682a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006828:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e076      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800682e:	88fb      	ldrh	r3, [r7, #6]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d105      	bne.n	8006840 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006834:	893b      	ldrh	r3, [r7, #8]
 8006836:	b2da      	uxtb	r2, r3
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	611a      	str	r2, [r3, #16]
 800683e:	e021      	b.n	8006884 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006840:	893b      	ldrh	r3, [r7, #8]
 8006842:	0a1b      	lsrs	r3, r3, #8
 8006844:	b29b      	uxth	r3, r3
 8006846:	b2da      	uxtb	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800684e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006850:	6a39      	ldr	r1, [r7, #32]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f000 f982 	bl	8006b5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00d      	beq.n	800687a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006862:	2b04      	cmp	r3, #4
 8006864:	d107      	bne.n	8006876 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006874:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e050      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800687a:	893b      	ldrh	r3, [r7, #8]
 800687c:	b2da      	uxtb	r2, r3
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006886:	6a39      	ldr	r1, [r7, #32]
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f000 f967 	bl	8006b5c <I2C_WaitOnTXEFlagUntilTimeout>
 800688e:	4603      	mov	r3, r0
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00d      	beq.n	80068b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006898:	2b04      	cmp	r3, #4
 800689a:	d107      	bne.n	80068ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e035      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80068be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80068cc:	68f8      	ldr	r0, [r7, #12]
 80068ce:	f000 f82b 	bl	8006928 <I2C_WaitOnFlagUntilTimeout>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00d      	beq.n	80068f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068e6:	d103      	bne.n	80068f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e013      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80068f4:	897b      	ldrh	r3, [r7, #10]
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	f043 0301 	orr.w	r3, r3, #1
 80068fc:	b2da      	uxtb	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006906:	6a3a      	ldr	r2, [r7, #32]
 8006908:	4906      	ldr	r1, [pc, #24]	@ (8006924 <I2C_RequestMemoryRead+0x1cc>)
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 f886 	bl	8006a1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e000      	b.n	800691c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800691a:	2300      	movs	r3, #0
}
 800691c:	4618      	mov	r0, r3
 800691e:	3718      	adds	r7, #24
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	00010002 	.word	0x00010002

08006928 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	603b      	str	r3, [r7, #0]
 8006934:	4613      	mov	r3, r2
 8006936:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006938:	e048      	b.n	80069cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006940:	d044      	beq.n	80069cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006942:	f7fe fb03 	bl	8004f4c <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	683a      	ldr	r2, [r7, #0]
 800694e:	429a      	cmp	r2, r3
 8006950:	d302      	bcc.n	8006958 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d139      	bne.n	80069cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	0c1b      	lsrs	r3, r3, #16
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b01      	cmp	r3, #1
 8006960:	d10d      	bne.n	800697e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	43da      	mvns	r2, r3
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	4013      	ands	r3, r2
 800696e:	b29b      	uxth	r3, r3
 8006970:	2b00      	cmp	r3, #0
 8006972:	bf0c      	ite	eq
 8006974:	2301      	moveq	r3, #1
 8006976:	2300      	movne	r3, #0
 8006978:	b2db      	uxtb	r3, r3
 800697a:	461a      	mov	r2, r3
 800697c:	e00c      	b.n	8006998 <I2C_WaitOnFlagUntilTimeout+0x70>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	43da      	mvns	r2, r3
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	4013      	ands	r3, r2
 800698a:	b29b      	uxth	r3, r3
 800698c:	2b00      	cmp	r3, #0
 800698e:	bf0c      	ite	eq
 8006990:	2301      	moveq	r3, #1
 8006992:	2300      	movne	r3, #0
 8006994:	b2db      	uxtb	r3, r3
 8006996:	461a      	mov	r2, r3
 8006998:	79fb      	ldrb	r3, [r7, #7]
 800699a:	429a      	cmp	r2, r3
 800699c:	d116      	bne.n	80069cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2220      	movs	r2, #32
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b8:	f043 0220 	orr.w	r2, r3, #32
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e023      	b.n	8006a14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	0c1b      	lsrs	r3, r3, #16
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d10d      	bne.n	80069f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695b      	ldr	r3, [r3, #20]
 80069dc:	43da      	mvns	r2, r3
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	4013      	ands	r3, r2
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	bf0c      	ite	eq
 80069e8:	2301      	moveq	r3, #1
 80069ea:	2300      	movne	r3, #0
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	461a      	mov	r2, r3
 80069f0:	e00c      	b.n	8006a0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	43da      	mvns	r2, r3
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	4013      	ands	r3, r2
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	bf0c      	ite	eq
 8006a04:	2301      	moveq	r3, #1
 8006a06:	2300      	movne	r3, #0
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	79fb      	ldrb	r3, [r7, #7]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d093      	beq.n	800693a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	607a      	str	r2, [r7, #4]
 8006a28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a2a:	e071      	b.n	8006b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a3a:	d123      	bne.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a70:	f043 0204 	orr.w	r2, r3, #4
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e067      	b.n	8006b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8a:	d041      	beq.n	8006b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a8c:	f7fe fa5e 	bl	8004f4c <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d302      	bcc.n	8006aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d136      	bne.n	8006b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	0c1b      	lsrs	r3, r3, #16
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d10c      	bne.n	8006ac6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	43da      	mvns	r2, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	bf14      	ite	ne
 8006abe:	2301      	movne	r3, #1
 8006ac0:	2300      	moveq	r3, #0
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	e00b      	b.n	8006ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	43da      	mvns	r2, r3
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	4013      	ands	r3, r2
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bf14      	ite	ne
 8006ad8:	2301      	movne	r3, #1
 8006ada:	2300      	moveq	r3, #0
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d016      	beq.n	8006b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afc:	f043 0220 	orr.w	r2, r3, #32
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e021      	b.n	8006b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	0c1b      	lsrs	r3, r3, #16
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d10c      	bne.n	8006b34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	43da      	mvns	r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	4013      	ands	r3, r2
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	bf14      	ite	ne
 8006b2c:	2301      	movne	r3, #1
 8006b2e:	2300      	moveq	r3, #0
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	e00b      	b.n	8006b4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	699b      	ldr	r3, [r3, #24]
 8006b3a:	43da      	mvns	r2, r3
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	4013      	ands	r3, r2
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	bf14      	ite	ne
 8006b46:	2301      	movne	r3, #1
 8006b48:	2300      	moveq	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f47f af6d 	bne.w	8006a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b68:	e034      	b.n	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f000 f8e3 	bl	8006d36 <I2C_IsAcknowledgeFailed>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d001      	beq.n	8006b7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e034      	b.n	8006be4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b80:	d028      	beq.n	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b82:	f7fe f9e3 	bl	8004f4c <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	68ba      	ldr	r2, [r7, #8]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d302      	bcc.n	8006b98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d11d      	bne.n	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ba2:	2b80      	cmp	r3, #128	@ 0x80
 8006ba4:	d016      	beq.n	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc0:	f043 0220 	orr.w	r2, r3, #32
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e007      	b.n	8006be4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bde:	2b80      	cmp	r3, #128	@ 0x80
 8006be0:	d1c3      	bne.n	8006b6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006bf8:	e034      	b.n	8006c64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f000 f89b 	bl	8006d36 <I2C_IsAcknowledgeFailed>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	e034      	b.n	8006c74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c10:	d028      	beq.n	8006c64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c12:	f7fe f99b 	bl	8004f4c <HAL_GetTick>
 8006c16:	4602      	mov	r2, r0
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d302      	bcc.n	8006c28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d11d      	bne.n	8006c64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	f003 0304 	and.w	r3, r3, #4
 8006c32:	2b04      	cmp	r3, #4
 8006c34:	d016      	beq.n	8006c64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c50:	f043 0220 	orr.w	r2, r3, #32
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e007      	b.n	8006c74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	f003 0304 	and.w	r3, r3, #4
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d1c3      	bne.n	8006bfa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c88:	e049      	b.n	8006d1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	2b10      	cmp	r3, #16
 8006c96:	d119      	bne.n	8006ccc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f06f 0210 	mvn.w	r2, #16
 8006ca0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2220      	movs	r2, #32
 8006cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e030      	b.n	8006d2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ccc:	f7fe f93e 	bl	8004f4c <HAL_GetTick>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d302      	bcc.n	8006ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d11d      	bne.n	8006d1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cec:	2b40      	cmp	r3, #64	@ 0x40
 8006cee:	d016      	beq.n	8006d1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2220      	movs	r2, #32
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0a:	f043 0220 	orr.w	r2, r3, #32
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e007      	b.n	8006d2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	695b      	ldr	r3, [r3, #20]
 8006d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d28:	2b40      	cmp	r3, #64	@ 0x40
 8006d2a:	d1ae      	bne.n	8006c8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b083      	sub	sp, #12
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	695b      	ldr	r3, [r3, #20]
 8006d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d4c:	d11b      	bne.n	8006d86 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006d56:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d72:	f043 0204 	orr.w	r2, r3, #4
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e000      	b.n	8006d88 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b20      	cmp	r3, #32
 8006da8:	d129      	bne.n	8006dfe <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2224      	movs	r2, #36	@ 0x24
 8006dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0201 	bic.w	r2, r2, #1
 8006dc0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 0210 	bic.w	r2, r2, #16
 8006dd0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	683a      	ldr	r2, [r7, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f042 0201 	orr.w	r2, r2, #1
 8006df0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2220      	movs	r2, #32
 8006df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	e000      	b.n	8006e00 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8006dfe:	2302      	movs	r3, #2
  }
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006e16:	2300      	movs	r3, #0
 8006e18:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b20      	cmp	r3, #32
 8006e24:	d12a      	bne.n	8006e7c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2224      	movs	r2, #36	@ 0x24
 8006e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0201 	bic.w	r2, r2, #1
 8006e3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e44:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006e46:	89fb      	ldrh	r3, [r7, #14]
 8006e48:	f023 030f 	bic.w	r3, r3, #15
 8006e4c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	89fb      	ldrh	r3, [r7, #14]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	89fa      	ldrh	r2, [r7, #14]
 8006e5e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f042 0201 	orr.w	r2, r2, #1
 8006e6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2220      	movs	r2, #32
 8006e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	e000      	b.n	8006e7e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006e7c:	2302      	movs	r3, #2
  }
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
	...

08006e8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b086      	sub	sp, #24
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e267      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d075      	beq.n	8006f96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006eaa:	4b88      	ldr	r3, [pc, #544]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f003 030c 	and.w	r3, r3, #12
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	d00c      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006eb6:	4b85      	ldr	r3, [pc, #532]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006ebe:	2b08      	cmp	r3, #8
 8006ec0:	d112      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ec2:	4b82      	ldr	r3, [pc, #520]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006eca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ece:	d10b      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ed0:	4b7e      	ldr	r3, [pc, #504]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d05b      	beq.n	8006f94 <HAL_RCC_OscConfig+0x108>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d157      	bne.n	8006f94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e242      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ef0:	d106      	bne.n	8006f00 <HAL_RCC_OscConfig+0x74>
 8006ef2:	4b76      	ldr	r3, [pc, #472]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a75      	ldr	r2, [pc, #468]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006ef8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	e01d      	b.n	8006f3c <HAL_RCC_OscConfig+0xb0>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f08:	d10c      	bne.n	8006f24 <HAL_RCC_OscConfig+0x98>
 8006f0a:	4b70      	ldr	r3, [pc, #448]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a6f      	ldr	r2, [pc, #444]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f14:	6013      	str	r3, [r2, #0]
 8006f16:	4b6d      	ldr	r3, [pc, #436]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a6c      	ldr	r2, [pc, #432]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	e00b      	b.n	8006f3c <HAL_RCC_OscConfig+0xb0>
 8006f24:	4b69      	ldr	r3, [pc, #420]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a68      	ldr	r2, [pc, #416]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f2e:	6013      	str	r3, [r2, #0]
 8006f30:	4b66      	ldr	r3, [pc, #408]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a65      	ldr	r2, [pc, #404]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d013      	beq.n	8006f6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f44:	f7fe f802 	bl	8004f4c <HAL_GetTick>
 8006f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f4a:	e008      	b.n	8006f5e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f4c:	f7fd fffe 	bl	8004f4c <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	2b64      	cmp	r3, #100	@ 0x64
 8006f58:	d901      	bls.n	8006f5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e207      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f5e:	4b5b      	ldr	r3, [pc, #364]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d0f0      	beq.n	8006f4c <HAL_RCC_OscConfig+0xc0>
 8006f6a:	e014      	b.n	8006f96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f6c:	f7fd ffee 	bl	8004f4c <HAL_GetTick>
 8006f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f72:	e008      	b.n	8006f86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f74:	f7fd ffea 	bl	8004f4c <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	2b64      	cmp	r3, #100	@ 0x64
 8006f80:	d901      	bls.n	8006f86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e1f3      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f86:	4b51      	ldr	r3, [pc, #324]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1f0      	bne.n	8006f74 <HAL_RCC_OscConfig+0xe8>
 8006f92:	e000      	b.n	8006f96 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0302 	and.w	r3, r3, #2
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d063      	beq.n	800706a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006fa2:	4b4a      	ldr	r3, [pc, #296]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	f003 030c 	and.w	r3, r3, #12
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00b      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fae:	4b47      	ldr	r3, [pc, #284]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006fb6:	2b08      	cmp	r3, #8
 8006fb8:	d11c      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fba:	4b44      	ldr	r3, [pc, #272]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d116      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fc6:	4b41      	ldr	r3, [pc, #260]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d005      	beq.n	8006fde <HAL_RCC_OscConfig+0x152>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d001      	beq.n	8006fde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e1c7      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fde:	4b3b      	ldr	r3, [pc, #236]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	00db      	lsls	r3, r3, #3
 8006fec:	4937      	ldr	r1, [pc, #220]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ff2:	e03a      	b.n	800706a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d020      	beq.n	800703e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ffc:	4b34      	ldr	r3, [pc, #208]	@ (80070d0 <HAL_RCC_OscConfig+0x244>)
 8006ffe:	2201      	movs	r2, #1
 8007000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007002:	f7fd ffa3 	bl	8004f4c <HAL_GetTick>
 8007006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007008:	e008      	b.n	800701c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800700a:	f7fd ff9f 	bl	8004f4c <HAL_GetTick>
 800700e:	4602      	mov	r2, r0
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	1ad3      	subs	r3, r2, r3
 8007014:	2b02      	cmp	r3, #2
 8007016:	d901      	bls.n	800701c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007018:	2303      	movs	r3, #3
 800701a:	e1a8      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800701c:	4b2b      	ldr	r3, [pc, #172]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0302 	and.w	r3, r3, #2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d0f0      	beq.n	800700a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007028:	4b28      	ldr	r3, [pc, #160]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	00db      	lsls	r3, r3, #3
 8007036:	4925      	ldr	r1, [pc, #148]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8007038:	4313      	orrs	r3, r2
 800703a:	600b      	str	r3, [r1, #0]
 800703c:	e015      	b.n	800706a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800703e:	4b24      	ldr	r3, [pc, #144]	@ (80070d0 <HAL_RCC_OscConfig+0x244>)
 8007040:	2200      	movs	r2, #0
 8007042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007044:	f7fd ff82 	bl	8004f4c <HAL_GetTick>
 8007048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800704a:	e008      	b.n	800705e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800704c:	f7fd ff7e 	bl	8004f4c <HAL_GetTick>
 8007050:	4602      	mov	r2, r0
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	2b02      	cmp	r3, #2
 8007058:	d901      	bls.n	800705e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800705a:	2303      	movs	r3, #3
 800705c:	e187      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800705e:	4b1b      	ldr	r3, [pc, #108]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1f0      	bne.n	800704c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0308 	and.w	r3, r3, #8
 8007072:	2b00      	cmp	r3, #0
 8007074:	d036      	beq.n	80070e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	695b      	ldr	r3, [r3, #20]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d016      	beq.n	80070ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800707e:	4b15      	ldr	r3, [pc, #84]	@ (80070d4 <HAL_RCC_OscConfig+0x248>)
 8007080:	2201      	movs	r2, #1
 8007082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007084:	f7fd ff62 	bl	8004f4c <HAL_GetTick>
 8007088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800708a:	e008      	b.n	800709e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800708c:	f7fd ff5e 	bl	8004f4c <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	2b02      	cmp	r3, #2
 8007098:	d901      	bls.n	800709e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e167      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800709e:	4b0b      	ldr	r3, [pc, #44]	@ (80070cc <HAL_RCC_OscConfig+0x240>)
 80070a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d0f0      	beq.n	800708c <HAL_RCC_OscConfig+0x200>
 80070aa:	e01b      	b.n	80070e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070ac:	4b09      	ldr	r3, [pc, #36]	@ (80070d4 <HAL_RCC_OscConfig+0x248>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070b2:	f7fd ff4b 	bl	8004f4c <HAL_GetTick>
 80070b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070b8:	e00e      	b.n	80070d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070ba:	f7fd ff47 	bl	8004f4c <HAL_GetTick>
 80070be:	4602      	mov	r2, r0
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d907      	bls.n	80070d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e150      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
 80070cc:	40023800 	.word	0x40023800
 80070d0:	42470000 	.word	0x42470000
 80070d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070d8:	4b88      	ldr	r3, [pc, #544]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80070da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070dc:	f003 0302 	and.w	r3, r3, #2
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1ea      	bne.n	80070ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0304 	and.w	r3, r3, #4
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8097 	beq.w	8007220 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070f2:	2300      	movs	r3, #0
 80070f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070f6:	4b81      	ldr	r3, [pc, #516]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80070f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d10f      	bne.n	8007122 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007102:	2300      	movs	r3, #0
 8007104:	60bb      	str	r3, [r7, #8]
 8007106:	4b7d      	ldr	r3, [pc, #500]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710a:	4a7c      	ldr	r2, [pc, #496]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800710c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007110:	6413      	str	r3, [r2, #64]	@ 0x40
 8007112:	4b7a      	ldr	r3, [pc, #488]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800711a:	60bb      	str	r3, [r7, #8]
 800711c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800711e:	2301      	movs	r3, #1
 8007120:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007122:	4b77      	ldr	r3, [pc, #476]	@ (8007300 <HAL_RCC_OscConfig+0x474>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800712a:	2b00      	cmp	r3, #0
 800712c:	d118      	bne.n	8007160 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800712e:	4b74      	ldr	r3, [pc, #464]	@ (8007300 <HAL_RCC_OscConfig+0x474>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a73      	ldr	r2, [pc, #460]	@ (8007300 <HAL_RCC_OscConfig+0x474>)
 8007134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800713a:	f7fd ff07 	bl	8004f4c <HAL_GetTick>
 800713e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007140:	e008      	b.n	8007154 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007142:	f7fd ff03 	bl	8004f4c <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	2b02      	cmp	r3, #2
 800714e:	d901      	bls.n	8007154 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e10c      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007154:	4b6a      	ldr	r3, [pc, #424]	@ (8007300 <HAL_RCC_OscConfig+0x474>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800715c:	2b00      	cmp	r3, #0
 800715e:	d0f0      	beq.n	8007142 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d106      	bne.n	8007176 <HAL_RCC_OscConfig+0x2ea>
 8007168:	4b64      	ldr	r3, [pc, #400]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800716a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800716c:	4a63      	ldr	r2, [pc, #396]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800716e:	f043 0301 	orr.w	r3, r3, #1
 8007172:	6713      	str	r3, [r2, #112]	@ 0x70
 8007174:	e01c      	b.n	80071b0 <HAL_RCC_OscConfig+0x324>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	2b05      	cmp	r3, #5
 800717c:	d10c      	bne.n	8007198 <HAL_RCC_OscConfig+0x30c>
 800717e:	4b5f      	ldr	r3, [pc, #380]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007182:	4a5e      	ldr	r2, [pc, #376]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007184:	f043 0304 	orr.w	r3, r3, #4
 8007188:	6713      	str	r3, [r2, #112]	@ 0x70
 800718a:	4b5c      	ldr	r3, [pc, #368]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800718c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800718e:	4a5b      	ldr	r2, [pc, #364]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007190:	f043 0301 	orr.w	r3, r3, #1
 8007194:	6713      	str	r3, [r2, #112]	@ 0x70
 8007196:	e00b      	b.n	80071b0 <HAL_RCC_OscConfig+0x324>
 8007198:	4b58      	ldr	r3, [pc, #352]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800719a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800719c:	4a57      	ldr	r2, [pc, #348]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800719e:	f023 0301 	bic.w	r3, r3, #1
 80071a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80071a4:	4b55      	ldr	r3, [pc, #340]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80071a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071a8:	4a54      	ldr	r2, [pc, #336]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80071aa:	f023 0304 	bic.w	r3, r3, #4
 80071ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d015      	beq.n	80071e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071b8:	f7fd fec8 	bl	8004f4c <HAL_GetTick>
 80071bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071be:	e00a      	b.n	80071d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071c0:	f7fd fec4 	bl	8004f4c <HAL_GetTick>
 80071c4:	4602      	mov	r2, r0
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d901      	bls.n	80071d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e0cb      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071d6:	4b49      	ldr	r3, [pc, #292]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80071d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071da:	f003 0302 	and.w	r3, r3, #2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d0ee      	beq.n	80071c0 <HAL_RCC_OscConfig+0x334>
 80071e2:	e014      	b.n	800720e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071e4:	f7fd feb2 	bl	8004f4c <HAL_GetTick>
 80071e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071ea:	e00a      	b.n	8007202 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071ec:	f7fd feae 	bl	8004f4c <HAL_GetTick>
 80071f0:	4602      	mov	r2, r0
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d901      	bls.n	8007202 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	e0b5      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007202:	4b3e      	ldr	r3, [pc, #248]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007206:	f003 0302 	and.w	r3, r3, #2
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1ee      	bne.n	80071ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800720e:	7dfb      	ldrb	r3, [r7, #23]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d105      	bne.n	8007220 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007214:	4b39      	ldr	r3, [pc, #228]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007218:	4a38      	ldr	r2, [pc, #224]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800721a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800721e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 80a1 	beq.w	800736c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800722a:	4b34      	ldr	r3, [pc, #208]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f003 030c 	and.w	r3, r3, #12
 8007232:	2b08      	cmp	r3, #8
 8007234:	d05c      	beq.n	80072f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	2b02      	cmp	r3, #2
 800723c:	d141      	bne.n	80072c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800723e:	4b31      	ldr	r3, [pc, #196]	@ (8007304 <HAL_RCC_OscConfig+0x478>)
 8007240:	2200      	movs	r2, #0
 8007242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007244:	f7fd fe82 	bl	8004f4c <HAL_GetTick>
 8007248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800724a:	e008      	b.n	800725e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800724c:	f7fd fe7e 	bl	8004f4c <HAL_GetTick>
 8007250:	4602      	mov	r2, r0
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	2b02      	cmp	r3, #2
 8007258:	d901      	bls.n	800725e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e087      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800725e:	4b27      	ldr	r3, [pc, #156]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1f0      	bne.n	800724c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	69da      	ldr	r2, [r3, #28]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a1b      	ldr	r3, [r3, #32]
 8007272:	431a      	orrs	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007278:	019b      	lsls	r3, r3, #6
 800727a:	431a      	orrs	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007280:	085b      	lsrs	r3, r3, #1
 8007282:	3b01      	subs	r3, #1
 8007284:	041b      	lsls	r3, r3, #16
 8007286:	431a      	orrs	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728c:	061b      	lsls	r3, r3, #24
 800728e:	491b      	ldr	r1, [pc, #108]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 8007290:	4313      	orrs	r3, r2
 8007292:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007294:	4b1b      	ldr	r3, [pc, #108]	@ (8007304 <HAL_RCC_OscConfig+0x478>)
 8007296:	2201      	movs	r2, #1
 8007298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800729a:	f7fd fe57 	bl	8004f4c <HAL_GetTick>
 800729e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072a0:	e008      	b.n	80072b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072a2:	f7fd fe53 	bl	8004f4c <HAL_GetTick>
 80072a6:	4602      	mov	r2, r0
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d901      	bls.n	80072b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80072b0:	2303      	movs	r3, #3
 80072b2:	e05c      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072b4:	4b11      	ldr	r3, [pc, #68]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d0f0      	beq.n	80072a2 <HAL_RCC_OscConfig+0x416>
 80072c0:	e054      	b.n	800736c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072c2:	4b10      	ldr	r3, [pc, #64]	@ (8007304 <HAL_RCC_OscConfig+0x478>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072c8:	f7fd fe40 	bl	8004f4c <HAL_GetTick>
 80072cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072ce:	e008      	b.n	80072e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072d0:	f7fd fe3c 	bl	8004f4c <HAL_GetTick>
 80072d4:	4602      	mov	r2, r0
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	2b02      	cmp	r3, #2
 80072dc:	d901      	bls.n	80072e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e045      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072e2:	4b06      	ldr	r3, [pc, #24]	@ (80072fc <HAL_RCC_OscConfig+0x470>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1f0      	bne.n	80072d0 <HAL_RCC_OscConfig+0x444>
 80072ee:	e03d      	b.n	800736c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d107      	bne.n	8007308 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e038      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
 80072fc:	40023800 	.word	0x40023800
 8007300:	40007000 	.word	0x40007000
 8007304:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007308:	4b1b      	ldr	r3, [pc, #108]	@ (8007378 <HAL_RCC_OscConfig+0x4ec>)
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	2b01      	cmp	r3, #1
 8007314:	d028      	beq.n	8007368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007320:	429a      	cmp	r2, r3
 8007322:	d121      	bne.n	8007368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800732e:	429a      	cmp	r2, r3
 8007330:	d11a      	bne.n	8007368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007338:	4013      	ands	r3, r2
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800733e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007340:	4293      	cmp	r3, r2
 8007342:	d111      	bne.n	8007368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734e:	085b      	lsrs	r3, r3, #1
 8007350:	3b01      	subs	r3, #1
 8007352:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007354:	429a      	cmp	r2, r3
 8007356:	d107      	bne.n	8007368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007362:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007364:	429a      	cmp	r2, r3
 8007366:	d001      	beq.n	800736c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e000      	b.n	800736e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3718      	adds	r7, #24
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	40023800 	.word	0x40023800

0800737c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d101      	bne.n	8007390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e0cc      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007390:	4b68      	ldr	r3, [pc, #416]	@ (8007534 <HAL_RCC_ClockConfig+0x1b8>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 030f 	and.w	r3, r3, #15
 8007398:	683a      	ldr	r2, [r7, #0]
 800739a:	429a      	cmp	r2, r3
 800739c:	d90c      	bls.n	80073b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800739e:	4b65      	ldr	r3, [pc, #404]	@ (8007534 <HAL_RCC_ClockConfig+0x1b8>)
 80073a0:	683a      	ldr	r2, [r7, #0]
 80073a2:	b2d2      	uxtb	r2, r2
 80073a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073a6:	4b63      	ldr	r3, [pc, #396]	@ (8007534 <HAL_RCC_ClockConfig+0x1b8>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 030f 	and.w	r3, r3, #15
 80073ae:	683a      	ldr	r2, [r7, #0]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d001      	beq.n	80073b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e0b8      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0302 	and.w	r3, r3, #2
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d020      	beq.n	8007406 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0304 	and.w	r3, r3, #4
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d005      	beq.n	80073dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073d0:	4b59      	ldr	r3, [pc, #356]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	4a58      	ldr	r2, [pc, #352]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80073d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80073da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0308 	and.w	r3, r3, #8
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d005      	beq.n	80073f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073e8:	4b53      	ldr	r3, [pc, #332]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	4a52      	ldr	r2, [pc, #328]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80073ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80073f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073f4:	4b50      	ldr	r3, [pc, #320]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	494d      	ldr	r1, [pc, #308]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 8007402:	4313      	orrs	r3, r2
 8007404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	2b00      	cmp	r3, #0
 8007410:	d044      	beq.n	800749c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d107      	bne.n	800742a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800741a:	4b47      	ldr	r3, [pc, #284]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d119      	bne.n	800745a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e07f      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	2b02      	cmp	r3, #2
 8007430:	d003      	beq.n	800743a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007436:	2b03      	cmp	r3, #3
 8007438:	d107      	bne.n	800744a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800743a:	4b3f      	ldr	r3, [pc, #252]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007442:	2b00      	cmp	r3, #0
 8007444:	d109      	bne.n	800745a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e06f      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800744a:	4b3b      	ldr	r3, [pc, #236]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0302 	and.w	r3, r3, #2
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e067      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800745a:	4b37      	ldr	r3, [pc, #220]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f023 0203 	bic.w	r2, r3, #3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	4934      	ldr	r1, [pc, #208]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 8007468:	4313      	orrs	r3, r2
 800746a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800746c:	f7fd fd6e 	bl	8004f4c <HAL_GetTick>
 8007470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007472:	e00a      	b.n	800748a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007474:	f7fd fd6a 	bl	8004f4c <HAL_GetTick>
 8007478:	4602      	mov	r2, r0
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	1ad3      	subs	r3, r2, r3
 800747e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007482:	4293      	cmp	r3, r2
 8007484:	d901      	bls.n	800748a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	e04f      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800748a:	4b2b      	ldr	r3, [pc, #172]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f003 020c 	and.w	r2, r3, #12
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	429a      	cmp	r2, r3
 800749a:	d1eb      	bne.n	8007474 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800749c:	4b25      	ldr	r3, [pc, #148]	@ (8007534 <HAL_RCC_ClockConfig+0x1b8>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f003 030f 	and.w	r3, r3, #15
 80074a4:	683a      	ldr	r2, [r7, #0]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d20c      	bcs.n	80074c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074aa:	4b22      	ldr	r3, [pc, #136]	@ (8007534 <HAL_RCC_ClockConfig+0x1b8>)
 80074ac:	683a      	ldr	r2, [r7, #0]
 80074ae:	b2d2      	uxtb	r2, r2
 80074b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074b2:	4b20      	ldr	r3, [pc, #128]	@ (8007534 <HAL_RCC_ClockConfig+0x1b8>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 030f 	and.w	r3, r3, #15
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d001      	beq.n	80074c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e032      	b.n	800752a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d008      	beq.n	80074e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074d0:	4b19      	ldr	r3, [pc, #100]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4916      	ldr	r1, [pc, #88]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0308 	and.w	r3, r3, #8
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d009      	beq.n	8007502 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80074ee:	4b12      	ldr	r3, [pc, #72]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	00db      	lsls	r3, r3, #3
 80074fc:	490e      	ldr	r1, [pc, #56]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007502:	f000 f821 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8007506:	4602      	mov	r2, r0
 8007508:	4b0b      	ldr	r3, [pc, #44]	@ (8007538 <HAL_RCC_ClockConfig+0x1bc>)
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	091b      	lsrs	r3, r3, #4
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	490a      	ldr	r1, [pc, #40]	@ (800753c <HAL_RCC_ClockConfig+0x1c0>)
 8007514:	5ccb      	ldrb	r3, [r1, r3]
 8007516:	fa22 f303 	lsr.w	r3, r2, r3
 800751a:	4a09      	ldr	r2, [pc, #36]	@ (8007540 <HAL_RCC_ClockConfig+0x1c4>)
 800751c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800751e:	4b09      	ldr	r3, [pc, #36]	@ (8007544 <HAL_RCC_ClockConfig+0x1c8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4618      	mov	r0, r3
 8007524:	f7fd fcce 	bl	8004ec4 <HAL_InitTick>

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	40023c00 	.word	0x40023c00
 8007538:	40023800 	.word	0x40023800
 800753c:	0800af3c 	.word	0x0800af3c
 8007540:	20000b48 	.word	0x20000b48
 8007544:	20000b4c 	.word	0x20000b4c

08007548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800754c:	b090      	sub	sp, #64	@ 0x40
 800754e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007550:	2300      	movs	r3, #0
 8007552:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007554:	2300      	movs	r3, #0
 8007556:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007558:	2300      	movs	r3, #0
 800755a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800755c:	2300      	movs	r3, #0
 800755e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007560:	4b59      	ldr	r3, [pc, #356]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f003 030c 	and.w	r3, r3, #12
 8007568:	2b08      	cmp	r3, #8
 800756a:	d00d      	beq.n	8007588 <HAL_RCC_GetSysClockFreq+0x40>
 800756c:	2b08      	cmp	r3, #8
 800756e:	f200 80a1 	bhi.w	80076b4 <HAL_RCC_GetSysClockFreq+0x16c>
 8007572:	2b00      	cmp	r3, #0
 8007574:	d002      	beq.n	800757c <HAL_RCC_GetSysClockFreq+0x34>
 8007576:	2b04      	cmp	r3, #4
 8007578:	d003      	beq.n	8007582 <HAL_RCC_GetSysClockFreq+0x3a>
 800757a:	e09b      	b.n	80076b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800757c:	4b53      	ldr	r3, [pc, #332]	@ (80076cc <HAL_RCC_GetSysClockFreq+0x184>)
 800757e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007580:	e09b      	b.n	80076ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007582:	4b53      	ldr	r3, [pc, #332]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x188>)
 8007584:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007586:	e098      	b.n	80076ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007588:	4b4f      	ldr	r3, [pc, #316]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007590:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007592:	4b4d      	ldr	r3, [pc, #308]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d028      	beq.n	80075f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800759e:	4b4a      	ldr	r3, [pc, #296]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	099b      	lsrs	r3, r3, #6
 80075a4:	2200      	movs	r2, #0
 80075a6:	623b      	str	r3, [r7, #32]
 80075a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80075b0:	2100      	movs	r1, #0
 80075b2:	4b47      	ldr	r3, [pc, #284]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80075b4:	fb03 f201 	mul.w	r2, r3, r1
 80075b8:	2300      	movs	r3, #0
 80075ba:	fb00 f303 	mul.w	r3, r0, r3
 80075be:	4413      	add	r3, r2
 80075c0:	4a43      	ldr	r2, [pc, #268]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80075c2:	fba0 1202 	umull	r1, r2, r0, r2
 80075c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075c8:	460a      	mov	r2, r1
 80075ca:	62ba      	str	r2, [r7, #40]	@ 0x28
 80075cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075ce:	4413      	add	r3, r2
 80075d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d4:	2200      	movs	r2, #0
 80075d6:	61bb      	str	r3, [r7, #24]
 80075d8:	61fa      	str	r2, [r7, #28]
 80075da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80075e2:	f7f8 fe55 	bl	8000290 <__aeabi_uldivmod>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	4613      	mov	r3, r2
 80075ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075ee:	e053      	b.n	8007698 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075f0:	4b35      	ldr	r3, [pc, #212]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	099b      	lsrs	r3, r3, #6
 80075f6:	2200      	movs	r2, #0
 80075f8:	613b      	str	r3, [r7, #16]
 80075fa:	617a      	str	r2, [r7, #20]
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007602:	f04f 0b00 	mov.w	fp, #0
 8007606:	4652      	mov	r2, sl
 8007608:	465b      	mov	r3, fp
 800760a:	f04f 0000 	mov.w	r0, #0
 800760e:	f04f 0100 	mov.w	r1, #0
 8007612:	0159      	lsls	r1, r3, #5
 8007614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007618:	0150      	lsls	r0, r2, #5
 800761a:	4602      	mov	r2, r0
 800761c:	460b      	mov	r3, r1
 800761e:	ebb2 080a 	subs.w	r8, r2, sl
 8007622:	eb63 090b 	sbc.w	r9, r3, fp
 8007626:	f04f 0200 	mov.w	r2, #0
 800762a:	f04f 0300 	mov.w	r3, #0
 800762e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007632:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007636:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800763a:	ebb2 0408 	subs.w	r4, r2, r8
 800763e:	eb63 0509 	sbc.w	r5, r3, r9
 8007642:	f04f 0200 	mov.w	r2, #0
 8007646:	f04f 0300 	mov.w	r3, #0
 800764a:	00eb      	lsls	r3, r5, #3
 800764c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007650:	00e2      	lsls	r2, r4, #3
 8007652:	4614      	mov	r4, r2
 8007654:	461d      	mov	r5, r3
 8007656:	eb14 030a 	adds.w	r3, r4, sl
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	eb45 030b 	adc.w	r3, r5, fp
 8007660:	607b      	str	r3, [r7, #4]
 8007662:	f04f 0200 	mov.w	r2, #0
 8007666:	f04f 0300 	mov.w	r3, #0
 800766a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800766e:	4629      	mov	r1, r5
 8007670:	028b      	lsls	r3, r1, #10
 8007672:	4621      	mov	r1, r4
 8007674:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007678:	4621      	mov	r1, r4
 800767a:	028a      	lsls	r2, r1, #10
 800767c:	4610      	mov	r0, r2
 800767e:	4619      	mov	r1, r3
 8007680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007682:	2200      	movs	r2, #0
 8007684:	60bb      	str	r3, [r7, #8]
 8007686:	60fa      	str	r2, [r7, #12]
 8007688:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800768c:	f7f8 fe00 	bl	8000290 <__aeabi_uldivmod>
 8007690:	4602      	mov	r2, r0
 8007692:	460b      	mov	r3, r1
 8007694:	4613      	mov	r3, r2
 8007696:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007698:	4b0b      	ldr	r3, [pc, #44]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	0c1b      	lsrs	r3, r3, #16
 800769e:	f003 0303 	and.w	r3, r3, #3
 80076a2:	3301      	adds	r3, #1
 80076a4:	005b      	lsls	r3, r3, #1
 80076a6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80076a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80076aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80076b2:	e002      	b.n	80076ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80076b4:	4b05      	ldr	r3, [pc, #20]	@ (80076cc <HAL_RCC_GetSysClockFreq+0x184>)
 80076b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80076b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80076ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3740      	adds	r7, #64	@ 0x40
 80076c0:	46bd      	mov	sp, r7
 80076c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076c6:	bf00      	nop
 80076c8:	40023800 	.word	0x40023800
 80076cc:	00f42400 	.word	0x00f42400
 80076d0:	017d7840 	.word	0x017d7840

080076d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076d4:	b480      	push	{r7}
 80076d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076d8:	4b03      	ldr	r3, [pc, #12]	@ (80076e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80076da:	681b      	ldr	r3, [r3, #0]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	20000b48 	.word	0x20000b48

080076ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076f0:	f7ff fff0 	bl	80076d4 <HAL_RCC_GetHCLKFreq>
 80076f4:	4602      	mov	r2, r0
 80076f6:	4b05      	ldr	r3, [pc, #20]	@ (800770c <HAL_RCC_GetPCLK1Freq+0x20>)
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	0a9b      	lsrs	r3, r3, #10
 80076fc:	f003 0307 	and.w	r3, r3, #7
 8007700:	4903      	ldr	r1, [pc, #12]	@ (8007710 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007702:	5ccb      	ldrb	r3, [r1, r3]
 8007704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007708:	4618      	mov	r0, r3
 800770a:	bd80      	pop	{r7, pc}
 800770c:	40023800 	.word	0x40023800
 8007710:	0800af4c 	.word	0x0800af4c

08007714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007718:	f7ff ffdc 	bl	80076d4 <HAL_RCC_GetHCLKFreq>
 800771c:	4602      	mov	r2, r0
 800771e:	4b05      	ldr	r3, [pc, #20]	@ (8007734 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	0b5b      	lsrs	r3, r3, #13
 8007724:	f003 0307 	and.w	r3, r3, #7
 8007728:	4903      	ldr	r1, [pc, #12]	@ (8007738 <HAL_RCC_GetPCLK2Freq+0x24>)
 800772a:	5ccb      	ldrb	r3, [r1, r3]
 800772c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007730:	4618      	mov	r0, r3
 8007732:	bd80      	pop	{r7, pc}
 8007734:	40023800 	.word	0x40023800
 8007738:	0800af4c 	.word	0x0800af4c

0800773c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d101      	bne.n	800774e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e07b      	b.n	8007846 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007752:	2b00      	cmp	r3, #0
 8007754:	d108      	bne.n	8007768 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800775e:	d009      	beq.n	8007774 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	61da      	str	r2, [r3, #28]
 8007766:	e005      	b.n	8007774 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b00      	cmp	r3, #0
 8007784:	d106      	bne.n	8007794 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7fd f87e 	bl	8004890 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80077bc:	431a      	orrs	r2, r3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077c6:	431a      	orrs	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	431a      	orrs	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077e4:	431a      	orrs	r2, r3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	69db      	ldr	r3, [r3, #28]
 80077ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077ee:	431a      	orrs	r2, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f8:	ea42 0103 	orr.w	r1, r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007800:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	430a      	orrs	r2, r1
 800780a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	0c1b      	lsrs	r3, r3, #16
 8007812:	f003 0104 	and.w	r1, r3, #4
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781a:	f003 0210 	and.w	r2, r3, #16
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	430a      	orrs	r2, r1
 8007824:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	69da      	ldr	r2, [r3, #28]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007834:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3708      	adds	r7, #8
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b088      	sub	sp, #32
 8007852:	af00      	add	r7, sp, #0
 8007854:	60f8      	str	r0, [r7, #12]
 8007856:	60b9      	str	r1, [r7, #8]
 8007858:	603b      	str	r3, [r7, #0]
 800785a:	4613      	mov	r3, r2
 800785c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800785e:	f7fd fb75 	bl	8004f4c <HAL_GetTick>
 8007862:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007864:	88fb      	ldrh	r3, [r7, #6]
 8007866:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800786e:	b2db      	uxtb	r3, r3
 8007870:	2b01      	cmp	r3, #1
 8007872:	d001      	beq.n	8007878 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007874:	2302      	movs	r3, #2
 8007876:	e12a      	b.n	8007ace <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d002      	beq.n	8007884 <HAL_SPI_Transmit+0x36>
 800787e:	88fb      	ldrh	r3, [r7, #6]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d101      	bne.n	8007888 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e122      	b.n	8007ace <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800788e:	2b01      	cmp	r3, #1
 8007890:	d101      	bne.n	8007896 <HAL_SPI_Transmit+0x48>
 8007892:	2302      	movs	r3, #2
 8007894:	e11b      	b.n	8007ace <HAL_SPI_Transmit+0x280>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2201      	movs	r2, #1
 800789a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2203      	movs	r2, #3
 80078a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	88fa      	ldrh	r2, [r7, #6]
 80078b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	88fa      	ldrh	r2, [r7, #6]
 80078bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078e4:	d10f      	bne.n	8007906 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007904:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007910:	2b40      	cmp	r3, #64	@ 0x40
 8007912:	d007      	beq.n	8007924 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007922:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800792c:	d152      	bne.n	80079d4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d002      	beq.n	800793c <HAL_SPI_Transmit+0xee>
 8007936:	8b7b      	ldrh	r3, [r7, #26]
 8007938:	2b01      	cmp	r3, #1
 800793a:	d145      	bne.n	80079c8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007940:	881a      	ldrh	r2, [r3, #0]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800794c:	1c9a      	adds	r2, r3, #2
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007956:	b29b      	uxth	r3, r3
 8007958:	3b01      	subs	r3, #1
 800795a:	b29a      	uxth	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007960:	e032      	b.n	80079c8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	f003 0302 	and.w	r3, r3, #2
 800796c:	2b02      	cmp	r3, #2
 800796e:	d112      	bne.n	8007996 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007974:	881a      	ldrh	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007980:	1c9a      	adds	r2, r3, #2
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800798a:	b29b      	uxth	r3, r3
 800798c:	3b01      	subs	r3, #1
 800798e:	b29a      	uxth	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007994:	e018      	b.n	80079c8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007996:	f7fd fad9 	bl	8004f4c <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	683a      	ldr	r2, [r7, #0]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d803      	bhi.n	80079ae <HAL_SPI_Transmit+0x160>
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ac:	d102      	bne.n	80079b4 <HAL_SPI_Transmit+0x166>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d109      	bne.n	80079c8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2200      	movs	r2, #0
 80079c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80079c4:	2303      	movs	r3, #3
 80079c6:	e082      	b.n	8007ace <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1c7      	bne.n	8007962 <HAL_SPI_Transmit+0x114>
 80079d2:	e053      	b.n	8007a7c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d002      	beq.n	80079e2 <HAL_SPI_Transmit+0x194>
 80079dc:	8b7b      	ldrh	r3, [r7, #26]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d147      	bne.n	8007a72 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	7812      	ldrb	r2, [r2, #0]
 80079ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079f4:	1c5a      	adds	r2, r3, #1
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	3b01      	subs	r3, #1
 8007a02:	b29a      	uxth	r2, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007a08:	e033      	b.n	8007a72 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	f003 0302 	and.w	r3, r3, #2
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d113      	bne.n	8007a40 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	330c      	adds	r3, #12
 8007a22:	7812      	ldrb	r2, [r2, #0]
 8007a24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a2a:	1c5a      	adds	r2, r3, #1
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	3b01      	subs	r3, #1
 8007a38:	b29a      	uxth	r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007a3e:	e018      	b.n	8007a72 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a40:	f7fd fa84 	bl	8004f4c <HAL_GetTick>
 8007a44:	4602      	mov	r2, r0
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d803      	bhi.n	8007a58 <HAL_SPI_Transmit+0x20a>
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a56:	d102      	bne.n	8007a5e <HAL_SPI_Transmit+0x210>
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d109      	bne.n	8007a72 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	e02d      	b.n	8007ace <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1c6      	bne.n	8007a0a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a7c:	69fa      	ldr	r2, [r7, #28]
 8007a7e:	6839      	ldr	r1, [r7, #0]
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f000 fa59 	bl	8007f38 <SPI_EndRxTxTransaction>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2220      	movs	r2, #32
 8007a90:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10a      	bne.n	8007ab0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	617b      	str	r3, [r7, #20]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	617b      	str	r3, [r7, #20]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	617b      	str	r3, [r7, #20]
 8007aae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d001      	beq.n	8007acc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e000      	b.n	8007ace <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007acc:	2300      	movs	r3, #0
  }
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3720      	adds	r7, #32
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b08a      	sub	sp, #40	@ 0x28
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	60f8      	str	r0, [r7, #12]
 8007ade:	60b9      	str	r1, [r7, #8]
 8007ae0:	607a      	str	r2, [r7, #4]
 8007ae2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ae8:	f7fd fa30 	bl	8004f4c <HAL_GetTick>
 8007aec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007af4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007afc:	887b      	ldrh	r3, [r7, #2]
 8007afe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b00:	7ffb      	ldrb	r3, [r7, #31]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d00c      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x4a>
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b0c:	d106      	bne.n	8007b1c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d102      	bne.n	8007b1c <HAL_SPI_TransmitReceive+0x46>
 8007b16:	7ffb      	ldrb	r3, [r7, #31]
 8007b18:	2b04      	cmp	r3, #4
 8007b1a:	d001      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	e17f      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d005      	beq.n	8007b32 <HAL_SPI_TransmitReceive+0x5c>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d002      	beq.n	8007b32 <HAL_SPI_TransmitReceive+0x5c>
 8007b2c:	887b      	ldrh	r3, [r7, #2]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e174      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d101      	bne.n	8007b44 <HAL_SPI_TransmitReceive+0x6e>
 8007b40:	2302      	movs	r3, #2
 8007b42:	e16d      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b04      	cmp	r3, #4
 8007b56:	d003      	beq.n	8007b60 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2205      	movs	r2, #5
 8007b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	887a      	ldrh	r2, [r7, #2]
 8007b70:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	887a      	ldrh	r2, [r7, #2]
 8007b76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	68ba      	ldr	r2, [r7, #8]
 8007b7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	887a      	ldrh	r2, [r7, #2]
 8007b82:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	887a      	ldrh	r2, [r7, #2]
 8007b88:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ba0:	2b40      	cmp	r3, #64	@ 0x40
 8007ba2:	d007      	beq.n	8007bb4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bb2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bbc:	d17e      	bne.n	8007cbc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <HAL_SPI_TransmitReceive+0xf6>
 8007bc6:	8afb      	ldrh	r3, [r7, #22]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d16c      	bne.n	8007ca6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bd0:	881a      	ldrh	r2, [r3, #0]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bdc:	1c9a      	adds	r2, r3, #2
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	3b01      	subs	r3, #1
 8007bea:	b29a      	uxth	r2, r3
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bf0:	e059      	b.n	8007ca6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	f003 0302 	and.w	r3, r3, #2
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d11b      	bne.n	8007c38 <HAL_SPI_TransmitReceive+0x162>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d016      	beq.n	8007c38 <HAL_SPI_TransmitReceive+0x162>
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d113      	bne.n	8007c38 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c14:	881a      	ldrh	r2, [r3, #0]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c20:	1c9a      	adds	r2, r3, #2
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d119      	bne.n	8007c7a <HAL_SPI_TransmitReceive+0x1a4>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d014      	beq.n	8007c7a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68da      	ldr	r2, [r3, #12]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c5a:	b292      	uxth	r2, r2
 8007c5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c62:	1c9a      	adds	r2, r3, #2
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c76:	2301      	movs	r3, #1
 8007c78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c7a:	f7fd f967 	bl	8004f4c <HAL_GetTick>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	6a3b      	ldr	r3, [r7, #32]
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d80d      	bhi.n	8007ca6 <HAL_SPI_TransmitReceive+0x1d0>
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c90:	d009      	beq.n	8007ca6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e0bc      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1a0      	bne.n	8007bf2 <HAL_SPI_TransmitReceive+0x11c>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d19b      	bne.n	8007bf2 <HAL_SPI_TransmitReceive+0x11c>
 8007cba:	e082      	b.n	8007dc2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d002      	beq.n	8007cca <HAL_SPI_TransmitReceive+0x1f4>
 8007cc4:	8afb      	ldrh	r3, [r7, #22]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d171      	bne.n	8007dae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	330c      	adds	r3, #12
 8007cd4:	7812      	ldrb	r2, [r2, #0]
 8007cd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cdc:	1c5a      	adds	r2, r3, #1
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	b29a      	uxth	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cf0:	e05d      	b.n	8007dae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f003 0302 	and.w	r3, r3, #2
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	d11c      	bne.n	8007d3a <HAL_SPI_TransmitReceive+0x264>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d017      	beq.n	8007d3a <HAL_SPI_TransmitReceive+0x264>
 8007d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d114      	bne.n	8007d3a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	330c      	adds	r3, #12
 8007d1a:	7812      	ldrb	r2, [r2, #0]
 8007d1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d22:	1c5a      	adds	r2, r3, #1
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d36:	2300      	movs	r3, #0
 8007d38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	f003 0301 	and.w	r3, r3, #1
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d119      	bne.n	8007d7c <HAL_SPI_TransmitReceive+0x2a6>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d014      	beq.n	8007d7c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68da      	ldr	r2, [r3, #12]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d5c:	b2d2      	uxtb	r2, r2
 8007d5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d64:	1c5a      	adds	r2, r3, #1
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	3b01      	subs	r3, #1
 8007d72:	b29a      	uxth	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d7c:	f7fd f8e6 	bl	8004f4c <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	6a3b      	ldr	r3, [r7, #32]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d803      	bhi.n	8007d94 <HAL_SPI_TransmitReceive+0x2be>
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d92:	d102      	bne.n	8007d9a <HAL_SPI_TransmitReceive+0x2c4>
 8007d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d109      	bne.n	8007dae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e038      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d19c      	bne.n	8007cf2 <HAL_SPI_TransmitReceive+0x21c>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d197      	bne.n	8007cf2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007dc2:	6a3a      	ldr	r2, [r7, #32]
 8007dc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 f8b6 	bl	8007f38 <SPI_EndRxTxTransaction>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d008      	beq.n	8007de4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e01d      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10a      	bne.n	8007e02 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dec:	2300      	movs	r3, #0
 8007dee:	613b      	str	r3, [r7, #16]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	613b      	str	r3, [r7, #16]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	613b      	str	r3, [r7, #16]
 8007e00:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d001      	beq.n	8007e1e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	e000      	b.n	8007e20 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007e1e:	2300      	movs	r3, #0
  }
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3728      	adds	r7, #40	@ 0x28
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b088      	sub	sp, #32
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	603b      	str	r3, [r7, #0]
 8007e34:	4613      	mov	r3, r2
 8007e36:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e38:	f7fd f888 	bl	8004f4c <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e40:	1a9b      	subs	r3, r3, r2
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	4413      	add	r3, r2
 8007e46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e48:	f7fd f880 	bl	8004f4c <HAL_GetTick>
 8007e4c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e4e:	4b39      	ldr	r3, [pc, #228]	@ (8007f34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	015b      	lsls	r3, r3, #5
 8007e54:	0d1b      	lsrs	r3, r3, #20
 8007e56:	69fa      	ldr	r2, [r7, #28]
 8007e58:	fb02 f303 	mul.w	r3, r2, r3
 8007e5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e5e:	e054      	b.n	8007f0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e66:	d050      	beq.n	8007f0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e68:	f7fd f870 	bl	8004f4c <HAL_GetTick>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	69fa      	ldr	r2, [r7, #28]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d902      	bls.n	8007e7e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d13d      	bne.n	8007efa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685a      	ldr	r2, [r3, #4]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007e8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e96:	d111      	bne.n	8007ebc <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ea0:	d004      	beq.n	8007eac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eaa:	d107      	bne.n	8007ebc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007eba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ec4:	d10f      	bne.n	8007ee6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ee4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e017      	b.n	8007f2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d101      	bne.n	8007f04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f00:	2300      	movs	r3, #0
 8007f02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	3b01      	subs	r3, #1
 8007f08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	689a      	ldr	r2, [r3, #8]
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	4013      	ands	r3, r2
 8007f14:	68ba      	ldr	r2, [r7, #8]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	bf0c      	ite	eq
 8007f1a:	2301      	moveq	r3, #1
 8007f1c:	2300      	movne	r3, #0
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	461a      	mov	r2, r3
 8007f22:	79fb      	ldrb	r3, [r7, #7]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d19b      	bne.n	8007e60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	3720      	adds	r7, #32
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	bf00      	nop
 8007f34:	20000b48 	.word	0x20000b48

08007f38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b088      	sub	sp, #32
 8007f3c:	af02      	add	r7, sp, #8
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	2102      	movs	r1, #2
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f7ff ff6a 	bl	8007e28 <SPI_WaitFlagStateUntilTimeout>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d007      	beq.n	8007f6a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f5e:	f043 0220 	orr.w	r2, r3, #32
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	e032      	b.n	8007fd0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8007fd8 <SPI_EndRxTxTransaction+0xa0>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a1b      	ldr	r2, [pc, #108]	@ (8007fdc <SPI_EndRxTxTransaction+0xa4>)
 8007f70:	fba2 2303 	umull	r2, r3, r2, r3
 8007f74:	0d5b      	lsrs	r3, r3, #21
 8007f76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f7a:	fb02 f303 	mul.w	r3, r2, r3
 8007f7e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f88:	d112      	bne.n	8007fb0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	9300      	str	r3, [sp, #0]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	2200      	movs	r2, #0
 8007f92:	2180      	movs	r1, #128	@ 0x80
 8007f94:	68f8      	ldr	r0, [r7, #12]
 8007f96:	f7ff ff47 	bl	8007e28 <SPI_WaitFlagStateUntilTimeout>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d016      	beq.n	8007fce <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fa4:	f043 0220 	orr.w	r2, r3, #32
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007fac:	2303      	movs	r3, #3
 8007fae:	e00f      	b.n	8007fd0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d00a      	beq.n	8007fcc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fc6:	2b80      	cmp	r3, #128	@ 0x80
 8007fc8:	d0f2      	beq.n	8007fb0 <SPI_EndRxTxTransaction+0x78>
 8007fca:	e000      	b.n	8007fce <SPI_EndRxTxTransaction+0x96>
        break;
 8007fcc:	bf00      	nop
  }

  return HAL_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3718      	adds	r7, #24
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	20000b48 	.word	0x20000b48
 8007fdc:	165e9f81 	.word	0x165e9f81

08007fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e042      	b.n	8008078 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d106      	bne.n	800800c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7fc fd3e 	bl	8004a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2224      	movs	r2, #36	@ 0x24
 8008010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68da      	ldr	r2, [r3, #12]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 fd11 	bl	8008a4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	691a      	ldr	r2, [r3, #16]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	695a      	ldr	r2, [r3, #20]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2220      	movs	r2, #32
 8008064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08c      	sub	sp, #48	@ 0x30
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	4613      	mov	r3, r2
 800808c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b20      	cmp	r3, #32
 8008098:	d14a      	bne.n	8008130 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80080a0:	88fb      	ldrh	r3, [r7, #6]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e043      	b.n	8008132 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2201      	movs	r2, #1
 80080ae:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80080b6:	88fb      	ldrh	r3, [r7, #6]
 80080b8:	461a      	mov	r2, r3
 80080ba:	68b9      	ldr	r1, [r7, #8]
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f000 faed 	bl	800869c <UART_Start_Receive_IT>
 80080c2:	4603      	mov	r3, r0
 80080c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80080c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d12c      	bne.n	800812a <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d125      	bne.n	8008124 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080d8:	2300      	movs	r3, #0
 80080da:	613b      	str	r3, [r7, #16]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	613b      	str	r3, [r7, #16]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	613b      	str	r3, [r7, #16]
 80080ec:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	330c      	adds	r3, #12
 80080f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	e853 3f00 	ldrex	r3, [r3]
 80080fc:	617b      	str	r3, [r7, #20]
   return(result);
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f043 0310 	orr.w	r3, r3, #16
 8008104:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	330c      	adds	r3, #12
 800810c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800810e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008110:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008112:	6a39      	ldr	r1, [r7, #32]
 8008114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008116:	e841 2300 	strex	r3, r2, [r1]
 800811a:	61fb      	str	r3, [r7, #28]
   return(result);
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1e5      	bne.n	80080ee <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8008122:	e002      	b.n	800812a <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800812a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800812e:	e000      	b.n	8008132 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008130:	2302      	movs	r3, #2
  }
}
 8008132:	4618      	mov	r0, r3
 8008134:	3730      	adds	r7, #48	@ 0x30
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
	...

0800813c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b0ba      	sub	sp, #232	@ 0xe8
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008162:	2300      	movs	r3, #0
 8008164:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008168:	2300      	movs	r3, #0
 800816a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800816e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008172:	f003 030f 	and.w	r3, r3, #15
 8008176:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800817a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800817e:	2b00      	cmp	r3, #0
 8008180:	d10f      	bne.n	80081a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	d009      	beq.n	80081a2 <HAL_UART_IRQHandler+0x66>
 800818e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008192:	f003 0320 	and.w	r3, r3, #32
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 fb97 	bl	80088ce <UART_Receive_IT>
      return;
 80081a0:	e25b      	b.n	800865a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f000 80de 	beq.w	8008368 <HAL_UART_IRQHandler+0x22c>
 80081ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081b0:	f003 0301 	and.w	r3, r3, #1
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d106      	bne.n	80081c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f000 80d1 	beq.w	8008368 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ca:	f003 0301 	and.w	r3, r3, #1
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00b      	beq.n	80081ea <HAL_UART_IRQHandler+0xae>
 80081d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d005      	beq.n	80081ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e2:	f043 0201 	orr.w	r2, r3, #1
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00b      	beq.n	800820e <HAL_UART_IRQHandler+0xd2>
 80081f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081fa:	f003 0301 	and.w	r3, r3, #1
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d005      	beq.n	800820e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008206:	f043 0202 	orr.w	r2, r3, #2
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800820e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008212:	f003 0302 	and.w	r3, r3, #2
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00b      	beq.n	8008232 <HAL_UART_IRQHandler+0xf6>
 800821a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b00      	cmp	r3, #0
 8008224:	d005      	beq.n	8008232 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800822a:	f043 0204 	orr.w	r2, r3, #4
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008236:	f003 0308 	and.w	r3, r3, #8
 800823a:	2b00      	cmp	r3, #0
 800823c:	d011      	beq.n	8008262 <HAL_UART_IRQHandler+0x126>
 800823e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008242:	f003 0320 	and.w	r3, r3, #32
 8008246:	2b00      	cmp	r3, #0
 8008248:	d105      	bne.n	8008256 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800824a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	d005      	beq.n	8008262 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800825a:	f043 0208 	orr.w	r2, r3, #8
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 81f2 	beq.w	8008650 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800826c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008270:	f003 0320 	and.w	r3, r3, #32
 8008274:	2b00      	cmp	r3, #0
 8008276:	d008      	beq.n	800828a <HAL_UART_IRQHandler+0x14e>
 8008278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800827c:	f003 0320 	and.w	r3, r3, #32
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fb22 	bl	80088ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	695b      	ldr	r3, [r3, #20]
 8008290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008294:	2b40      	cmp	r3, #64	@ 0x40
 8008296:	bf0c      	ite	eq
 8008298:	2301      	moveq	r3, #1
 800829a:	2300      	movne	r3, #0
 800829c:	b2db      	uxtb	r3, r3
 800829e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082a6:	f003 0308 	and.w	r3, r3, #8
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d103      	bne.n	80082b6 <HAL_UART_IRQHandler+0x17a>
 80082ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d04f      	beq.n	8008356 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fa2a 	bl	8008710 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	695b      	ldr	r3, [r3, #20]
 80082c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082c6:	2b40      	cmp	r3, #64	@ 0x40
 80082c8:	d141      	bne.n	800834e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	3314      	adds	r3, #20
 80082d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80082d8:	e853 3f00 	ldrex	r3, [r3]
 80082dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80082e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80082e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3314      	adds	r3, #20
 80082f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80082f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80082fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008302:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008306:	e841 2300 	strex	r3, r2, [r1]
 800830a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800830e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1d9      	bne.n	80082ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800831a:	2b00      	cmp	r3, #0
 800831c:	d013      	beq.n	8008346 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008322:	4a7e      	ldr	r2, [pc, #504]	@ (800851c <HAL_UART_IRQHandler+0x3e0>)
 8008324:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800832a:	4618      	mov	r0, r3
 800832c:	f7fd faf3 	bl	8005916 <HAL_DMA_Abort_IT>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d016      	beq.n	8008364 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800833a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008340:	4610      	mov	r0, r2
 8008342:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008344:	e00e      	b.n	8008364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f99e 	bl	8008688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800834c:	e00a      	b.n	8008364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f99a 	bl	8008688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008354:	e006      	b.n	8008364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 f996 	bl	8008688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008362:	e175      	b.n	8008650 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008364:	bf00      	nop
    return;
 8008366:	e173      	b.n	8008650 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800836c:	2b01      	cmp	r3, #1
 800836e:	f040 814f 	bne.w	8008610 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008376:	f003 0310 	and.w	r3, r3, #16
 800837a:	2b00      	cmp	r3, #0
 800837c:	f000 8148 	beq.w	8008610 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008384:	f003 0310 	and.w	r3, r3, #16
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 8141 	beq.w	8008610 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800838e:	2300      	movs	r3, #0
 8008390:	60bb      	str	r3, [r7, #8]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	60bb      	str	r3, [r7, #8]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	60bb      	str	r3, [r7, #8]
 80083a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ae:	2b40      	cmp	r3, #64	@ 0x40
 80083b0:	f040 80b6 	bne.w	8008520 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	f000 8145 	beq.w	8008654 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80083ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80083d2:	429a      	cmp	r2, r3
 80083d4:	f080 813e 	bcs.w	8008654 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80083de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083e4:	69db      	ldr	r3, [r3, #28]
 80083e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083ea:	f000 8088 	beq.w	80084fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	330c      	adds	r3, #12
 80083f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80083fc:	e853 3f00 	ldrex	r3, [r3]
 8008400:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008404:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008408:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800840c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	330c      	adds	r3, #12
 8008416:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800841a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800841e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008422:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008426:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800842a:	e841 2300 	strex	r3, r2, [r1]
 800842e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008432:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1d9      	bne.n	80083ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	3314      	adds	r3, #20
 8008440:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008442:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008444:	e853 3f00 	ldrex	r3, [r3]
 8008448:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800844a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800844c:	f023 0301 	bic.w	r3, r3, #1
 8008450:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3314      	adds	r3, #20
 800845a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800845e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008462:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008464:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008466:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800846a:	e841 2300 	strex	r3, r2, [r1]
 800846e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008470:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1e1      	bne.n	800843a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3314      	adds	r3, #20
 800847c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008488:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800848c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	3314      	adds	r3, #20
 8008496:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800849a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800849c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80084a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80084a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1e3      	bne.n	8008476 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2220      	movs	r2, #32
 80084b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	330c      	adds	r3, #12
 80084c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80084cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084ce:	f023 0310 	bic.w	r3, r3, #16
 80084d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	330c      	adds	r3, #12
 80084dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80084e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80084e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80084e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084e8:	e841 2300 	strex	r3, r2, [r1]
 80084ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80084ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1e3      	bne.n	80084bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7fd f99c 	bl	8005836 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2202      	movs	r2, #2
 8008502:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800850c:	b29b      	uxth	r3, r3
 800850e:	1ad3      	subs	r3, r2, r3
 8008510:	b29b      	uxth	r3, r3
 8008512:	4619      	mov	r1, r3
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7fb f91d 	bl	8003754 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800851a:	e09b      	b.n	8008654 <HAL_UART_IRQHandler+0x518>
 800851c:	080087d7 	.word	0x080087d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008528:	b29b      	uxth	r3, r3
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008534:	b29b      	uxth	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 808e 	beq.w	8008658 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800853c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 8089 	beq.w	8008658 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	330c      	adds	r3, #12
 800854c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008550:	e853 3f00 	ldrex	r3, [r3]
 8008554:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008558:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800855c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	330c      	adds	r3, #12
 8008566:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800856a:	647a      	str	r2, [r7, #68]	@ 0x44
 800856c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e3      	bne.n	8008546 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3314      	adds	r3, #20
 8008584:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	e853 3f00 	ldrex	r3, [r3]
 800858c:	623b      	str	r3, [r7, #32]
   return(result);
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	f023 0301 	bic.w	r3, r3, #1
 8008594:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	3314      	adds	r3, #20
 800859e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80085a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80085a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085aa:	e841 2300 	strex	r3, r2, [r1]
 80085ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1e3      	bne.n	800857e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2220      	movs	r2, #32
 80085ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	330c      	adds	r3, #12
 80085ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	e853 3f00 	ldrex	r3, [r3]
 80085d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f023 0310 	bic.w	r3, r3, #16
 80085da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	330c      	adds	r3, #12
 80085e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80085e8:	61fa      	str	r2, [r7, #28]
 80085ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ec:	69b9      	ldr	r1, [r7, #24]
 80085ee:	69fa      	ldr	r2, [r7, #28]
 80085f0:	e841 2300 	strex	r3, r2, [r1]
 80085f4:	617b      	str	r3, [r7, #20]
   return(result);
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d1e3      	bne.n	80085c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2202      	movs	r2, #2
 8008600:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008602:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008606:	4619      	mov	r1, r3
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f7fb f8a3 	bl	8003754 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800860e:	e023      	b.n	8008658 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008614:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008618:	2b00      	cmp	r3, #0
 800861a:	d009      	beq.n	8008630 <HAL_UART_IRQHandler+0x4f4>
 800861c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008624:	2b00      	cmp	r3, #0
 8008626:	d003      	beq.n	8008630 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 f8e8 	bl	80087fe <UART_Transmit_IT>
    return;
 800862e:	e014      	b.n	800865a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00e      	beq.n	800865a <HAL_UART_IRQHandler+0x51e>
 800863c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008644:	2b00      	cmp	r3, #0
 8008646:	d008      	beq.n	800865a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 f928 	bl	800889e <UART_EndTransmit_IT>
    return;
 800864e:	e004      	b.n	800865a <HAL_UART_IRQHandler+0x51e>
    return;
 8008650:	bf00      	nop
 8008652:	e002      	b.n	800865a <HAL_UART_IRQHandler+0x51e>
      return;
 8008654:	bf00      	nop
 8008656:	e000      	b.n	800865a <HAL_UART_IRQHandler+0x51e>
      return;
 8008658:	bf00      	nop
  }
}
 800865a:	37e8      	adds	r7, #232	@ 0xe8
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	4613      	mov	r3, r2
 80086a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	88fa      	ldrh	r2, [r7, #6]
 80086b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	88fa      	ldrh	r2, [r7, #6]
 80086ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2200      	movs	r2, #0
 80086c0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2222      	movs	r2, #34	@ 0x22
 80086c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d007      	beq.n	80086e2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	68da      	ldr	r2, [r3, #12]
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086e0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695a      	ldr	r2, [r3, #20]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f042 0201 	orr.w	r2, r2, #1
 80086f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68da      	ldr	r2, [r3, #12]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f042 0220 	orr.w	r2, r2, #32
 8008700:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008710:	b480      	push	{r7}
 8008712:	b095      	sub	sp, #84	@ 0x54
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	330c      	adds	r3, #12
 800871e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008722:	e853 3f00 	ldrex	r3, [r3]
 8008726:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800872e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	330c      	adds	r3, #12
 8008736:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008738:	643a      	str	r2, [r7, #64]	@ 0x40
 800873a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800873e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008740:	e841 2300 	strex	r3, r2, [r1]
 8008744:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1e5      	bne.n	8008718 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	3314      	adds	r3, #20
 8008752:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008754:	6a3b      	ldr	r3, [r7, #32]
 8008756:	e853 3f00 	ldrex	r3, [r3]
 800875a:	61fb      	str	r3, [r7, #28]
   return(result);
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	f023 0301 	bic.w	r3, r3, #1
 8008762:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	3314      	adds	r3, #20
 800876a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800876c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800876e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008770:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008772:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008774:	e841 2300 	strex	r3, r2, [r1]
 8008778:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800877a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877c:	2b00      	cmp	r3, #0
 800877e:	d1e5      	bne.n	800874c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008784:	2b01      	cmp	r3, #1
 8008786:	d119      	bne.n	80087bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	330c      	adds	r3, #12
 800878e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	e853 3f00 	ldrex	r3, [r3]
 8008796:	60bb      	str	r3, [r7, #8]
   return(result);
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f023 0310 	bic.w	r3, r3, #16
 800879e:	647b      	str	r3, [r7, #68]	@ 0x44
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	330c      	adds	r3, #12
 80087a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087a8:	61ba      	str	r2, [r7, #24]
 80087aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ac:	6979      	ldr	r1, [r7, #20]
 80087ae:	69ba      	ldr	r2, [r7, #24]
 80087b0:	e841 2300 	strex	r3, r2, [r1]
 80087b4:	613b      	str	r3, [r7, #16]
   return(result);
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1e5      	bne.n	8008788 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2220      	movs	r2, #32
 80087c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80087ca:	bf00      	nop
 80087cc:	3754      	adds	r7, #84	@ 0x54
 80087ce:	46bd      	mov	sp, r7
 80087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d4:	4770      	bx	lr

080087d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087d6:	b580      	push	{r7, lr}
 80087d8:	b084      	sub	sp, #16
 80087da:	af00      	add	r7, sp, #0
 80087dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2200      	movs	r2, #0
 80087e8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2200      	movs	r2, #0
 80087ee:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087f0:	68f8      	ldr	r0, [r7, #12]
 80087f2:	f7ff ff49 	bl	8008688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087f6:	bf00      	nop
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087fe:	b480      	push	{r7}
 8008800:	b085      	sub	sp, #20
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b21      	cmp	r3, #33	@ 0x21
 8008810:	d13e      	bne.n	8008890 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800881a:	d114      	bne.n	8008846 <UART_Transmit_IT+0x48>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d110      	bne.n	8008846 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6a1b      	ldr	r3, [r3, #32]
 8008828:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	881b      	ldrh	r3, [r3, #0]
 800882e:	461a      	mov	r2, r3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008838:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	1c9a      	adds	r2, r3, #2
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	621a      	str	r2, [r3, #32]
 8008844:	e008      	b.n	8008858 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	1c59      	adds	r1, r3, #1
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	6211      	str	r1, [r2, #32]
 8008850:	781a      	ldrb	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800885c:	b29b      	uxth	r3, r3
 800885e:	3b01      	subs	r3, #1
 8008860:	b29b      	uxth	r3, r3
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	4619      	mov	r1, r3
 8008866:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10f      	bne.n	800888c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68da      	ldr	r2, [r3, #12]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800887a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68da      	ldr	r2, [r3, #12]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800888a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800888c:	2300      	movs	r3, #0
 800888e:	e000      	b.n	8008892 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008890:	2302      	movs	r3, #2
  }
}
 8008892:	4618      	mov	r0, r3
 8008894:	3714      	adds	r7, #20
 8008896:	46bd      	mov	sp, r7
 8008898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889c:	4770      	bx	lr

0800889e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800889e:	b580      	push	{r7, lr}
 80088a0:	b082      	sub	sp, #8
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	68da      	ldr	r2, [r3, #12]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2220      	movs	r2, #32
 80088ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7ff fece 	bl	8008660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3708      	adds	r7, #8
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}

080088ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b08c      	sub	sp, #48	@ 0x30
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b22      	cmp	r3, #34	@ 0x22
 80088e0:	f040 80ae 	bne.w	8008a40 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088ec:	d117      	bne.n	800891e <UART_Receive_IT+0x50>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d113      	bne.n	800891e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	b29b      	uxth	r3, r3
 8008908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800890c:	b29a      	uxth	r2, r3
 800890e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008910:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008916:	1c9a      	adds	r2, r3, #2
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	629a      	str	r2, [r3, #40]	@ 0x28
 800891c:	e026      	b.n	800896c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008922:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008924:	2300      	movs	r3, #0
 8008926:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008930:	d007      	beq.n	8008942 <UART_Receive_IT+0x74>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10a      	bne.n	8008950 <UART_Receive_IT+0x82>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d106      	bne.n	8008950 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	b2da      	uxtb	r2, r3
 800894a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800894c:	701a      	strb	r2, [r3, #0]
 800894e:	e008      	b.n	8008962 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	b2db      	uxtb	r3, r3
 8008958:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800895c:	b2da      	uxtb	r2, r3
 800895e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008960:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008966:	1c5a      	adds	r2, r3, #1
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008970:	b29b      	uxth	r3, r3
 8008972:	3b01      	subs	r3, #1
 8008974:	b29b      	uxth	r3, r3
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	4619      	mov	r1, r3
 800897a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800897c:	2b00      	cmp	r3, #0
 800897e:	d15d      	bne.n	8008a3c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68da      	ldr	r2, [r3, #12]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f022 0220 	bic.w	r2, r2, #32
 800898e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68da      	ldr	r2, [r3, #12]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800899e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	695a      	ldr	r2, [r3, #20]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f022 0201 	bic.w	r2, r2, #1
 80089ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2220      	movs	r2, #32
 80089b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d135      	bne.n	8008a32 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	330c      	adds	r3, #12
 80089d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	e853 3f00 	ldrex	r3, [r3]
 80089da:	613b      	str	r3, [r7, #16]
   return(result);
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	f023 0310 	bic.w	r3, r3, #16
 80089e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	330c      	adds	r3, #12
 80089ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089ec:	623a      	str	r2, [r7, #32]
 80089ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f0:	69f9      	ldr	r1, [r7, #28]
 80089f2:	6a3a      	ldr	r2, [r7, #32]
 80089f4:	e841 2300 	strex	r3, r2, [r1]
 80089f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1e5      	bne.n	80089cc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f003 0310 	and.w	r3, r3, #16
 8008a0a:	2b10      	cmp	r3, #16
 8008a0c:	d10a      	bne.n	8008a24 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a0e:	2300      	movs	r3, #0
 8008a10:	60fb      	str	r3, [r7, #12]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	60fb      	str	r3, [r7, #12]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	60fb      	str	r3, [r7, #12]
 8008a22:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a28:	4619      	mov	r1, r3
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f7fa fe92 	bl	8003754 <HAL_UARTEx_RxEventCallback>
 8008a30:	e002      	b.n	8008a38 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f7ff fe1e 	bl	8008674 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	e002      	b.n	8008a42 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	e000      	b.n	8008a42 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a40:	2302      	movs	r3, #2
  }
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3730      	adds	r7, #48	@ 0x30
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
	...

08008a4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a50:	b0c0      	sub	sp, #256	@ 0x100
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	691b      	ldr	r3, [r3, #16]
 8008a60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a68:	68d9      	ldr	r1, [r3, #12]
 8008a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	ea40 0301 	orr.w	r3, r0, r1
 8008a74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a7a:	689a      	ldr	r2, [r3, #8]
 8008a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	431a      	orrs	r2, r3
 8008a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008aa4:	f021 010c 	bic.w	r1, r1, #12
 8008aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008ab2:	430b      	orrs	r3, r1
 8008ab4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac6:	6999      	ldr	r1, [r3, #24]
 8008ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	ea40 0301 	orr.w	r3, r0, r1
 8008ad2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	4b8f      	ldr	r3, [pc, #572]	@ (8008d18 <UART_SetConfig+0x2cc>)
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d005      	beq.n	8008aec <UART_SetConfig+0xa0>
 8008ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8008d1c <UART_SetConfig+0x2d0>)
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d104      	bne.n	8008af6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008aec:	f7fe fe12 	bl	8007714 <HAL_RCC_GetPCLK2Freq>
 8008af0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008af4:	e003      	b.n	8008afe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008af6:	f7fe fdf9 	bl	80076ec <HAL_RCC_GetPCLK1Freq>
 8008afa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b02:	69db      	ldr	r3, [r3, #28]
 8008b04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b08:	f040 810c 	bne.w	8008d24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b10:	2200      	movs	r2, #0
 8008b12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b1e:	4622      	mov	r2, r4
 8008b20:	462b      	mov	r3, r5
 8008b22:	1891      	adds	r1, r2, r2
 8008b24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b26:	415b      	adcs	r3, r3
 8008b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b2e:	4621      	mov	r1, r4
 8008b30:	eb12 0801 	adds.w	r8, r2, r1
 8008b34:	4629      	mov	r1, r5
 8008b36:	eb43 0901 	adc.w	r9, r3, r1
 8008b3a:	f04f 0200 	mov.w	r2, #0
 8008b3e:	f04f 0300 	mov.w	r3, #0
 8008b42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b4e:	4690      	mov	r8, r2
 8008b50:	4699      	mov	r9, r3
 8008b52:	4623      	mov	r3, r4
 8008b54:	eb18 0303 	adds.w	r3, r8, r3
 8008b58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b5c:	462b      	mov	r3, r5
 8008b5e:	eb49 0303 	adc.w	r3, r9, r3
 8008b62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008b76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	18db      	adds	r3, r3, r3
 8008b7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b80:	4613      	mov	r3, r2
 8008b82:	eb42 0303 	adc.w	r3, r2, r3
 8008b86:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008b8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b90:	f7f7 fb7e 	bl	8000290 <__aeabi_uldivmod>
 8008b94:	4602      	mov	r2, r0
 8008b96:	460b      	mov	r3, r1
 8008b98:	4b61      	ldr	r3, [pc, #388]	@ (8008d20 <UART_SetConfig+0x2d4>)
 8008b9a:	fba3 2302 	umull	r2, r3, r3, r2
 8008b9e:	095b      	lsrs	r3, r3, #5
 8008ba0:	011c      	lsls	r4, r3, #4
 8008ba2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008bac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008bb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008bb4:	4642      	mov	r2, r8
 8008bb6:	464b      	mov	r3, r9
 8008bb8:	1891      	adds	r1, r2, r2
 8008bba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008bbc:	415b      	adcs	r3, r3
 8008bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bc0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008bc4:	4641      	mov	r1, r8
 8008bc6:	eb12 0a01 	adds.w	sl, r2, r1
 8008bca:	4649      	mov	r1, r9
 8008bcc:	eb43 0b01 	adc.w	fp, r3, r1
 8008bd0:	f04f 0200 	mov.w	r2, #0
 8008bd4:	f04f 0300 	mov.w	r3, #0
 8008bd8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bdc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008be0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008be4:	4692      	mov	sl, r2
 8008be6:	469b      	mov	fp, r3
 8008be8:	4643      	mov	r3, r8
 8008bea:	eb1a 0303 	adds.w	r3, sl, r3
 8008bee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bf2:	464b      	mov	r3, r9
 8008bf4:	eb4b 0303 	adc.w	r3, fp, r3
 8008bf8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c10:	460b      	mov	r3, r1
 8008c12:	18db      	adds	r3, r3, r3
 8008c14:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c16:	4613      	mov	r3, r2
 8008c18:	eb42 0303 	adc.w	r3, r2, r3
 8008c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c26:	f7f7 fb33 	bl	8000290 <__aeabi_uldivmod>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	4611      	mov	r1, r2
 8008c30:	4b3b      	ldr	r3, [pc, #236]	@ (8008d20 <UART_SetConfig+0x2d4>)
 8008c32:	fba3 2301 	umull	r2, r3, r3, r1
 8008c36:	095b      	lsrs	r3, r3, #5
 8008c38:	2264      	movs	r2, #100	@ 0x64
 8008c3a:	fb02 f303 	mul.w	r3, r2, r3
 8008c3e:	1acb      	subs	r3, r1, r3
 8008c40:	00db      	lsls	r3, r3, #3
 8008c42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c46:	4b36      	ldr	r3, [pc, #216]	@ (8008d20 <UART_SetConfig+0x2d4>)
 8008c48:	fba3 2302 	umull	r2, r3, r3, r2
 8008c4c:	095b      	lsrs	r3, r3, #5
 8008c4e:	005b      	lsls	r3, r3, #1
 8008c50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008c54:	441c      	add	r4, r3
 8008c56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008c64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008c68:	4642      	mov	r2, r8
 8008c6a:	464b      	mov	r3, r9
 8008c6c:	1891      	adds	r1, r2, r2
 8008c6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008c70:	415b      	adcs	r3, r3
 8008c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008c78:	4641      	mov	r1, r8
 8008c7a:	1851      	adds	r1, r2, r1
 8008c7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8008c7e:	4649      	mov	r1, r9
 8008c80:	414b      	adcs	r3, r1
 8008c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c84:	f04f 0200 	mov.w	r2, #0
 8008c88:	f04f 0300 	mov.w	r3, #0
 8008c8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c90:	4659      	mov	r1, fp
 8008c92:	00cb      	lsls	r3, r1, #3
 8008c94:	4651      	mov	r1, sl
 8008c96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c9a:	4651      	mov	r1, sl
 8008c9c:	00ca      	lsls	r2, r1, #3
 8008c9e:	4610      	mov	r0, r2
 8008ca0:	4619      	mov	r1, r3
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	4642      	mov	r2, r8
 8008ca6:	189b      	adds	r3, r3, r2
 8008ca8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008cac:	464b      	mov	r3, r9
 8008cae:	460a      	mov	r2, r1
 8008cb0:	eb42 0303 	adc.w	r3, r2, r3
 8008cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008cc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008cc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008ccc:	460b      	mov	r3, r1
 8008cce:	18db      	adds	r3, r3, r3
 8008cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	eb42 0303 	adc.w	r3, r2, r3
 8008cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008cde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008ce2:	f7f7 fad5 	bl	8000290 <__aeabi_uldivmod>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	460b      	mov	r3, r1
 8008cea:	4b0d      	ldr	r3, [pc, #52]	@ (8008d20 <UART_SetConfig+0x2d4>)
 8008cec:	fba3 1302 	umull	r1, r3, r3, r2
 8008cf0:	095b      	lsrs	r3, r3, #5
 8008cf2:	2164      	movs	r1, #100	@ 0x64
 8008cf4:	fb01 f303 	mul.w	r3, r1, r3
 8008cf8:	1ad3      	subs	r3, r2, r3
 8008cfa:	00db      	lsls	r3, r3, #3
 8008cfc:	3332      	adds	r3, #50	@ 0x32
 8008cfe:	4a08      	ldr	r2, [pc, #32]	@ (8008d20 <UART_SetConfig+0x2d4>)
 8008d00:	fba2 2303 	umull	r2, r3, r2, r3
 8008d04:	095b      	lsrs	r3, r3, #5
 8008d06:	f003 0207 	and.w	r2, r3, #7
 8008d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4422      	add	r2, r4
 8008d12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d14:	e106      	b.n	8008f24 <UART_SetConfig+0x4d8>
 8008d16:	bf00      	nop
 8008d18:	40011000 	.word	0x40011000
 8008d1c:	40011400 	.word	0x40011400
 8008d20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d2e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d36:	4642      	mov	r2, r8
 8008d38:	464b      	mov	r3, r9
 8008d3a:	1891      	adds	r1, r2, r2
 8008d3c:	6239      	str	r1, [r7, #32]
 8008d3e:	415b      	adcs	r3, r3
 8008d40:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d46:	4641      	mov	r1, r8
 8008d48:	1854      	adds	r4, r2, r1
 8008d4a:	4649      	mov	r1, r9
 8008d4c:	eb43 0501 	adc.w	r5, r3, r1
 8008d50:	f04f 0200 	mov.w	r2, #0
 8008d54:	f04f 0300 	mov.w	r3, #0
 8008d58:	00eb      	lsls	r3, r5, #3
 8008d5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d5e:	00e2      	lsls	r2, r4, #3
 8008d60:	4614      	mov	r4, r2
 8008d62:	461d      	mov	r5, r3
 8008d64:	4643      	mov	r3, r8
 8008d66:	18e3      	adds	r3, r4, r3
 8008d68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d6c:	464b      	mov	r3, r9
 8008d6e:	eb45 0303 	adc.w	r3, r5, r3
 8008d72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d86:	f04f 0200 	mov.w	r2, #0
 8008d8a:	f04f 0300 	mov.w	r3, #0
 8008d8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d92:	4629      	mov	r1, r5
 8008d94:	008b      	lsls	r3, r1, #2
 8008d96:	4621      	mov	r1, r4
 8008d98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	008a      	lsls	r2, r1, #2
 8008da0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008da4:	f7f7 fa74 	bl	8000290 <__aeabi_uldivmod>
 8008da8:	4602      	mov	r2, r0
 8008daa:	460b      	mov	r3, r1
 8008dac:	4b60      	ldr	r3, [pc, #384]	@ (8008f30 <UART_SetConfig+0x4e4>)
 8008dae:	fba3 2302 	umull	r2, r3, r3, r2
 8008db2:	095b      	lsrs	r3, r3, #5
 8008db4:	011c      	lsls	r4, r3, #4
 8008db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008dc0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008dc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008dc8:	4642      	mov	r2, r8
 8008dca:	464b      	mov	r3, r9
 8008dcc:	1891      	adds	r1, r2, r2
 8008dce:	61b9      	str	r1, [r7, #24]
 8008dd0:	415b      	adcs	r3, r3
 8008dd2:	61fb      	str	r3, [r7, #28]
 8008dd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dd8:	4641      	mov	r1, r8
 8008dda:	1851      	adds	r1, r2, r1
 8008ddc:	6139      	str	r1, [r7, #16]
 8008dde:	4649      	mov	r1, r9
 8008de0:	414b      	adcs	r3, r1
 8008de2:	617b      	str	r3, [r7, #20]
 8008de4:	f04f 0200 	mov.w	r2, #0
 8008de8:	f04f 0300 	mov.w	r3, #0
 8008dec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008df0:	4659      	mov	r1, fp
 8008df2:	00cb      	lsls	r3, r1, #3
 8008df4:	4651      	mov	r1, sl
 8008df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dfa:	4651      	mov	r1, sl
 8008dfc:	00ca      	lsls	r2, r1, #3
 8008dfe:	4610      	mov	r0, r2
 8008e00:	4619      	mov	r1, r3
 8008e02:	4603      	mov	r3, r0
 8008e04:	4642      	mov	r2, r8
 8008e06:	189b      	adds	r3, r3, r2
 8008e08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e0c:	464b      	mov	r3, r9
 8008e0e:	460a      	mov	r2, r1
 8008e10:	eb42 0303 	adc.w	r3, r2, r3
 8008e14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e24:	f04f 0200 	mov.w	r2, #0
 8008e28:	f04f 0300 	mov.w	r3, #0
 8008e2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e30:	4649      	mov	r1, r9
 8008e32:	008b      	lsls	r3, r1, #2
 8008e34:	4641      	mov	r1, r8
 8008e36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e3a:	4641      	mov	r1, r8
 8008e3c:	008a      	lsls	r2, r1, #2
 8008e3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e42:	f7f7 fa25 	bl	8000290 <__aeabi_uldivmod>
 8008e46:	4602      	mov	r2, r0
 8008e48:	460b      	mov	r3, r1
 8008e4a:	4611      	mov	r1, r2
 8008e4c:	4b38      	ldr	r3, [pc, #224]	@ (8008f30 <UART_SetConfig+0x4e4>)
 8008e4e:	fba3 2301 	umull	r2, r3, r3, r1
 8008e52:	095b      	lsrs	r3, r3, #5
 8008e54:	2264      	movs	r2, #100	@ 0x64
 8008e56:	fb02 f303 	mul.w	r3, r2, r3
 8008e5a:	1acb      	subs	r3, r1, r3
 8008e5c:	011b      	lsls	r3, r3, #4
 8008e5e:	3332      	adds	r3, #50	@ 0x32
 8008e60:	4a33      	ldr	r2, [pc, #204]	@ (8008f30 <UART_SetConfig+0x4e4>)
 8008e62:	fba2 2303 	umull	r2, r3, r2, r3
 8008e66:	095b      	lsrs	r3, r3, #5
 8008e68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e6c:	441c      	add	r4, r3
 8008e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e72:	2200      	movs	r2, #0
 8008e74:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e76:	677a      	str	r2, [r7, #116]	@ 0x74
 8008e78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008e7c:	4642      	mov	r2, r8
 8008e7e:	464b      	mov	r3, r9
 8008e80:	1891      	adds	r1, r2, r2
 8008e82:	60b9      	str	r1, [r7, #8]
 8008e84:	415b      	adcs	r3, r3
 8008e86:	60fb      	str	r3, [r7, #12]
 8008e88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e8c:	4641      	mov	r1, r8
 8008e8e:	1851      	adds	r1, r2, r1
 8008e90:	6039      	str	r1, [r7, #0]
 8008e92:	4649      	mov	r1, r9
 8008e94:	414b      	adcs	r3, r1
 8008e96:	607b      	str	r3, [r7, #4]
 8008e98:	f04f 0200 	mov.w	r2, #0
 8008e9c:	f04f 0300 	mov.w	r3, #0
 8008ea0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ea4:	4659      	mov	r1, fp
 8008ea6:	00cb      	lsls	r3, r1, #3
 8008ea8:	4651      	mov	r1, sl
 8008eaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008eae:	4651      	mov	r1, sl
 8008eb0:	00ca      	lsls	r2, r1, #3
 8008eb2:	4610      	mov	r0, r2
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	4642      	mov	r2, r8
 8008eba:	189b      	adds	r3, r3, r2
 8008ebc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ebe:	464b      	mov	r3, r9
 8008ec0:	460a      	mov	r2, r1
 8008ec2:	eb42 0303 	adc.w	r3, r2, r3
 8008ec6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ed2:	667a      	str	r2, [r7, #100]	@ 0x64
 8008ed4:	f04f 0200 	mov.w	r2, #0
 8008ed8:	f04f 0300 	mov.w	r3, #0
 8008edc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	008b      	lsls	r3, r1, #2
 8008ee4:	4641      	mov	r1, r8
 8008ee6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008eea:	4641      	mov	r1, r8
 8008eec:	008a      	lsls	r2, r1, #2
 8008eee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008ef2:	f7f7 f9cd 	bl	8000290 <__aeabi_uldivmod>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	460b      	mov	r3, r1
 8008efa:	4b0d      	ldr	r3, [pc, #52]	@ (8008f30 <UART_SetConfig+0x4e4>)
 8008efc:	fba3 1302 	umull	r1, r3, r3, r2
 8008f00:	095b      	lsrs	r3, r3, #5
 8008f02:	2164      	movs	r1, #100	@ 0x64
 8008f04:	fb01 f303 	mul.w	r3, r1, r3
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	011b      	lsls	r3, r3, #4
 8008f0c:	3332      	adds	r3, #50	@ 0x32
 8008f0e:	4a08      	ldr	r2, [pc, #32]	@ (8008f30 <UART_SetConfig+0x4e4>)
 8008f10:	fba2 2303 	umull	r2, r3, r2, r3
 8008f14:	095b      	lsrs	r3, r3, #5
 8008f16:	f003 020f 	and.w	r2, r3, #15
 8008f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4422      	add	r2, r4
 8008f22:	609a      	str	r2, [r3, #8]
}
 8008f24:	bf00      	nop
 8008f26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f30:	51eb851f 	.word	0x51eb851f

08008f34 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008f38:	4904      	ldr	r1, [pc, #16]	@ (8008f4c <MX_FATFS_Init+0x18>)
 8008f3a:	4805      	ldr	r0, [pc, #20]	@ (8008f50 <MX_FATFS_Init+0x1c>)
 8008f3c:	f000 f8b0 	bl	80090a0 <FATFS_LinkDriver>
 8008f40:	4603      	mov	r3, r0
 8008f42:	461a      	mov	r2, r3
 8008f44:	4b03      	ldr	r3, [pc, #12]	@ (8008f54 <MX_FATFS_Init+0x20>)
 8008f46:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008f48:	bf00      	nop
 8008f4a:	bd80      	pop	{r7, pc}
 8008f4c:	20001a30 	.word	0x20001a30
 8008f50:	20000b54 	.word	0x20000b54
 8008f54:	20001a2c 	.word	0x20001a2c

08008f58 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	4603      	mov	r3, r0
 8008f60:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008f62:	4b06      	ldr	r3, [pc, #24]	@ (8008f7c <USER_initialize+0x24>)
 8008f64:	2201      	movs	r2, #1
 8008f66:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008f68:	4b04      	ldr	r3, [pc, #16]	@ (8008f7c <USER_initialize+0x24>)
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	370c      	adds	r7, #12
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	20000b51 	.word	0x20000b51

08008f80 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	4603      	mov	r3, r0
 8008f88:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8008f8a:	4b06      	ldr	r3, [pc, #24]	@ (8008fa4 <USER_status+0x24>)
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008f90:	4b04      	ldr	r3, [pc, #16]	@ (8008fa4 <USER_status+0x24>)
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	370c      	adds	r7, #12
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	20000b51 	.word	0x20000b51

08008fa8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60b9      	str	r1, [r7, #8]
 8008fb0:	607a      	str	r2, [r7, #4]
 8008fb2:	603b      	str	r3, [r7, #0]
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8008fb8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3714      	adds	r7, #20
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b085      	sub	sp, #20
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
 8008fd0:	603b      	str	r3, [r7, #0]
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8008fd6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3714      	adds	r7, #20
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b085      	sub	sp, #20
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	4603      	mov	r3, r0
 8008fec:	603a      	str	r2, [r7, #0]
 8008fee:	71fb      	strb	r3, [r7, #7]
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	73fb      	strb	r3, [r7, #15]
    return res;
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3714      	adds	r7, #20
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr
	...

08009008 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	4613      	mov	r3, r2
 8009014:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009016:	2301      	movs	r3, #1
 8009018:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800901a:	2300      	movs	r3, #0
 800901c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800901e:	4b1f      	ldr	r3, [pc, #124]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009020:	7a5b      	ldrb	r3, [r3, #9]
 8009022:	b2db      	uxtb	r3, r3
 8009024:	2b00      	cmp	r3, #0
 8009026:	d131      	bne.n	800908c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009028:	4b1c      	ldr	r3, [pc, #112]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 800902a:	7a5b      	ldrb	r3, [r3, #9]
 800902c:	b2db      	uxtb	r3, r3
 800902e:	461a      	mov	r2, r3
 8009030:	4b1a      	ldr	r3, [pc, #104]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009032:	2100      	movs	r1, #0
 8009034:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009036:	4b19      	ldr	r3, [pc, #100]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009038:	7a5b      	ldrb	r3, [r3, #9]
 800903a:	b2db      	uxtb	r3, r3
 800903c:	4a17      	ldr	r2, [pc, #92]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	4413      	add	r3, r2
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009046:	4b15      	ldr	r3, [pc, #84]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009048:	7a5b      	ldrb	r3, [r3, #9]
 800904a:	b2db      	uxtb	r3, r3
 800904c:	461a      	mov	r2, r3
 800904e:	4b13      	ldr	r3, [pc, #76]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009050:	4413      	add	r3, r2
 8009052:	79fa      	ldrb	r2, [r7, #7]
 8009054:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009056:	4b11      	ldr	r3, [pc, #68]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009058:	7a5b      	ldrb	r3, [r3, #9]
 800905a:	b2db      	uxtb	r3, r3
 800905c:	1c5a      	adds	r2, r3, #1
 800905e:	b2d1      	uxtb	r1, r2
 8009060:	4a0e      	ldr	r2, [pc, #56]	@ (800909c <FATFS_LinkDriverEx+0x94>)
 8009062:	7251      	strb	r1, [r2, #9]
 8009064:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009066:	7dbb      	ldrb	r3, [r7, #22]
 8009068:	3330      	adds	r3, #48	@ 0x30
 800906a:	b2da      	uxtb	r2, r3
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	3301      	adds	r3, #1
 8009074:	223a      	movs	r2, #58	@ 0x3a
 8009076:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	3302      	adds	r3, #2
 800907c:	222f      	movs	r2, #47	@ 0x2f
 800907e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	3303      	adds	r3, #3
 8009084:	2200      	movs	r2, #0
 8009086:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009088:	2300      	movs	r3, #0
 800908a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800908c:	7dfb      	ldrb	r3, [r7, #23]
}
 800908e:	4618      	mov	r0, r3
 8009090:	371c      	adds	r7, #28
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	20001a34 	.word	0x20001a34

080090a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80090aa:	2200      	movs	r2, #0
 80090ac:	6839      	ldr	r1, [r7, #0]
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f7ff ffaa 	bl	8009008 <FATFS_LinkDriverEx>
 80090b4:	4603      	mov	r3, r0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3708      	adds	r7, #8
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
	...

080090c0 <malloc>:
 80090c0:	4b02      	ldr	r3, [pc, #8]	@ (80090cc <malloc+0xc>)
 80090c2:	4601      	mov	r1, r0
 80090c4:	6818      	ldr	r0, [r3, #0]
 80090c6:	f000 b82d 	b.w	8009124 <_malloc_r>
 80090ca:	bf00      	nop
 80090cc:	20000b68 	.word	0x20000b68

080090d0 <free>:
 80090d0:	4b02      	ldr	r3, [pc, #8]	@ (80090dc <free+0xc>)
 80090d2:	4601      	mov	r1, r0
 80090d4:	6818      	ldr	r0, [r3, #0]
 80090d6:	f000 b959 	b.w	800938c <_free_r>
 80090da:	bf00      	nop
 80090dc:	20000b68 	.word	0x20000b68

080090e0 <sbrk_aligned>:
 80090e0:	b570      	push	{r4, r5, r6, lr}
 80090e2:	4e0f      	ldr	r6, [pc, #60]	@ (8009120 <sbrk_aligned+0x40>)
 80090e4:	460c      	mov	r4, r1
 80090e6:	6831      	ldr	r1, [r6, #0]
 80090e8:	4605      	mov	r5, r0
 80090ea:	b911      	cbnz	r1, 80090f2 <sbrk_aligned+0x12>
 80090ec:	f000 f912 	bl	8009314 <_sbrk_r>
 80090f0:	6030      	str	r0, [r6, #0]
 80090f2:	4621      	mov	r1, r4
 80090f4:	4628      	mov	r0, r5
 80090f6:	f000 f90d 	bl	8009314 <_sbrk_r>
 80090fa:	1c43      	adds	r3, r0, #1
 80090fc:	d103      	bne.n	8009106 <sbrk_aligned+0x26>
 80090fe:	f04f 34ff 	mov.w	r4, #4294967295
 8009102:	4620      	mov	r0, r4
 8009104:	bd70      	pop	{r4, r5, r6, pc}
 8009106:	1cc4      	adds	r4, r0, #3
 8009108:	f024 0403 	bic.w	r4, r4, #3
 800910c:	42a0      	cmp	r0, r4
 800910e:	d0f8      	beq.n	8009102 <sbrk_aligned+0x22>
 8009110:	1a21      	subs	r1, r4, r0
 8009112:	4628      	mov	r0, r5
 8009114:	f000 f8fe 	bl	8009314 <_sbrk_r>
 8009118:	3001      	adds	r0, #1
 800911a:	d1f2      	bne.n	8009102 <sbrk_aligned+0x22>
 800911c:	e7ef      	b.n	80090fe <sbrk_aligned+0x1e>
 800911e:	bf00      	nop
 8009120:	20001a40 	.word	0x20001a40

08009124 <_malloc_r>:
 8009124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009128:	1ccd      	adds	r5, r1, #3
 800912a:	f025 0503 	bic.w	r5, r5, #3
 800912e:	3508      	adds	r5, #8
 8009130:	2d0c      	cmp	r5, #12
 8009132:	bf38      	it	cc
 8009134:	250c      	movcc	r5, #12
 8009136:	2d00      	cmp	r5, #0
 8009138:	4606      	mov	r6, r0
 800913a:	db01      	blt.n	8009140 <_malloc_r+0x1c>
 800913c:	42a9      	cmp	r1, r5
 800913e:	d904      	bls.n	800914a <_malloc_r+0x26>
 8009140:	230c      	movs	r3, #12
 8009142:	6033      	str	r3, [r6, #0]
 8009144:	2000      	movs	r0, #0
 8009146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800914a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009220 <_malloc_r+0xfc>
 800914e:	f000 f869 	bl	8009224 <__malloc_lock>
 8009152:	f8d8 3000 	ldr.w	r3, [r8]
 8009156:	461c      	mov	r4, r3
 8009158:	bb44      	cbnz	r4, 80091ac <_malloc_r+0x88>
 800915a:	4629      	mov	r1, r5
 800915c:	4630      	mov	r0, r6
 800915e:	f7ff ffbf 	bl	80090e0 <sbrk_aligned>
 8009162:	1c43      	adds	r3, r0, #1
 8009164:	4604      	mov	r4, r0
 8009166:	d158      	bne.n	800921a <_malloc_r+0xf6>
 8009168:	f8d8 4000 	ldr.w	r4, [r8]
 800916c:	4627      	mov	r7, r4
 800916e:	2f00      	cmp	r7, #0
 8009170:	d143      	bne.n	80091fa <_malloc_r+0xd6>
 8009172:	2c00      	cmp	r4, #0
 8009174:	d04b      	beq.n	800920e <_malloc_r+0xea>
 8009176:	6823      	ldr	r3, [r4, #0]
 8009178:	4639      	mov	r1, r7
 800917a:	4630      	mov	r0, r6
 800917c:	eb04 0903 	add.w	r9, r4, r3
 8009180:	f000 f8c8 	bl	8009314 <_sbrk_r>
 8009184:	4581      	cmp	r9, r0
 8009186:	d142      	bne.n	800920e <_malloc_r+0xea>
 8009188:	6821      	ldr	r1, [r4, #0]
 800918a:	1a6d      	subs	r5, r5, r1
 800918c:	4629      	mov	r1, r5
 800918e:	4630      	mov	r0, r6
 8009190:	f7ff ffa6 	bl	80090e0 <sbrk_aligned>
 8009194:	3001      	adds	r0, #1
 8009196:	d03a      	beq.n	800920e <_malloc_r+0xea>
 8009198:	6823      	ldr	r3, [r4, #0]
 800919a:	442b      	add	r3, r5
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	f8d8 3000 	ldr.w	r3, [r8]
 80091a2:	685a      	ldr	r2, [r3, #4]
 80091a4:	bb62      	cbnz	r2, 8009200 <_malloc_r+0xdc>
 80091a6:	f8c8 7000 	str.w	r7, [r8]
 80091aa:	e00f      	b.n	80091cc <_malloc_r+0xa8>
 80091ac:	6822      	ldr	r2, [r4, #0]
 80091ae:	1b52      	subs	r2, r2, r5
 80091b0:	d420      	bmi.n	80091f4 <_malloc_r+0xd0>
 80091b2:	2a0b      	cmp	r2, #11
 80091b4:	d917      	bls.n	80091e6 <_malloc_r+0xc2>
 80091b6:	1961      	adds	r1, r4, r5
 80091b8:	42a3      	cmp	r3, r4
 80091ba:	6025      	str	r5, [r4, #0]
 80091bc:	bf18      	it	ne
 80091be:	6059      	strne	r1, [r3, #4]
 80091c0:	6863      	ldr	r3, [r4, #4]
 80091c2:	bf08      	it	eq
 80091c4:	f8c8 1000 	streq.w	r1, [r8]
 80091c8:	5162      	str	r2, [r4, r5]
 80091ca:	604b      	str	r3, [r1, #4]
 80091cc:	4630      	mov	r0, r6
 80091ce:	f000 f82f 	bl	8009230 <__malloc_unlock>
 80091d2:	f104 000b 	add.w	r0, r4, #11
 80091d6:	1d23      	adds	r3, r4, #4
 80091d8:	f020 0007 	bic.w	r0, r0, #7
 80091dc:	1ac2      	subs	r2, r0, r3
 80091de:	bf1c      	itt	ne
 80091e0:	1a1b      	subne	r3, r3, r0
 80091e2:	50a3      	strne	r3, [r4, r2]
 80091e4:	e7af      	b.n	8009146 <_malloc_r+0x22>
 80091e6:	6862      	ldr	r2, [r4, #4]
 80091e8:	42a3      	cmp	r3, r4
 80091ea:	bf0c      	ite	eq
 80091ec:	f8c8 2000 	streq.w	r2, [r8]
 80091f0:	605a      	strne	r2, [r3, #4]
 80091f2:	e7eb      	b.n	80091cc <_malloc_r+0xa8>
 80091f4:	4623      	mov	r3, r4
 80091f6:	6864      	ldr	r4, [r4, #4]
 80091f8:	e7ae      	b.n	8009158 <_malloc_r+0x34>
 80091fa:	463c      	mov	r4, r7
 80091fc:	687f      	ldr	r7, [r7, #4]
 80091fe:	e7b6      	b.n	800916e <_malloc_r+0x4a>
 8009200:	461a      	mov	r2, r3
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	42a3      	cmp	r3, r4
 8009206:	d1fb      	bne.n	8009200 <_malloc_r+0xdc>
 8009208:	2300      	movs	r3, #0
 800920a:	6053      	str	r3, [r2, #4]
 800920c:	e7de      	b.n	80091cc <_malloc_r+0xa8>
 800920e:	230c      	movs	r3, #12
 8009210:	6033      	str	r3, [r6, #0]
 8009212:	4630      	mov	r0, r6
 8009214:	f000 f80c 	bl	8009230 <__malloc_unlock>
 8009218:	e794      	b.n	8009144 <_malloc_r+0x20>
 800921a:	6005      	str	r5, [r0, #0]
 800921c:	e7d6      	b.n	80091cc <_malloc_r+0xa8>
 800921e:	bf00      	nop
 8009220:	20001a44 	.word	0x20001a44

08009224 <__malloc_lock>:
 8009224:	4801      	ldr	r0, [pc, #4]	@ (800922c <__malloc_lock+0x8>)
 8009226:	f000 b8af 	b.w	8009388 <__retarget_lock_acquire_recursive>
 800922a:	bf00      	nop
 800922c:	20001b84 	.word	0x20001b84

08009230 <__malloc_unlock>:
 8009230:	4801      	ldr	r0, [pc, #4]	@ (8009238 <__malloc_unlock+0x8>)
 8009232:	f000 b8aa 	b.w	800938a <__retarget_lock_release_recursive>
 8009236:	bf00      	nop
 8009238:	20001b84 	.word	0x20001b84

0800923c <sniprintf>:
 800923c:	b40c      	push	{r2, r3}
 800923e:	b530      	push	{r4, r5, lr}
 8009240:	4b17      	ldr	r3, [pc, #92]	@ (80092a0 <sniprintf+0x64>)
 8009242:	1e0c      	subs	r4, r1, #0
 8009244:	681d      	ldr	r5, [r3, #0]
 8009246:	b09d      	sub	sp, #116	@ 0x74
 8009248:	da08      	bge.n	800925c <sniprintf+0x20>
 800924a:	238b      	movs	r3, #139	@ 0x8b
 800924c:	602b      	str	r3, [r5, #0]
 800924e:	f04f 30ff 	mov.w	r0, #4294967295
 8009252:	b01d      	add	sp, #116	@ 0x74
 8009254:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009258:	b002      	add	sp, #8
 800925a:	4770      	bx	lr
 800925c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009260:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009264:	bf14      	ite	ne
 8009266:	f104 33ff 	addne.w	r3, r4, #4294967295
 800926a:	4623      	moveq	r3, r4
 800926c:	9304      	str	r3, [sp, #16]
 800926e:	9307      	str	r3, [sp, #28]
 8009270:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009274:	9002      	str	r0, [sp, #8]
 8009276:	9006      	str	r0, [sp, #24]
 8009278:	f8ad 3016 	strh.w	r3, [sp, #22]
 800927c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800927e:	ab21      	add	r3, sp, #132	@ 0x84
 8009280:	a902      	add	r1, sp, #8
 8009282:	4628      	mov	r0, r5
 8009284:	9301      	str	r3, [sp, #4]
 8009286:	f000 f927 	bl	80094d8 <_svfiprintf_r>
 800928a:	1c43      	adds	r3, r0, #1
 800928c:	bfbc      	itt	lt
 800928e:	238b      	movlt	r3, #139	@ 0x8b
 8009290:	602b      	strlt	r3, [r5, #0]
 8009292:	2c00      	cmp	r4, #0
 8009294:	d0dd      	beq.n	8009252 <sniprintf+0x16>
 8009296:	9b02      	ldr	r3, [sp, #8]
 8009298:	2200      	movs	r2, #0
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e7d9      	b.n	8009252 <sniprintf+0x16>
 800929e:	bf00      	nop
 80092a0:	20000b68 	.word	0x20000b68

080092a4 <siprintf>:
 80092a4:	b40e      	push	{r1, r2, r3}
 80092a6:	b500      	push	{lr}
 80092a8:	b09c      	sub	sp, #112	@ 0x70
 80092aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80092ac:	9002      	str	r0, [sp, #8]
 80092ae:	9006      	str	r0, [sp, #24]
 80092b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80092b4:	4809      	ldr	r0, [pc, #36]	@ (80092dc <siprintf+0x38>)
 80092b6:	9107      	str	r1, [sp, #28]
 80092b8:	9104      	str	r1, [sp, #16]
 80092ba:	4909      	ldr	r1, [pc, #36]	@ (80092e0 <siprintf+0x3c>)
 80092bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80092c0:	9105      	str	r1, [sp, #20]
 80092c2:	6800      	ldr	r0, [r0, #0]
 80092c4:	9301      	str	r3, [sp, #4]
 80092c6:	a902      	add	r1, sp, #8
 80092c8:	f000 f906 	bl	80094d8 <_svfiprintf_r>
 80092cc:	9b02      	ldr	r3, [sp, #8]
 80092ce:	2200      	movs	r2, #0
 80092d0:	701a      	strb	r2, [r3, #0]
 80092d2:	b01c      	add	sp, #112	@ 0x70
 80092d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092d8:	b003      	add	sp, #12
 80092da:	4770      	bx	lr
 80092dc:	20000b68 	.word	0x20000b68
 80092e0:	ffff0208 	.word	0xffff0208

080092e4 <memset>:
 80092e4:	4402      	add	r2, r0
 80092e6:	4603      	mov	r3, r0
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d100      	bne.n	80092ee <memset+0xa>
 80092ec:	4770      	bx	lr
 80092ee:	f803 1b01 	strb.w	r1, [r3], #1
 80092f2:	e7f9      	b.n	80092e8 <memset+0x4>

080092f4 <strcat>:
 80092f4:	b510      	push	{r4, lr}
 80092f6:	4602      	mov	r2, r0
 80092f8:	7814      	ldrb	r4, [r2, #0]
 80092fa:	4613      	mov	r3, r2
 80092fc:	3201      	adds	r2, #1
 80092fe:	2c00      	cmp	r4, #0
 8009300:	d1fa      	bne.n	80092f8 <strcat+0x4>
 8009302:	3b01      	subs	r3, #1
 8009304:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009308:	f803 2f01 	strb.w	r2, [r3, #1]!
 800930c:	2a00      	cmp	r2, #0
 800930e:	d1f9      	bne.n	8009304 <strcat+0x10>
 8009310:	bd10      	pop	{r4, pc}
	...

08009314 <_sbrk_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4d06      	ldr	r5, [pc, #24]	@ (8009330 <_sbrk_r+0x1c>)
 8009318:	2300      	movs	r3, #0
 800931a:	4604      	mov	r4, r0
 800931c:	4608      	mov	r0, r1
 800931e:	602b      	str	r3, [r5, #0]
 8009320:	f7fb fd3c 	bl	8004d9c <_sbrk>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_sbrk_r+0x1a>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_sbrk_r+0x1a>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	20001b80 	.word	0x20001b80

08009334 <__errno>:
 8009334:	4b01      	ldr	r3, [pc, #4]	@ (800933c <__errno+0x8>)
 8009336:	6818      	ldr	r0, [r3, #0]
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	20000b68 	.word	0x20000b68

08009340 <__libc_init_array>:
 8009340:	b570      	push	{r4, r5, r6, lr}
 8009342:	4d0d      	ldr	r5, [pc, #52]	@ (8009378 <__libc_init_array+0x38>)
 8009344:	4c0d      	ldr	r4, [pc, #52]	@ (800937c <__libc_init_array+0x3c>)
 8009346:	1b64      	subs	r4, r4, r5
 8009348:	10a4      	asrs	r4, r4, #2
 800934a:	2600      	movs	r6, #0
 800934c:	42a6      	cmp	r6, r4
 800934e:	d109      	bne.n	8009364 <__libc_init_array+0x24>
 8009350:	4d0b      	ldr	r5, [pc, #44]	@ (8009380 <__libc_init_array+0x40>)
 8009352:	4c0c      	ldr	r4, [pc, #48]	@ (8009384 <__libc_init_array+0x44>)
 8009354:	f000 fba8 	bl	8009aa8 <_init>
 8009358:	1b64      	subs	r4, r4, r5
 800935a:	10a4      	asrs	r4, r4, #2
 800935c:	2600      	movs	r6, #0
 800935e:	42a6      	cmp	r6, r4
 8009360:	d105      	bne.n	800936e <__libc_init_array+0x2e>
 8009362:	bd70      	pop	{r4, r5, r6, pc}
 8009364:	f855 3b04 	ldr.w	r3, [r5], #4
 8009368:	4798      	blx	r3
 800936a:	3601      	adds	r6, #1
 800936c:	e7ee      	b.n	800934c <__libc_init_array+0xc>
 800936e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009372:	4798      	blx	r3
 8009374:	3601      	adds	r6, #1
 8009376:	e7f2      	b.n	800935e <__libc_init_array+0x1e>
 8009378:	0800af90 	.word	0x0800af90
 800937c:	0800af90 	.word	0x0800af90
 8009380:	0800af90 	.word	0x0800af90
 8009384:	0800af94 	.word	0x0800af94

08009388 <__retarget_lock_acquire_recursive>:
 8009388:	4770      	bx	lr

0800938a <__retarget_lock_release_recursive>:
 800938a:	4770      	bx	lr

0800938c <_free_r>:
 800938c:	b538      	push	{r3, r4, r5, lr}
 800938e:	4605      	mov	r5, r0
 8009390:	2900      	cmp	r1, #0
 8009392:	d041      	beq.n	8009418 <_free_r+0x8c>
 8009394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009398:	1f0c      	subs	r4, r1, #4
 800939a:	2b00      	cmp	r3, #0
 800939c:	bfb8      	it	lt
 800939e:	18e4      	addlt	r4, r4, r3
 80093a0:	f7ff ff40 	bl	8009224 <__malloc_lock>
 80093a4:	4a1d      	ldr	r2, [pc, #116]	@ (800941c <_free_r+0x90>)
 80093a6:	6813      	ldr	r3, [r2, #0]
 80093a8:	b933      	cbnz	r3, 80093b8 <_free_r+0x2c>
 80093aa:	6063      	str	r3, [r4, #4]
 80093ac:	6014      	str	r4, [r2, #0]
 80093ae:	4628      	mov	r0, r5
 80093b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b4:	f7ff bf3c 	b.w	8009230 <__malloc_unlock>
 80093b8:	42a3      	cmp	r3, r4
 80093ba:	d908      	bls.n	80093ce <_free_r+0x42>
 80093bc:	6820      	ldr	r0, [r4, #0]
 80093be:	1821      	adds	r1, r4, r0
 80093c0:	428b      	cmp	r3, r1
 80093c2:	bf01      	itttt	eq
 80093c4:	6819      	ldreq	r1, [r3, #0]
 80093c6:	685b      	ldreq	r3, [r3, #4]
 80093c8:	1809      	addeq	r1, r1, r0
 80093ca:	6021      	streq	r1, [r4, #0]
 80093cc:	e7ed      	b.n	80093aa <_free_r+0x1e>
 80093ce:	461a      	mov	r2, r3
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	b10b      	cbz	r3, 80093d8 <_free_r+0x4c>
 80093d4:	42a3      	cmp	r3, r4
 80093d6:	d9fa      	bls.n	80093ce <_free_r+0x42>
 80093d8:	6811      	ldr	r1, [r2, #0]
 80093da:	1850      	adds	r0, r2, r1
 80093dc:	42a0      	cmp	r0, r4
 80093de:	d10b      	bne.n	80093f8 <_free_r+0x6c>
 80093e0:	6820      	ldr	r0, [r4, #0]
 80093e2:	4401      	add	r1, r0
 80093e4:	1850      	adds	r0, r2, r1
 80093e6:	4283      	cmp	r3, r0
 80093e8:	6011      	str	r1, [r2, #0]
 80093ea:	d1e0      	bne.n	80093ae <_free_r+0x22>
 80093ec:	6818      	ldr	r0, [r3, #0]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	6053      	str	r3, [r2, #4]
 80093f2:	4408      	add	r0, r1
 80093f4:	6010      	str	r0, [r2, #0]
 80093f6:	e7da      	b.n	80093ae <_free_r+0x22>
 80093f8:	d902      	bls.n	8009400 <_free_r+0x74>
 80093fa:	230c      	movs	r3, #12
 80093fc:	602b      	str	r3, [r5, #0]
 80093fe:	e7d6      	b.n	80093ae <_free_r+0x22>
 8009400:	6820      	ldr	r0, [r4, #0]
 8009402:	1821      	adds	r1, r4, r0
 8009404:	428b      	cmp	r3, r1
 8009406:	bf04      	itt	eq
 8009408:	6819      	ldreq	r1, [r3, #0]
 800940a:	685b      	ldreq	r3, [r3, #4]
 800940c:	6063      	str	r3, [r4, #4]
 800940e:	bf04      	itt	eq
 8009410:	1809      	addeq	r1, r1, r0
 8009412:	6021      	streq	r1, [r4, #0]
 8009414:	6054      	str	r4, [r2, #4]
 8009416:	e7ca      	b.n	80093ae <_free_r+0x22>
 8009418:	bd38      	pop	{r3, r4, r5, pc}
 800941a:	bf00      	nop
 800941c:	20001a44 	.word	0x20001a44

08009420 <__ssputs_r>:
 8009420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009424:	688e      	ldr	r6, [r1, #8]
 8009426:	461f      	mov	r7, r3
 8009428:	42be      	cmp	r6, r7
 800942a:	680b      	ldr	r3, [r1, #0]
 800942c:	4682      	mov	sl, r0
 800942e:	460c      	mov	r4, r1
 8009430:	4690      	mov	r8, r2
 8009432:	d82d      	bhi.n	8009490 <__ssputs_r+0x70>
 8009434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009438:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800943c:	d026      	beq.n	800948c <__ssputs_r+0x6c>
 800943e:	6965      	ldr	r5, [r4, #20]
 8009440:	6909      	ldr	r1, [r1, #16]
 8009442:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009446:	eba3 0901 	sub.w	r9, r3, r1
 800944a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800944e:	1c7b      	adds	r3, r7, #1
 8009450:	444b      	add	r3, r9
 8009452:	106d      	asrs	r5, r5, #1
 8009454:	429d      	cmp	r5, r3
 8009456:	bf38      	it	cc
 8009458:	461d      	movcc	r5, r3
 800945a:	0553      	lsls	r3, r2, #21
 800945c:	d527      	bpl.n	80094ae <__ssputs_r+0x8e>
 800945e:	4629      	mov	r1, r5
 8009460:	f7ff fe60 	bl	8009124 <_malloc_r>
 8009464:	4606      	mov	r6, r0
 8009466:	b360      	cbz	r0, 80094c2 <__ssputs_r+0xa2>
 8009468:	6921      	ldr	r1, [r4, #16]
 800946a:	464a      	mov	r2, r9
 800946c:	f000 fad8 	bl	8009a20 <memcpy>
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800947a:	81a3      	strh	r3, [r4, #12]
 800947c:	6126      	str	r6, [r4, #16]
 800947e:	6165      	str	r5, [r4, #20]
 8009480:	444e      	add	r6, r9
 8009482:	eba5 0509 	sub.w	r5, r5, r9
 8009486:	6026      	str	r6, [r4, #0]
 8009488:	60a5      	str	r5, [r4, #8]
 800948a:	463e      	mov	r6, r7
 800948c:	42be      	cmp	r6, r7
 800948e:	d900      	bls.n	8009492 <__ssputs_r+0x72>
 8009490:	463e      	mov	r6, r7
 8009492:	6820      	ldr	r0, [r4, #0]
 8009494:	4632      	mov	r2, r6
 8009496:	4641      	mov	r1, r8
 8009498:	f000 faa8 	bl	80099ec <memmove>
 800949c:	68a3      	ldr	r3, [r4, #8]
 800949e:	1b9b      	subs	r3, r3, r6
 80094a0:	60a3      	str	r3, [r4, #8]
 80094a2:	6823      	ldr	r3, [r4, #0]
 80094a4:	4433      	add	r3, r6
 80094a6:	6023      	str	r3, [r4, #0]
 80094a8:	2000      	movs	r0, #0
 80094aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ae:	462a      	mov	r2, r5
 80094b0:	f000 fac4 	bl	8009a3c <_realloc_r>
 80094b4:	4606      	mov	r6, r0
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d1e0      	bne.n	800947c <__ssputs_r+0x5c>
 80094ba:	6921      	ldr	r1, [r4, #16]
 80094bc:	4650      	mov	r0, sl
 80094be:	f7ff ff65 	bl	800938c <_free_r>
 80094c2:	230c      	movs	r3, #12
 80094c4:	f8ca 3000 	str.w	r3, [sl]
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	f04f 30ff 	mov.w	r0, #4294967295
 80094d4:	e7e9      	b.n	80094aa <__ssputs_r+0x8a>
	...

080094d8 <_svfiprintf_r>:
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	4698      	mov	r8, r3
 80094de:	898b      	ldrh	r3, [r1, #12]
 80094e0:	061b      	lsls	r3, r3, #24
 80094e2:	b09d      	sub	sp, #116	@ 0x74
 80094e4:	4607      	mov	r7, r0
 80094e6:	460d      	mov	r5, r1
 80094e8:	4614      	mov	r4, r2
 80094ea:	d510      	bpl.n	800950e <_svfiprintf_r+0x36>
 80094ec:	690b      	ldr	r3, [r1, #16]
 80094ee:	b973      	cbnz	r3, 800950e <_svfiprintf_r+0x36>
 80094f0:	2140      	movs	r1, #64	@ 0x40
 80094f2:	f7ff fe17 	bl	8009124 <_malloc_r>
 80094f6:	6028      	str	r0, [r5, #0]
 80094f8:	6128      	str	r0, [r5, #16]
 80094fa:	b930      	cbnz	r0, 800950a <_svfiprintf_r+0x32>
 80094fc:	230c      	movs	r3, #12
 80094fe:	603b      	str	r3, [r7, #0]
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	b01d      	add	sp, #116	@ 0x74
 8009506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800950a:	2340      	movs	r3, #64	@ 0x40
 800950c:	616b      	str	r3, [r5, #20]
 800950e:	2300      	movs	r3, #0
 8009510:	9309      	str	r3, [sp, #36]	@ 0x24
 8009512:	2320      	movs	r3, #32
 8009514:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009518:	f8cd 800c 	str.w	r8, [sp, #12]
 800951c:	2330      	movs	r3, #48	@ 0x30
 800951e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096bc <_svfiprintf_r+0x1e4>
 8009522:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009526:	f04f 0901 	mov.w	r9, #1
 800952a:	4623      	mov	r3, r4
 800952c:	469a      	mov	sl, r3
 800952e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009532:	b10a      	cbz	r2, 8009538 <_svfiprintf_r+0x60>
 8009534:	2a25      	cmp	r2, #37	@ 0x25
 8009536:	d1f9      	bne.n	800952c <_svfiprintf_r+0x54>
 8009538:	ebba 0b04 	subs.w	fp, sl, r4
 800953c:	d00b      	beq.n	8009556 <_svfiprintf_r+0x7e>
 800953e:	465b      	mov	r3, fp
 8009540:	4622      	mov	r2, r4
 8009542:	4629      	mov	r1, r5
 8009544:	4638      	mov	r0, r7
 8009546:	f7ff ff6b 	bl	8009420 <__ssputs_r>
 800954a:	3001      	adds	r0, #1
 800954c:	f000 80a7 	beq.w	800969e <_svfiprintf_r+0x1c6>
 8009550:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009552:	445a      	add	r2, fp
 8009554:	9209      	str	r2, [sp, #36]	@ 0x24
 8009556:	f89a 3000 	ldrb.w	r3, [sl]
 800955a:	2b00      	cmp	r3, #0
 800955c:	f000 809f 	beq.w	800969e <_svfiprintf_r+0x1c6>
 8009560:	2300      	movs	r3, #0
 8009562:	f04f 32ff 	mov.w	r2, #4294967295
 8009566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800956a:	f10a 0a01 	add.w	sl, sl, #1
 800956e:	9304      	str	r3, [sp, #16]
 8009570:	9307      	str	r3, [sp, #28]
 8009572:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009576:	931a      	str	r3, [sp, #104]	@ 0x68
 8009578:	4654      	mov	r4, sl
 800957a:	2205      	movs	r2, #5
 800957c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009580:	484e      	ldr	r0, [pc, #312]	@ (80096bc <_svfiprintf_r+0x1e4>)
 8009582:	f7f6 fe35 	bl	80001f0 <memchr>
 8009586:	9a04      	ldr	r2, [sp, #16]
 8009588:	b9d8      	cbnz	r0, 80095c2 <_svfiprintf_r+0xea>
 800958a:	06d0      	lsls	r0, r2, #27
 800958c:	bf44      	itt	mi
 800958e:	2320      	movmi	r3, #32
 8009590:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009594:	0711      	lsls	r1, r2, #28
 8009596:	bf44      	itt	mi
 8009598:	232b      	movmi	r3, #43	@ 0x2b
 800959a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800959e:	f89a 3000 	ldrb.w	r3, [sl]
 80095a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80095a4:	d015      	beq.n	80095d2 <_svfiprintf_r+0xfa>
 80095a6:	9a07      	ldr	r2, [sp, #28]
 80095a8:	4654      	mov	r4, sl
 80095aa:	2000      	movs	r0, #0
 80095ac:	f04f 0c0a 	mov.w	ip, #10
 80095b0:	4621      	mov	r1, r4
 80095b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095b6:	3b30      	subs	r3, #48	@ 0x30
 80095b8:	2b09      	cmp	r3, #9
 80095ba:	d94b      	bls.n	8009654 <_svfiprintf_r+0x17c>
 80095bc:	b1b0      	cbz	r0, 80095ec <_svfiprintf_r+0x114>
 80095be:	9207      	str	r2, [sp, #28]
 80095c0:	e014      	b.n	80095ec <_svfiprintf_r+0x114>
 80095c2:	eba0 0308 	sub.w	r3, r0, r8
 80095c6:	fa09 f303 	lsl.w	r3, r9, r3
 80095ca:	4313      	orrs	r3, r2
 80095cc:	9304      	str	r3, [sp, #16]
 80095ce:	46a2      	mov	sl, r4
 80095d0:	e7d2      	b.n	8009578 <_svfiprintf_r+0xa0>
 80095d2:	9b03      	ldr	r3, [sp, #12]
 80095d4:	1d19      	adds	r1, r3, #4
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	9103      	str	r1, [sp, #12]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	bfbb      	ittet	lt
 80095de:	425b      	neglt	r3, r3
 80095e0:	f042 0202 	orrlt.w	r2, r2, #2
 80095e4:	9307      	strge	r3, [sp, #28]
 80095e6:	9307      	strlt	r3, [sp, #28]
 80095e8:	bfb8      	it	lt
 80095ea:	9204      	strlt	r2, [sp, #16]
 80095ec:	7823      	ldrb	r3, [r4, #0]
 80095ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80095f0:	d10a      	bne.n	8009608 <_svfiprintf_r+0x130>
 80095f2:	7863      	ldrb	r3, [r4, #1]
 80095f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80095f6:	d132      	bne.n	800965e <_svfiprintf_r+0x186>
 80095f8:	9b03      	ldr	r3, [sp, #12]
 80095fa:	1d1a      	adds	r2, r3, #4
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	9203      	str	r2, [sp, #12]
 8009600:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009604:	3402      	adds	r4, #2
 8009606:	9305      	str	r3, [sp, #20]
 8009608:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80096cc <_svfiprintf_r+0x1f4>
 800960c:	7821      	ldrb	r1, [r4, #0]
 800960e:	2203      	movs	r2, #3
 8009610:	4650      	mov	r0, sl
 8009612:	f7f6 fded 	bl	80001f0 <memchr>
 8009616:	b138      	cbz	r0, 8009628 <_svfiprintf_r+0x150>
 8009618:	9b04      	ldr	r3, [sp, #16]
 800961a:	eba0 000a 	sub.w	r0, r0, sl
 800961e:	2240      	movs	r2, #64	@ 0x40
 8009620:	4082      	lsls	r2, r0
 8009622:	4313      	orrs	r3, r2
 8009624:	3401      	adds	r4, #1
 8009626:	9304      	str	r3, [sp, #16]
 8009628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800962c:	4824      	ldr	r0, [pc, #144]	@ (80096c0 <_svfiprintf_r+0x1e8>)
 800962e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009632:	2206      	movs	r2, #6
 8009634:	f7f6 fddc 	bl	80001f0 <memchr>
 8009638:	2800      	cmp	r0, #0
 800963a:	d036      	beq.n	80096aa <_svfiprintf_r+0x1d2>
 800963c:	4b21      	ldr	r3, [pc, #132]	@ (80096c4 <_svfiprintf_r+0x1ec>)
 800963e:	bb1b      	cbnz	r3, 8009688 <_svfiprintf_r+0x1b0>
 8009640:	9b03      	ldr	r3, [sp, #12]
 8009642:	3307      	adds	r3, #7
 8009644:	f023 0307 	bic.w	r3, r3, #7
 8009648:	3308      	adds	r3, #8
 800964a:	9303      	str	r3, [sp, #12]
 800964c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800964e:	4433      	add	r3, r6
 8009650:	9309      	str	r3, [sp, #36]	@ 0x24
 8009652:	e76a      	b.n	800952a <_svfiprintf_r+0x52>
 8009654:	fb0c 3202 	mla	r2, ip, r2, r3
 8009658:	460c      	mov	r4, r1
 800965a:	2001      	movs	r0, #1
 800965c:	e7a8      	b.n	80095b0 <_svfiprintf_r+0xd8>
 800965e:	2300      	movs	r3, #0
 8009660:	3401      	adds	r4, #1
 8009662:	9305      	str	r3, [sp, #20]
 8009664:	4619      	mov	r1, r3
 8009666:	f04f 0c0a 	mov.w	ip, #10
 800966a:	4620      	mov	r0, r4
 800966c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009670:	3a30      	subs	r2, #48	@ 0x30
 8009672:	2a09      	cmp	r2, #9
 8009674:	d903      	bls.n	800967e <_svfiprintf_r+0x1a6>
 8009676:	2b00      	cmp	r3, #0
 8009678:	d0c6      	beq.n	8009608 <_svfiprintf_r+0x130>
 800967a:	9105      	str	r1, [sp, #20]
 800967c:	e7c4      	b.n	8009608 <_svfiprintf_r+0x130>
 800967e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009682:	4604      	mov	r4, r0
 8009684:	2301      	movs	r3, #1
 8009686:	e7f0      	b.n	800966a <_svfiprintf_r+0x192>
 8009688:	ab03      	add	r3, sp, #12
 800968a:	9300      	str	r3, [sp, #0]
 800968c:	462a      	mov	r2, r5
 800968e:	4b0e      	ldr	r3, [pc, #56]	@ (80096c8 <_svfiprintf_r+0x1f0>)
 8009690:	a904      	add	r1, sp, #16
 8009692:	4638      	mov	r0, r7
 8009694:	f3af 8000 	nop.w
 8009698:	1c42      	adds	r2, r0, #1
 800969a:	4606      	mov	r6, r0
 800969c:	d1d6      	bne.n	800964c <_svfiprintf_r+0x174>
 800969e:	89ab      	ldrh	r3, [r5, #12]
 80096a0:	065b      	lsls	r3, r3, #25
 80096a2:	f53f af2d 	bmi.w	8009500 <_svfiprintf_r+0x28>
 80096a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096a8:	e72c      	b.n	8009504 <_svfiprintf_r+0x2c>
 80096aa:	ab03      	add	r3, sp, #12
 80096ac:	9300      	str	r3, [sp, #0]
 80096ae:	462a      	mov	r2, r5
 80096b0:	4b05      	ldr	r3, [pc, #20]	@ (80096c8 <_svfiprintf_r+0x1f0>)
 80096b2:	a904      	add	r1, sp, #16
 80096b4:	4638      	mov	r0, r7
 80096b6:	f000 f879 	bl	80097ac <_printf_i>
 80096ba:	e7ed      	b.n	8009698 <_svfiprintf_r+0x1c0>
 80096bc:	0800af54 	.word	0x0800af54
 80096c0:	0800af5e 	.word	0x0800af5e
 80096c4:	00000000 	.word	0x00000000
 80096c8:	08009421 	.word	0x08009421
 80096cc:	0800af5a 	.word	0x0800af5a

080096d0 <_printf_common>:
 80096d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096d4:	4616      	mov	r6, r2
 80096d6:	4698      	mov	r8, r3
 80096d8:	688a      	ldr	r2, [r1, #8]
 80096da:	690b      	ldr	r3, [r1, #16]
 80096dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096e0:	4293      	cmp	r3, r2
 80096e2:	bfb8      	it	lt
 80096e4:	4613      	movlt	r3, r2
 80096e6:	6033      	str	r3, [r6, #0]
 80096e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80096ec:	4607      	mov	r7, r0
 80096ee:	460c      	mov	r4, r1
 80096f0:	b10a      	cbz	r2, 80096f6 <_printf_common+0x26>
 80096f2:	3301      	adds	r3, #1
 80096f4:	6033      	str	r3, [r6, #0]
 80096f6:	6823      	ldr	r3, [r4, #0]
 80096f8:	0699      	lsls	r1, r3, #26
 80096fa:	bf42      	ittt	mi
 80096fc:	6833      	ldrmi	r3, [r6, #0]
 80096fe:	3302      	addmi	r3, #2
 8009700:	6033      	strmi	r3, [r6, #0]
 8009702:	6825      	ldr	r5, [r4, #0]
 8009704:	f015 0506 	ands.w	r5, r5, #6
 8009708:	d106      	bne.n	8009718 <_printf_common+0x48>
 800970a:	f104 0a19 	add.w	sl, r4, #25
 800970e:	68e3      	ldr	r3, [r4, #12]
 8009710:	6832      	ldr	r2, [r6, #0]
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	42ab      	cmp	r3, r5
 8009716:	dc26      	bgt.n	8009766 <_printf_common+0x96>
 8009718:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800971c:	6822      	ldr	r2, [r4, #0]
 800971e:	3b00      	subs	r3, #0
 8009720:	bf18      	it	ne
 8009722:	2301      	movne	r3, #1
 8009724:	0692      	lsls	r2, r2, #26
 8009726:	d42b      	bmi.n	8009780 <_printf_common+0xb0>
 8009728:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800972c:	4641      	mov	r1, r8
 800972e:	4638      	mov	r0, r7
 8009730:	47c8      	blx	r9
 8009732:	3001      	adds	r0, #1
 8009734:	d01e      	beq.n	8009774 <_printf_common+0xa4>
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	6922      	ldr	r2, [r4, #16]
 800973a:	f003 0306 	and.w	r3, r3, #6
 800973e:	2b04      	cmp	r3, #4
 8009740:	bf02      	ittt	eq
 8009742:	68e5      	ldreq	r5, [r4, #12]
 8009744:	6833      	ldreq	r3, [r6, #0]
 8009746:	1aed      	subeq	r5, r5, r3
 8009748:	68a3      	ldr	r3, [r4, #8]
 800974a:	bf0c      	ite	eq
 800974c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009750:	2500      	movne	r5, #0
 8009752:	4293      	cmp	r3, r2
 8009754:	bfc4      	itt	gt
 8009756:	1a9b      	subgt	r3, r3, r2
 8009758:	18ed      	addgt	r5, r5, r3
 800975a:	2600      	movs	r6, #0
 800975c:	341a      	adds	r4, #26
 800975e:	42b5      	cmp	r5, r6
 8009760:	d11a      	bne.n	8009798 <_printf_common+0xc8>
 8009762:	2000      	movs	r0, #0
 8009764:	e008      	b.n	8009778 <_printf_common+0xa8>
 8009766:	2301      	movs	r3, #1
 8009768:	4652      	mov	r2, sl
 800976a:	4641      	mov	r1, r8
 800976c:	4638      	mov	r0, r7
 800976e:	47c8      	blx	r9
 8009770:	3001      	adds	r0, #1
 8009772:	d103      	bne.n	800977c <_printf_common+0xac>
 8009774:	f04f 30ff 	mov.w	r0, #4294967295
 8009778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800977c:	3501      	adds	r5, #1
 800977e:	e7c6      	b.n	800970e <_printf_common+0x3e>
 8009780:	18e1      	adds	r1, r4, r3
 8009782:	1c5a      	adds	r2, r3, #1
 8009784:	2030      	movs	r0, #48	@ 0x30
 8009786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800978a:	4422      	add	r2, r4
 800978c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009790:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009794:	3302      	adds	r3, #2
 8009796:	e7c7      	b.n	8009728 <_printf_common+0x58>
 8009798:	2301      	movs	r3, #1
 800979a:	4622      	mov	r2, r4
 800979c:	4641      	mov	r1, r8
 800979e:	4638      	mov	r0, r7
 80097a0:	47c8      	blx	r9
 80097a2:	3001      	adds	r0, #1
 80097a4:	d0e6      	beq.n	8009774 <_printf_common+0xa4>
 80097a6:	3601      	adds	r6, #1
 80097a8:	e7d9      	b.n	800975e <_printf_common+0x8e>
	...

080097ac <_printf_i>:
 80097ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097b0:	7e0f      	ldrb	r7, [r1, #24]
 80097b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097b4:	2f78      	cmp	r7, #120	@ 0x78
 80097b6:	4691      	mov	r9, r2
 80097b8:	4680      	mov	r8, r0
 80097ba:	460c      	mov	r4, r1
 80097bc:	469a      	mov	sl, r3
 80097be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097c2:	d807      	bhi.n	80097d4 <_printf_i+0x28>
 80097c4:	2f62      	cmp	r7, #98	@ 0x62
 80097c6:	d80a      	bhi.n	80097de <_printf_i+0x32>
 80097c8:	2f00      	cmp	r7, #0
 80097ca:	f000 80d2 	beq.w	8009972 <_printf_i+0x1c6>
 80097ce:	2f58      	cmp	r7, #88	@ 0x58
 80097d0:	f000 80b9 	beq.w	8009946 <_printf_i+0x19a>
 80097d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097dc:	e03a      	b.n	8009854 <_printf_i+0xa8>
 80097de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097e2:	2b15      	cmp	r3, #21
 80097e4:	d8f6      	bhi.n	80097d4 <_printf_i+0x28>
 80097e6:	a101      	add	r1, pc, #4	@ (adr r1, 80097ec <_printf_i+0x40>)
 80097e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097ec:	08009845 	.word	0x08009845
 80097f0:	08009859 	.word	0x08009859
 80097f4:	080097d5 	.word	0x080097d5
 80097f8:	080097d5 	.word	0x080097d5
 80097fc:	080097d5 	.word	0x080097d5
 8009800:	080097d5 	.word	0x080097d5
 8009804:	08009859 	.word	0x08009859
 8009808:	080097d5 	.word	0x080097d5
 800980c:	080097d5 	.word	0x080097d5
 8009810:	080097d5 	.word	0x080097d5
 8009814:	080097d5 	.word	0x080097d5
 8009818:	08009959 	.word	0x08009959
 800981c:	08009883 	.word	0x08009883
 8009820:	08009913 	.word	0x08009913
 8009824:	080097d5 	.word	0x080097d5
 8009828:	080097d5 	.word	0x080097d5
 800982c:	0800997b 	.word	0x0800997b
 8009830:	080097d5 	.word	0x080097d5
 8009834:	08009883 	.word	0x08009883
 8009838:	080097d5 	.word	0x080097d5
 800983c:	080097d5 	.word	0x080097d5
 8009840:	0800991b 	.word	0x0800991b
 8009844:	6833      	ldr	r3, [r6, #0]
 8009846:	1d1a      	adds	r2, r3, #4
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6032      	str	r2, [r6, #0]
 800984c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009854:	2301      	movs	r3, #1
 8009856:	e09d      	b.n	8009994 <_printf_i+0x1e8>
 8009858:	6833      	ldr	r3, [r6, #0]
 800985a:	6820      	ldr	r0, [r4, #0]
 800985c:	1d19      	adds	r1, r3, #4
 800985e:	6031      	str	r1, [r6, #0]
 8009860:	0606      	lsls	r6, r0, #24
 8009862:	d501      	bpl.n	8009868 <_printf_i+0xbc>
 8009864:	681d      	ldr	r5, [r3, #0]
 8009866:	e003      	b.n	8009870 <_printf_i+0xc4>
 8009868:	0645      	lsls	r5, r0, #25
 800986a:	d5fb      	bpl.n	8009864 <_printf_i+0xb8>
 800986c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009870:	2d00      	cmp	r5, #0
 8009872:	da03      	bge.n	800987c <_printf_i+0xd0>
 8009874:	232d      	movs	r3, #45	@ 0x2d
 8009876:	426d      	negs	r5, r5
 8009878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800987c:	4859      	ldr	r0, [pc, #356]	@ (80099e4 <_printf_i+0x238>)
 800987e:	230a      	movs	r3, #10
 8009880:	e011      	b.n	80098a6 <_printf_i+0xfa>
 8009882:	6821      	ldr	r1, [r4, #0]
 8009884:	6833      	ldr	r3, [r6, #0]
 8009886:	0608      	lsls	r0, r1, #24
 8009888:	f853 5b04 	ldr.w	r5, [r3], #4
 800988c:	d402      	bmi.n	8009894 <_printf_i+0xe8>
 800988e:	0649      	lsls	r1, r1, #25
 8009890:	bf48      	it	mi
 8009892:	b2ad      	uxthmi	r5, r5
 8009894:	2f6f      	cmp	r7, #111	@ 0x6f
 8009896:	4853      	ldr	r0, [pc, #332]	@ (80099e4 <_printf_i+0x238>)
 8009898:	6033      	str	r3, [r6, #0]
 800989a:	bf14      	ite	ne
 800989c:	230a      	movne	r3, #10
 800989e:	2308      	moveq	r3, #8
 80098a0:	2100      	movs	r1, #0
 80098a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098a6:	6866      	ldr	r6, [r4, #4]
 80098a8:	60a6      	str	r6, [r4, #8]
 80098aa:	2e00      	cmp	r6, #0
 80098ac:	bfa2      	ittt	ge
 80098ae:	6821      	ldrge	r1, [r4, #0]
 80098b0:	f021 0104 	bicge.w	r1, r1, #4
 80098b4:	6021      	strge	r1, [r4, #0]
 80098b6:	b90d      	cbnz	r5, 80098bc <_printf_i+0x110>
 80098b8:	2e00      	cmp	r6, #0
 80098ba:	d04b      	beq.n	8009954 <_printf_i+0x1a8>
 80098bc:	4616      	mov	r6, r2
 80098be:	fbb5 f1f3 	udiv	r1, r5, r3
 80098c2:	fb03 5711 	mls	r7, r3, r1, r5
 80098c6:	5dc7      	ldrb	r7, [r0, r7]
 80098c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80098cc:	462f      	mov	r7, r5
 80098ce:	42bb      	cmp	r3, r7
 80098d0:	460d      	mov	r5, r1
 80098d2:	d9f4      	bls.n	80098be <_printf_i+0x112>
 80098d4:	2b08      	cmp	r3, #8
 80098d6:	d10b      	bne.n	80098f0 <_printf_i+0x144>
 80098d8:	6823      	ldr	r3, [r4, #0]
 80098da:	07df      	lsls	r7, r3, #31
 80098dc:	d508      	bpl.n	80098f0 <_printf_i+0x144>
 80098de:	6923      	ldr	r3, [r4, #16]
 80098e0:	6861      	ldr	r1, [r4, #4]
 80098e2:	4299      	cmp	r1, r3
 80098e4:	bfde      	ittt	le
 80098e6:	2330      	movle	r3, #48	@ 0x30
 80098e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098f0:	1b92      	subs	r2, r2, r6
 80098f2:	6122      	str	r2, [r4, #16]
 80098f4:	f8cd a000 	str.w	sl, [sp]
 80098f8:	464b      	mov	r3, r9
 80098fa:	aa03      	add	r2, sp, #12
 80098fc:	4621      	mov	r1, r4
 80098fe:	4640      	mov	r0, r8
 8009900:	f7ff fee6 	bl	80096d0 <_printf_common>
 8009904:	3001      	adds	r0, #1
 8009906:	d14a      	bne.n	800999e <_printf_i+0x1f2>
 8009908:	f04f 30ff 	mov.w	r0, #4294967295
 800990c:	b004      	add	sp, #16
 800990e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	f043 0320 	orr.w	r3, r3, #32
 8009918:	6023      	str	r3, [r4, #0]
 800991a:	4833      	ldr	r0, [pc, #204]	@ (80099e8 <_printf_i+0x23c>)
 800991c:	2778      	movs	r7, #120	@ 0x78
 800991e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009922:	6823      	ldr	r3, [r4, #0]
 8009924:	6831      	ldr	r1, [r6, #0]
 8009926:	061f      	lsls	r7, r3, #24
 8009928:	f851 5b04 	ldr.w	r5, [r1], #4
 800992c:	d402      	bmi.n	8009934 <_printf_i+0x188>
 800992e:	065f      	lsls	r7, r3, #25
 8009930:	bf48      	it	mi
 8009932:	b2ad      	uxthmi	r5, r5
 8009934:	6031      	str	r1, [r6, #0]
 8009936:	07d9      	lsls	r1, r3, #31
 8009938:	bf44      	itt	mi
 800993a:	f043 0320 	orrmi.w	r3, r3, #32
 800993e:	6023      	strmi	r3, [r4, #0]
 8009940:	b11d      	cbz	r5, 800994a <_printf_i+0x19e>
 8009942:	2310      	movs	r3, #16
 8009944:	e7ac      	b.n	80098a0 <_printf_i+0xf4>
 8009946:	4827      	ldr	r0, [pc, #156]	@ (80099e4 <_printf_i+0x238>)
 8009948:	e7e9      	b.n	800991e <_printf_i+0x172>
 800994a:	6823      	ldr	r3, [r4, #0]
 800994c:	f023 0320 	bic.w	r3, r3, #32
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	e7f6      	b.n	8009942 <_printf_i+0x196>
 8009954:	4616      	mov	r6, r2
 8009956:	e7bd      	b.n	80098d4 <_printf_i+0x128>
 8009958:	6833      	ldr	r3, [r6, #0]
 800995a:	6825      	ldr	r5, [r4, #0]
 800995c:	6961      	ldr	r1, [r4, #20]
 800995e:	1d18      	adds	r0, r3, #4
 8009960:	6030      	str	r0, [r6, #0]
 8009962:	062e      	lsls	r6, r5, #24
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	d501      	bpl.n	800996c <_printf_i+0x1c0>
 8009968:	6019      	str	r1, [r3, #0]
 800996a:	e002      	b.n	8009972 <_printf_i+0x1c6>
 800996c:	0668      	lsls	r0, r5, #25
 800996e:	d5fb      	bpl.n	8009968 <_printf_i+0x1bc>
 8009970:	8019      	strh	r1, [r3, #0]
 8009972:	2300      	movs	r3, #0
 8009974:	6123      	str	r3, [r4, #16]
 8009976:	4616      	mov	r6, r2
 8009978:	e7bc      	b.n	80098f4 <_printf_i+0x148>
 800997a:	6833      	ldr	r3, [r6, #0]
 800997c:	1d1a      	adds	r2, r3, #4
 800997e:	6032      	str	r2, [r6, #0]
 8009980:	681e      	ldr	r6, [r3, #0]
 8009982:	6862      	ldr	r2, [r4, #4]
 8009984:	2100      	movs	r1, #0
 8009986:	4630      	mov	r0, r6
 8009988:	f7f6 fc32 	bl	80001f0 <memchr>
 800998c:	b108      	cbz	r0, 8009992 <_printf_i+0x1e6>
 800998e:	1b80      	subs	r0, r0, r6
 8009990:	6060      	str	r0, [r4, #4]
 8009992:	6863      	ldr	r3, [r4, #4]
 8009994:	6123      	str	r3, [r4, #16]
 8009996:	2300      	movs	r3, #0
 8009998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800999c:	e7aa      	b.n	80098f4 <_printf_i+0x148>
 800999e:	6923      	ldr	r3, [r4, #16]
 80099a0:	4632      	mov	r2, r6
 80099a2:	4649      	mov	r1, r9
 80099a4:	4640      	mov	r0, r8
 80099a6:	47d0      	blx	sl
 80099a8:	3001      	adds	r0, #1
 80099aa:	d0ad      	beq.n	8009908 <_printf_i+0x15c>
 80099ac:	6823      	ldr	r3, [r4, #0]
 80099ae:	079b      	lsls	r3, r3, #30
 80099b0:	d413      	bmi.n	80099da <_printf_i+0x22e>
 80099b2:	68e0      	ldr	r0, [r4, #12]
 80099b4:	9b03      	ldr	r3, [sp, #12]
 80099b6:	4298      	cmp	r0, r3
 80099b8:	bfb8      	it	lt
 80099ba:	4618      	movlt	r0, r3
 80099bc:	e7a6      	b.n	800990c <_printf_i+0x160>
 80099be:	2301      	movs	r3, #1
 80099c0:	4632      	mov	r2, r6
 80099c2:	4649      	mov	r1, r9
 80099c4:	4640      	mov	r0, r8
 80099c6:	47d0      	blx	sl
 80099c8:	3001      	adds	r0, #1
 80099ca:	d09d      	beq.n	8009908 <_printf_i+0x15c>
 80099cc:	3501      	adds	r5, #1
 80099ce:	68e3      	ldr	r3, [r4, #12]
 80099d0:	9903      	ldr	r1, [sp, #12]
 80099d2:	1a5b      	subs	r3, r3, r1
 80099d4:	42ab      	cmp	r3, r5
 80099d6:	dcf2      	bgt.n	80099be <_printf_i+0x212>
 80099d8:	e7eb      	b.n	80099b2 <_printf_i+0x206>
 80099da:	2500      	movs	r5, #0
 80099dc:	f104 0619 	add.w	r6, r4, #25
 80099e0:	e7f5      	b.n	80099ce <_printf_i+0x222>
 80099e2:	bf00      	nop
 80099e4:	0800af65 	.word	0x0800af65
 80099e8:	0800af76 	.word	0x0800af76

080099ec <memmove>:
 80099ec:	4288      	cmp	r0, r1
 80099ee:	b510      	push	{r4, lr}
 80099f0:	eb01 0402 	add.w	r4, r1, r2
 80099f4:	d902      	bls.n	80099fc <memmove+0x10>
 80099f6:	4284      	cmp	r4, r0
 80099f8:	4623      	mov	r3, r4
 80099fa:	d807      	bhi.n	8009a0c <memmove+0x20>
 80099fc:	1e43      	subs	r3, r0, #1
 80099fe:	42a1      	cmp	r1, r4
 8009a00:	d008      	beq.n	8009a14 <memmove+0x28>
 8009a02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a0a:	e7f8      	b.n	80099fe <memmove+0x12>
 8009a0c:	4402      	add	r2, r0
 8009a0e:	4601      	mov	r1, r0
 8009a10:	428a      	cmp	r2, r1
 8009a12:	d100      	bne.n	8009a16 <memmove+0x2a>
 8009a14:	bd10      	pop	{r4, pc}
 8009a16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a1e:	e7f7      	b.n	8009a10 <memmove+0x24>

08009a20 <memcpy>:
 8009a20:	440a      	add	r2, r1
 8009a22:	4291      	cmp	r1, r2
 8009a24:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a28:	d100      	bne.n	8009a2c <memcpy+0xc>
 8009a2a:	4770      	bx	lr
 8009a2c:	b510      	push	{r4, lr}
 8009a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a36:	4291      	cmp	r1, r2
 8009a38:	d1f9      	bne.n	8009a2e <memcpy+0xe>
 8009a3a:	bd10      	pop	{r4, pc}

08009a3c <_realloc_r>:
 8009a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a40:	4680      	mov	r8, r0
 8009a42:	4615      	mov	r5, r2
 8009a44:	460c      	mov	r4, r1
 8009a46:	b921      	cbnz	r1, 8009a52 <_realloc_r+0x16>
 8009a48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a4c:	4611      	mov	r1, r2
 8009a4e:	f7ff bb69 	b.w	8009124 <_malloc_r>
 8009a52:	b92a      	cbnz	r2, 8009a60 <_realloc_r+0x24>
 8009a54:	f7ff fc9a 	bl	800938c <_free_r>
 8009a58:	2400      	movs	r4, #0
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a60:	f000 f81a 	bl	8009a98 <_malloc_usable_size_r>
 8009a64:	4285      	cmp	r5, r0
 8009a66:	4606      	mov	r6, r0
 8009a68:	d802      	bhi.n	8009a70 <_realloc_r+0x34>
 8009a6a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a6e:	d8f4      	bhi.n	8009a5a <_realloc_r+0x1e>
 8009a70:	4629      	mov	r1, r5
 8009a72:	4640      	mov	r0, r8
 8009a74:	f7ff fb56 	bl	8009124 <_malloc_r>
 8009a78:	4607      	mov	r7, r0
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	d0ec      	beq.n	8009a58 <_realloc_r+0x1c>
 8009a7e:	42b5      	cmp	r5, r6
 8009a80:	462a      	mov	r2, r5
 8009a82:	4621      	mov	r1, r4
 8009a84:	bf28      	it	cs
 8009a86:	4632      	movcs	r2, r6
 8009a88:	f7ff ffca 	bl	8009a20 <memcpy>
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	4640      	mov	r0, r8
 8009a90:	f7ff fc7c 	bl	800938c <_free_r>
 8009a94:	463c      	mov	r4, r7
 8009a96:	e7e0      	b.n	8009a5a <_realloc_r+0x1e>

08009a98 <_malloc_usable_size_r>:
 8009a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a9c:	1f18      	subs	r0, r3, #4
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	bfbc      	itt	lt
 8009aa2:	580b      	ldrlt	r3, [r1, r0]
 8009aa4:	18c0      	addlt	r0, r0, r3
 8009aa6:	4770      	bx	lr

08009aa8 <_init>:
 8009aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aaa:	bf00      	nop
 8009aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aae:	bc08      	pop	{r3}
 8009ab0:	469e      	mov	lr, r3
 8009ab2:	4770      	bx	lr

08009ab4 <_fini>:
 8009ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab6:	bf00      	nop
 8009ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aba:	bc08      	pop	{r3}
 8009abc:	469e      	mov	lr, r3
 8009abe:	4770      	bx	lr
