#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Programas\verilog\lib\ivl\system.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\va_math.vpi";
S_00000218347a7020 .scope module, "testbench_banco" "testbench_banco" 2 1;
 .timescale 0 0;
v00000218348149e0_0 .var "RegWrite", 0 0;
v0000021834814a80_0 .var "clk", 0 0;
v0000021834814ee0_0 .net "read_data1", 31 0, L_000002183485e530;  1 drivers
v0000021834815660_0 .net "read_data2", 31 0, L_000002183485e7d0;  1 drivers
v0000021834815200_0 .var "read_reg1", 4 0;
v0000021834814b20_0 .var "read_reg2", 4 0;
v0000021834814d00_0 .var "reset", 0 0;
v0000021834815340_0 .var "write_data", 31 0;
v00000218348155c0_0 .var "write_reg", 4 0;
S_00000218347a71b0 .scope module, "dut" "RegisterFile" 2 21, 3 10 0, S_00000218347a7020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_000002183485e530 .functor BUFZ 32, L_0000021834814e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002183485e7d0 .functor BUFZ 32, L_0000021834815520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002183476beb0_0 .net "RegWrite", 0 0, v00000218348149e0_0;  1 drivers
v0000021834766860_0 .net *"_ivl_0", 31 0, L_0000021834814e40;  1 drivers
v0000021834766900_0 .net *"_ivl_10", 6 0, L_0000021834814f80;  1 drivers
L_00000218348159c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000218347669a0_0 .net *"_ivl_13", 1 0, L_00000218348159c0;  1 drivers
v0000021834766a40_0 .net *"_ivl_2", 6 0, L_00000218348148a0;  1 drivers
L_0000021834815978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021834766ae0_0 .net *"_ivl_5", 1 0, L_0000021834815978;  1 drivers
v0000021834766b80_0 .net *"_ivl_8", 31 0, L_0000021834815520;  1 drivers
v0000021834766c20_0 .net "clk", 0 0, v0000021834814a80_0;  1 drivers
v0000021834815160_0 .var/i "i", 31 0;
v0000021834814da0_0 .net "read_data1", 31 0, L_000002183485e530;  alias, 1 drivers
v0000021834814bc0_0 .net "read_data2", 31 0, L_000002183485e7d0;  alias, 1 drivers
v0000021834815020_0 .net "read_reg1", 4 0, v0000021834815200_0;  1 drivers
v0000021834814c60_0 .net "read_reg2", 4 0, v0000021834814b20_0;  1 drivers
v0000021834815480 .array "registers", 31 0, 31 0;
v00000218348152a0_0 .net "reset", 0 0, v0000021834814d00_0;  1 drivers
v00000218348150c0_0 .net "write_data", 31 0, v0000021834815340_0;  1 drivers
v0000021834815700_0 .net "write_reg", 4 0, v00000218348155c0_0;  1 drivers
E_00000218347a5930 .event posedge, v00000218348152a0_0, v0000021834766c20_0;
L_0000021834814e40 .array/port v0000021834815480, L_00000218348148a0;
L_00000218348148a0 .concat [ 5 2 0 0], v0000021834815200_0, L_0000021834815978;
L_0000021834815520 .array/port v0000021834815480, L_0000021834814f80;
L_0000021834814f80 .concat [ 5 2 0 0], v0000021834814b20_0, L_00000218348159c0;
    .scope S_00000218347a71b0;
T_0 ;
    %wait E_00000218347a5930;
    %load/vec4 v00000218348152a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021834815160_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000021834815160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021834815160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021834815480, 0, 4;
    %load/vec4 v0000021834815160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021834815160_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002183476beb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000021834815700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000218348150c0_0;
    %load/vec4 v0000021834815700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021834815480, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000218347a7020;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021834814a80_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0000021834814a80_0;
    %inv;
    %store/vec4 v0000021834814a80_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_00000218347a7020;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021834814d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021834815200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021834814b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000218348155c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021834815340_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021834814d00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000218348155c0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0000021834815340_0, 0, 32;
    %vpi_call 2 62 "$display", "Escritura en R5 = 0x%h", v0000021834815340_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000021834815200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021834814b20_0, 0, 5;
    %vpi_call 2 68 "$display", "Lectura: R5 = 0x%h, R0 = 0x%h", v0000021834814ee0_0, v0000021834815660_0 {0 0 0};
    %vpi_call 2 69 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000218348155c0_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000021834815340_0, 0, 32;
    %vpi_call 2 78 "$display", "Escritura en R12 = 0x%h", v0000021834815340_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000021834815200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021834814b20_0, 0, 5;
    %vpi_call 2 84 "$display", "Lectura: R12 = 0x%h, R0 = 0x%h", v0000021834814ee0_0, v0000021834815660_0 {0 0 0};
    %vpi_call 2 85 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000218348155c0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000021834815340_0, 0, 32;
    %vpi_call 2 93 "$display", "Intento de escritura en R0 = 0x%h", v0000021834815340_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021834815200_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000021834814b20_0, 0, 5;
    %vpi_call 2 99 "$display", "Lectura: R0 = 0x%h, R5 = 0x%h", v0000021834814ee0_0, v0000021834815660_0 {0 0 0};
    %vpi_call 2 100 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000218348155c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000021834815340_0, 0, 32;
    %vpi_call 2 107 "$display", "Escritura en R31 = 0x%h", v0000021834815340_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218348149e0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000021834815200_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000021834814b20_0, 0, 5;
    %vpi_call 2 113 "$display", "Lectura: R31 = 0x%h, R12 = 0x%h", v0000021834814ee0_0, v0000021834815660_0 {0 0 0};
    %vpi_call 2 114 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000021834815200_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021834814b20_0, 0, 5;
    %vpi_call 2 121 "$display", "Lectura: R1 = 0x%h, R2 = 0x%h", v0000021834814ee0_0, v0000021834815660_0 {0 0 0};
    %vpi_call 2 122 "$display", "\000" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000218347a7020;
T_3 ;
    %vpi_call 2 134 "$dumpfile", "RegisterFile.vcd" {0 0 0};
    %vpi_call 2 135 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000218347a7020 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench_register.v";
    "RegisterFile.v";
