library ieee;
use ieee.std_logic_1164.all;

entity ALUA is
port( A, B: in std_logic_vector (3 downto 0);
      S: in std_logic;
      R: out std_logic_vector (3 downto 0));
      --//no se si poner Cout: out std_logic debido a que el diagrama no requiere en si una salida Cout//--
end;

architecture STRL of ALUA is
component FA4
port( 	A, B: in std_logic_vector(3 downto 0);
	Cin: in std_logic;
	S: out std_logic_vector(3 downto 0);
	Cout: out std_logic);
end component;


//Aqui parece ser que ocupamos una XOR de 4 bits o.O//

