#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 15 12:12:44 2023
# Process ID: 17956
# Current directory: E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19504 E:\FYP\FPGA_XILINX 2\Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP\Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FYP/FPGA_XILINX 2/User IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 869.082 ; gain = 115.805
update_compile_order -fileset sources_1
open_bd_design {E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd}
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_0
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_1
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_2
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <Four_Bit_Adder> from BD file <E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 980.766 ; gain = 91.211
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Four_Bit_Adder_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Four_Bit_Adder_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 044f5aa7ec274fb891e55b46f9d884b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Four_Bit_Adder_wrapper_behav xil_defaultlib.Four_Bit_Adder_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Four_Bit_Adder_wrapper_behav -key {Behavioral:sim_1:Functional:Four_Bit_Adder_wrapper} -tclbatch {Four_Bit_Adder_wrapper.tcl} -view {{E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_wrapper_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_wrapper_behav.wcfg}
source Four_Bit_Adder_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Four_Bit_Adder_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.441 ; gain = 12.137
add_force {/Four_Bit_Adder_wrapper/a} -radix unsigned {5 0ns} -cancel_after 1ns
add_force {/Four_Bit_Adder_wrapper/b} -radix unsigned {3 0ns} -cancel_after 1ns
add_force {/Four_Bit_Adder_wrapper/z_0} -radix hex {0 0ns} -cancel_after 1ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Four_Bit_Adder_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Four_Bit_Adder_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 044f5aa7ec274fb891e55b46f9d884b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Four_Bit_Adder_wrapper_behav xil_defaultlib.Four_Bit_Adder_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.172 ; gain = 0.000
add_force {/Four_Bit_Adder_wrapper/a} -radix unsigned {5 0ns} -cancel_after 1ns
add_force {/Four_Bit_Adder_wrapper/b} -radix hex {1 0ns} -cancel_after 1ns
add_force {/Four_Bit_Adder_wrapper/z_0} -radix hex {0 0ns} -cancel_after 1ns
run 1 us
run 1 ns
run all
add_force {/Four_Bit_Adder_wrapper/a} -radix unsigned {5 0ns} -cancel_after 10ns
add_force {/Four_Bit_Adder_wrapper/b} -radix unsigned {3 0ns} -cancel_after 10ns
add_force {/Four_Bit_Adder_wrapper/z_0} -radix hex {0 0ns} -cancel_after 10ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 01:00:07 2023...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports clk]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins c_addsub_0/CLK]
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.500 ; gain = 0.039
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1509.898 ; gain = 22.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Latency_Configuration {Automatic}] [get_bd_cells c_addsub_0]
endgroup
startgroup
set_property -dict [list CONFIG.Latency_Configuration {Automatic}] [get_bd_cells c_addsub_1]
endgroup
startgroup
set_property -dict [list CONFIG.Latency_Configuration {Automatic}] [get_bd_cells c_addsub_2]
endgroup
startgroup
set_property -dict [list CONFIG.Latency_Configuration {Automatic}] [get_bd_cells c_addsub_3]
endgroup
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER CONFIG.IN3_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1560.711 ; gain = 36.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1561.727 ; gain = 0.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
set_property location {-26 415} [get_bd_ports Input_A1]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.A_Width.VALUE_SRC USER] [get_bd_cells c_addsub_1]
set_property -dict [list CONFIG.A_Width {1} CONFIG.Out_Width {1} CONFIG.Latency {1}] [get_bd_cells c_addsub_1]
endgroup
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design -force
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
validate_bd_design -force
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1602.828 ; gain = 40.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.836 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.496 ; gain = 0.660
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/design_1_wrapper_tb/uut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1604.434 ; gain = 0.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {-12 337} [get_bd_ports Input_A1]
set_property name clk [get_bd_nets clk_1]
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.328 ; gain = 0.047
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1647.984 ; gain = 42.613
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/design_1_wrapper_tb/uut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1648.148 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_3 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_2 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1688.656 ; gain = 37.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
Finished Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.145 ; gain = 213.488
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim/design_1_wrapper_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim/design_1_wrapper_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim/design_1_wrapper_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_1_wrapper_tb_func_synth xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <design_1_wrapper> not found while processing module instance <uut> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2115.000 ; gain = 426.344
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
Finished Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/design_1_wrapper_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/design_1_wrapper_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/design_1_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/design_1_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/design_1_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_1_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <design_1_wrapper> not found while processing module instance <uut> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2597.789 ; gain = 46.219
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.789 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2597.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}]
create_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.789 ; gain = 0.000
launch_runs design_1_c_addsub_0_0_synth_1
[Fri Dec 15 22:17:45 2023] Launched design_1_c_addsub_0_0_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_0_synth_1/runme.log
wait_on_run design_1_c_addsub_0_0_synth_1
[Fri Dec 15 22:17:45 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:17:50 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:17:55 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:18:00 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:18:10 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:18:20 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:18:30 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:18:40 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:19:01 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:19:21 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:19:41 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Dec 15 22:20:01 2023] Waiting for design_1_c_addsub_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_c_addsub_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_addsub_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_c_addsub_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 294.262 ; gain = 68.746
Command: synth_design -top design_1_c_addsub_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 435.469 ; gain = 97.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_c_addsub_0_0' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/synth/design_1_c_addsub_0_0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 1 - type: integer 
	Parameter C_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 1 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/7f1a/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/synth/design_1_c_addsub_0_0.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_addsub_0_0' (7#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/synth/design_1_c_addsub_0_0.vhd:69]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port C_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 496.645 ; gain = 158.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 496.645 ; gain = 158.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 496.645 ; gain = 158.707
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 769.320 ; gain = 1.070
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 769.320 ; gain = 431.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 769.320 ; gain = 431.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 769.320 ; gain = 431.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 769.320 ; gain = 431.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SINIT
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 769.320 ; gain = 431.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 814.887 ; gain = 476.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 814.887 ; gain = 476.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |MUXCY |     1|
|3     |XORCY |     1|
|4     |FDRE  |     2|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 824.465 ; gain = 486.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:01:10 . Memory (MB): peak = 824.465 ; gain = 213.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:32 . Memory (MB): peak = 824.465 ; gain = 486.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:36 . Memory (MB): peak = 836.516 ; gain = 510.102
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_0_synth_1/design_1_c_addsub_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_0_synth_1/design_1_c_addsub_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_c_addsub_0_0_utilization_synth.rpt -pb design_1_c_addsub_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 840.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:19:54 2023...
[Fri Dec 15 22:20:01 2023] design_1_c_addsub_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:16 . Memory (MB): peak = 2598.277 ; gain = 0.355
launch_runs design_1_c_addsub_0_1_synth_1
[Fri Dec 15 22:20:02 2023] Launched design_1_c_addsub_0_1_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_1_synth_1/runme.log
wait_on_run design_1_c_addsub_0_1_synth_1
[Fri Dec 15 22:20:03 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:08 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:13 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:18 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:28 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:39 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:49 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:20:59 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:21:19 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:21:40 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:22:00 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...
[Fri Dec 15 22:22:20 2023] Waiting for design_1_c_addsub_0_1_synth_1 to finish...

*** Running vivado
    with args -log design_1_c_addsub_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_addsub_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_c_addsub_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 293.938 ; gain = 68.949
Command: synth_design -top design_1_c_addsub_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 435.660 ; gain = 98.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_c_addsub_0_1' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/synth/design_1_c_addsub_0_1.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 1 - type: integer 
	Parameter C_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 1 - type: integer 
	Parameter C_HAS_C_OUT bound to: 1 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/7f1a/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/synth/design_1_c_addsub_0_1.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_addsub_0_1' (7#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/synth/design_1_c_addsub_0_1.vhd:70]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_signed
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 496.211 ; gain = 158.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 496.211 ; gain = 158.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 496.211 ; gain = 158.648
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 769.086 ; gain = 1.340
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 769.086 ; gain = 431.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 769.086 ; gain = 431.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_1_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 769.086 ; gain = 431.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 769.086 ; gain = 431.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SINIT
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:20 . Memory (MB): peak = 769.086 ; gain = 431.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 814.469 ; gain = 476.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 814.734 ; gain = 477.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:02:04 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |MUXCY |     1|
|3     |XORCY |     1|
|4     |FDRE  |     2|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:32 . Memory (MB): peak = 824.285 ; gain = 213.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 824.285 ; gain = 486.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:02:14 . Memory (MB): peak = 838.375 ; gain = 512.332
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_1_synth_1/design_1_c_addsub_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_1_synth_1/design_1_c_addsub_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_c_addsub_0_1_utilization_synth.rpt -pb design_1_c_addsub_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 842.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:22:52 2023...
[Fri Dec 15 22:22:56 2023] design_1_c_addsub_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:53 . Memory (MB): peak = 2598.637 ; gain = 0.133
launch_runs design_1_c_addsub_0_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_c_addsub_0_2, cache-ID = afd623267e17fe3d; cache size = 0.197 MB.
config_ip_cache: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2598.902 ; gain = 0.266
[Fri Dec 15 22:23:40 2023] Launched design_1_c_addsub_0_2_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 2598.961 ; gain = 0.324
wait_on_run design_1_c_addsub_0_2_synth_1
[Fri Dec 15 22:23:41 2023] Waiting for design_1_c_addsub_0_2_synth_1 to finish...
[Fri Dec 15 22:23:46 2023] Waiting for design_1_c_addsub_0_2_synth_1 to finish...
[Fri Dec 15 22:23:51 2023] Waiting for design_1_c_addsub_0_2_synth_1 to finish...
[Fri Dec 15 22:23:56 2023] Waiting for design_1_c_addsub_0_2_synth_1 to finish...
[Fri Dec 15 22:24:06 2023] Waiting for design_1_c_addsub_0_2_synth_1 to finish...
[Fri Dec 15 22:24:16 2023] Waiting for design_1_c_addsub_0_2_synth_1 to finish...

*** Running vivado
    with args -log design_1_c_addsub_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_addsub_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_c_addsub_0_2.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_c_addsub_0_2, cache-ID = afd623267e17fe3d.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:24:12 2023...
[Fri Dec 15 22:24:16 2023] design_1_c_addsub_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2599.172 ; gain = 0.211
launch_runs design_1_c_addsub_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_c_addsub_0_3, cache-ID = afd623267e17fe3d; cache size = 0.197 MB.
[Fri Dec 15 22:24:24 2023] Launched design_1_c_addsub_0_3_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_c_addsub_0_3_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2599.602 ; gain = 0.430
wait_on_run design_1_c_addsub_0_3_synth_1
[Fri Dec 15 22:24:25 2023] Waiting for design_1_c_addsub_0_3_synth_1 to finish...
[Fri Dec 15 22:24:30 2023] Waiting for design_1_c_addsub_0_3_synth_1 to finish...
[Fri Dec 15 22:24:35 2023] Waiting for design_1_c_addsub_0_3_synth_1 to finish...
[Fri Dec 15 22:24:40 2023] Waiting for design_1_c_addsub_0_3_synth_1 to finish...
[Fri Dec 15 22:24:50 2023] Waiting for design_1_c_addsub_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_c_addsub_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_addsub_0_3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_c_addsub_0_3.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_c_addsub_0_3, cache-ID = afd623267e17fe3d.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:24:49 2023...
[Fri Dec 15 22:24:50 2023] design_1_c_addsub_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.660 ; gain = 0.059
launch_runs design_1_xlslice_0_0_synth_1
[Fri Dec 15 22:24:51 2023] Launched design_1_xlslice_0_0_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_0_synth_1/runme.log
wait_on_run design_1_xlslice_0_0_synth_1
[Fri Dec 15 22:24:51 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:24:56 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:25:01 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:25:06 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:25:17 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:25:27 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:25:37 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:25:47 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:26:08 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...
[Fri Dec 15 22:26:28 2023] Waiting for design_1_xlslice_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_0.tcl -notrace
Command: synth_design -top design_1_xlslice_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20244 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 433.289 ; gain = 96.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (2#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 487.777 ; gain = 150.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 487.777 ; gain = 150.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 487.777 ; gain = 150.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 487.777 ; gain = 150.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlslice_0_0 has an empty top module
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design design_1_xlslice_0_0 has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 606.504 ; gain = 269.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 724.414 ; gain = 398.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_0_synth_1/design_1_xlslice_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.664 ; gain = 429.250
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_0_synth_1/design_1_xlslice_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlslice_0_0_utilization_synth.rpt -pb design_1_xlslice_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1157.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:26:32 2023...
[Fri Dec 15 22:26:38 2023] design_1_xlslice_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:47 . Memory (MB): peak = 2599.758 ; gain = 0.059
launch_runs design_1_xlslice_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlslice_0_1, cache-ID = 5af391092fd6f8c6; cache size = 0.226 MB.
[Fri Dec 15 22:26:42 2023] Launched design_1_xlslice_0_1_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_1_synth_1/runme.log
wait_on_run design_1_xlslice_0_1_synth_1
[Fri Dec 15 22:26:42 2023] Waiting for design_1_xlslice_0_1_synth_1 to finish...
[Fri Dec 15 22:26:48 2023] Waiting for design_1_xlslice_0_1_synth_1 to finish...
[Fri Dec 15 22:26:53 2023] Waiting for design_1_xlslice_0_1_synth_1 to finish...
[Fri Dec 15 22:26:58 2023] Waiting for design_1_xlslice_0_1_synth_1 to finish...
[Fri Dec 15 22:27:08 2023] Waiting for design_1_xlslice_0_1_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xlslice_0_1, cache-ID = 5af391092fd6f8c6.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:27:04 2023...
[Fri Dec 15 22:27:08 2023] design_1_xlslice_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2600.574 ; gain = 0.355
launch_runs design_1_xlslice_0_2_synth_1
[Fri Dec 15 22:27:09 2023] Launched design_1_xlslice_0_2_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_2_synth_1/runme.log
wait_on_run design_1_xlslice_0_2_synth_1
[Fri Dec 15 22:27:09 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:27:14 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:27:20 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:27:25 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:27:35 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:27:45 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:27:56 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:28:06 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:28:26 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...
[Fri Dec 15 22:28:47 2023] Waiting for design_1_xlslice_0_2_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_2.tcl -notrace
Command: synth_design -top design_1_xlslice_0_2 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 434.535 ; gain = 96.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_2' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_2' (2#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 489.043 ; gain = 151.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 489.043 ; gain = 151.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 489.043 ; gain = 151.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 489.043 ; gain = 151.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlslice_0_2 has an empty top module
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 607.258 ; gain = 269.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 607.258 ; gain = 269.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 607.258 ; gain = 269.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 727.086 ; gain = 400.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_2_synth_1/design_1_xlslice_0_2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1157.426 ; gain = 430.340
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/design_1_xlslice_0_2.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_2_synth_1/design_1_xlslice_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlslice_0_2_utilization_synth.rpt -pb design_1_xlslice_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1161.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:28:57 2023...
[Fri Dec 15 22:29:02 2023] design_1_xlslice_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:53 . Memory (MB): peak = 2600.602 ; gain = 0.000
launch_runs design_1_xlslice_0_3_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlslice_0_3, cache-ID = 996c728f79462ed3; cache size = 0.256 MB.
[Fri Dec 15 22:29:04 2023] Launched design_1_xlslice_0_3_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_3_synth_1/runme.log
wait_on_run design_1_xlslice_0_3_synth_1
[Fri Dec 15 22:29:04 2023] Waiting for design_1_xlslice_0_3_synth_1 to finish...
[Fri Dec 15 22:29:09 2023] Waiting for design_1_xlslice_0_3_synth_1 to finish...
[Fri Dec 15 22:29:15 2023] Waiting for design_1_xlslice_0_3_synth_1 to finish...
[Fri Dec 15 22:29:20 2023] Waiting for design_1_xlslice_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_3.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xlslice_0_3, cache-ID = 996c728f79462ed3.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:29:17 2023...
[Fri Dec 15 22:29:20 2023] design_1_xlslice_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2600.922 ; gain = 0.102
launch_runs design_1_xlslice_0_4_synth_1
[Fri Dec 15 22:29:20 2023] Launched design_1_xlslice_0_4_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_4_synth_1/runme.log
wait_on_run design_1_xlslice_0_4_synth_1
[Fri Dec 15 22:29:20 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:29:25 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:29:30 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:29:35 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:29:45 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:29:56 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:30:06 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...
[Fri Dec 15 22:30:16 2023] Waiting for design_1_xlslice_0_4_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_4.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_4.tcl -notrace
Command: synth_design -top design_1_xlslice_0_4 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20176 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 433.340 ; gain = 96.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_4' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_4' (2#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.465 ; gain = 151.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.465 ; gain = 151.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.465 ; gain = 151.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.465 ; gain = 151.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlslice_0_4 has an empty top module
WARNING: [Synth 8-3331] design design_1_xlslice_0_4 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1_xlslice_0_4 has unconnected port Din[1]
WARNING: [Synth 8-3331] design design_1_xlslice_0_4 has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.828 ; gain = 270.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 724.691 ; gain = 399.184
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_4_synth_1/design_1_xlslice_0_4.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1156.562 ; gain = 431.871
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/design_1_xlslice_0_4.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_4_synth_1/design_1_xlslice_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlslice_0_4_utilization_synth.rpt -pb design_1_xlslice_0_4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1160.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:30:12 2023...
[Fri Dec 15 22:30:16 2023] design_1_xlslice_0_4_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2601.000 ; gain = 0.051
launch_runs design_1_xlslice_0_5_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlslice_0_5, cache-ID = 9f3cb7ee2b1d627f; cache size = 0.285 MB.
[Fri Dec 15 22:30:18 2023] Launched design_1_xlslice_0_5_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_5_synth_1/runme.log
wait_on_run design_1_xlslice_0_5_synth_1
[Fri Dec 15 22:30:18 2023] Waiting for design_1_xlslice_0_5_synth_1 to finish...
[Fri Dec 15 22:30:23 2023] Waiting for design_1_xlslice_0_5_synth_1 to finish...
[Fri Dec 15 22:30:28 2023] Waiting for design_1_xlslice_0_5_synth_1 to finish...
[Fri Dec 15 22:30:34 2023] Waiting for design_1_xlslice_0_5_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_5.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_5.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xlslice_0_5, cache-ID = 9f3cb7ee2b1d627f.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:30:29 2023...
[Fri Dec 15 22:30:34 2023] design_1_xlslice_0_5_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2602.344 ; gain = 1.137
launch_runs design_1_xlslice_0_6_synth_1
[Fri Dec 15 22:30:34 2023] Launched design_1_xlslice_0_6_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_6_synth_1/runme.log
wait_on_run design_1_xlslice_0_6_synth_1
[Fri Dec 15 22:30:34 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...
[Fri Dec 15 22:30:39 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...
[Fri Dec 15 22:30:44 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...
[Fri Dec 15 22:30:49 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...
[Fri Dec 15 22:31:00 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...
[Fri Dec 15 22:31:10 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...
[Fri Dec 15 22:31:20 2023] Waiting for design_1_xlslice_0_6_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_6.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_6.tcl -notrace
Command: synth_design -top design_1_xlslice_0_6 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16648 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 433.926 ; gain = 97.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_6' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_6' (2#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.672 ; gain = 151.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.672 ; gain = 151.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.672 ; gain = 151.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 488.672 ; gain = 151.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlslice_0_6 has an empty top module
WARNING: [Synth 8-3331] design design_1_xlslice_0_6 has unconnected port Din[2]
WARNING: [Synth 8-3331] design design_1_xlslice_0_6 has unconnected port Din[1]
WARNING: [Synth 8-3331] design design_1_xlslice_0_6 has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 607.895 ; gain = 271.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 607.895 ; gain = 271.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 607.895 ; gain = 271.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 608.176 ; gain = 271.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 726.043 ; gain = 400.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_6_synth_1/design_1_xlslice_0_6.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.230 ; gain = 430.188
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/design_1_xlslice_0_6.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_6_synth_1/design_1_xlslice_0_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlslice_0_6_utilization_synth.rpt -pb design_1_xlslice_0_6_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1160.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:31:23 2023...
[Fri Dec 15 22:31:25 2023] design_1_xlslice_0_6_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2602.348 ; gain = 0.000
launch_runs design_1_xlslice_0_7_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlslice_0_7, cache-ID = 5ca354687d8db46a; cache size = 0.314 MB.
[Fri Dec 15 22:31:27 2023] Launched design_1_xlslice_0_7_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlslice_0_7_synth_1/runme.log
wait_on_run design_1_xlslice_0_7_synth_1
[Fri Dec 15 22:31:27 2023] Waiting for design_1_xlslice_0_7_synth_1 to finish...
[Fri Dec 15 22:31:33 2023] Waiting for design_1_xlslice_0_7_synth_1 to finish...
[Fri Dec 15 22:31:38 2023] Waiting for design_1_xlslice_0_7_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlslice_0_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_0_7.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_0_7.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xlslice_0_7, cache-ID = 5ca354687d8db46a.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:31:35 2023...
[Fri Dec 15 22:31:38 2023] design_1_xlslice_0_7_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2602.602 ; gain = 0.145
launch_runs design_1_xlconcat_0_0_synth_1
[Fri Dec 15 22:31:38 2023] Launched design_1_xlconcat_0_0_synth_1...
Run output will be captured here: C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlconcat_0_0_synth_1/runme.log
wait_on_run design_1_xlconcat_0_0_synth_1
[Fri Dec 15 22:31:38 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...
[Fri Dec 15 22:31:43 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...
[Fri Dec 15 22:31:49 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...
[Fri Dec 15 22:31:54 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...
[Fri Dec 15 22:32:04 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...
[Fri Dec 15 22:32:14 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...
[Fri Dec 15 22:32:24 2023] Waiting for design_1_xlconcat_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_xlconcat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconcat_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xlconcat_0_0.tcl -notrace
Command: synth_design -top design_1_xlconcat_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11168 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 433.824 ; gain = 96.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (2#1) [c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 489.039 ; gain = 152.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 489.039 ; gain = 152.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 489.039 ; gain = 152.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 489.039 ; gain = 152.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlconcat_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 607.973 ; gain = 270.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 607.973 ; gain = 270.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 607.973 ; gain = 270.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 607.992 ; gain = 270.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 724.738 ; gain = 399.195
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlconcat_0_0_synth_1/design_1_xlconcat_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1153.855 ; gain = 429.117
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.runs/design_1_xlconcat_0_0_synth_1/design_1_xlconcat_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlconcat_0_0_utilization_synth.rpt -pb design_1_xlconcat_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1157.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:32:25 2023...
[Fri Dec 15 22:32:29 2023] design_1_xlconcat_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2602.695 ; gain = 0.094
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.797 ; gain = 94.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (1#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_1' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_1' (2#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_2' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_2' (3#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_3' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_3' (4#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_c_addsub_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (5#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (6#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_1' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_1' (7#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_2' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_2' (8#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_3' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_3' (9#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_4' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_4' (10#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_5' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_5' (11#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_6' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_6' (12#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_7' [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_7' (13#1) [E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/.Xil/Vivado-21136-DESKTOP-OLQ3HFT/realtime/design_1_xlslice_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (14#1) [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (15#1) [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.188 ; gain = 133.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.188 ; gain = 133.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.188 ; gain = 133.863
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.dcp' for cell 'design_1_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1.dcp' for cell 'design_1_i/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_2/design_1_c_addsub_0_2.dcp' for cell 'design_1_i/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_3/design_1_c_addsub_0_3.dcp' for cell 'design_1_i/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1.dcp' for cell 'design_1_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/design_1_xlslice_0_2.dcp' for cell 'design_1_i/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/design_1_xlslice_0_3.dcp' for cell 'design_1_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/design_1_xlslice_0_4.dcp' for cell 'design_1_i/xlslice_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_5/design_1_xlslice_0_5.dcp' for cell 'design_1_i/xlslice_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/design_1_xlslice_0_6.dcp' for cell 'design_1_i/xlslice_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_7/design_1_xlslice_0_7.dcp' for cell 'design_1_i/xlslice_7'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_Clock'. [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'i_TX_DV'. [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'i_Rst_L'. [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'o_TX_Serial'. [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc:219]
Finished Parsing XDC File [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/constrs_1/new/project_3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2858.348 ; gain = 255.023
51 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2858.348 ; gain = 255.652
close_design
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.652 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2867.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2867.652 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture design_1_c_addsub_0_1_arch of entity xil_defaultlib.design_1_c_addsub_0_1 [design_1_c_addsub_0_1_default]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture design_1_c_addsub_0_3_arch of entity xil_defaultlib.design_1_c_addsub_0_3 [design_1_c_addsub_0_3_default]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
close_bd_design [get_bd_designs design_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd>
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v}}
file delete -force {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sim_1/new/design_1_wrapper_tb.v}
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list CONFIG.C_PROBE_OUT1_INIT_VAL {0x4} CONFIG.C_PROBE_OUT0_INIT_VAL {0x4} CONFIG.C_PROBE_OUT1_WIDTH {4} CONFIG.C_PROBE_OUT0_WIDTH {4} CONFIG.C_PROBE_IN0_WIDTH {4} CONFIG.C_NUM_PROBE_OUT {3} CONFIG.C_EN_PROBE_IN_ACTIVITY {1} CONFIG.C_NUM_PROBE_IN {2}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins c_addsub_3/S]
connect_bd_net [get_bd_pins vio_0/probe_in1] [get_bd_pins c_addsub_3/C_OUT]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_EN_PROBE_IN_ACTIVITY {0}] [get_bd_cells vio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_PROBE_OUT1_INIT_VAL {0} CONFIG.C_PROBE_OUT0_INIT_VAL {0x0}] [get_bd_cells vio_0]
endgroup
delete_bd_objs [get_bd_nets c_addsub_3_S]
delete_bd_objs [get_bd_nets c_addsub_3_C_OUT]
set_property location {1 77 -203} [get_bd_cells vio_0]
startgroup
connect_bd_net [get_bd_pins c_addsub_3/S] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_ports COUT] [get_bd_pins c_addsub_3/S]
endgroup
delete_bd_objs [get_bd_nets c_addsub_3_S]
connect_bd_net [get_bd_pins c_addsub_3/S] [get_bd_pins xlconcat_0/In3]
startgroup
make_bd_pins_external  [get_bd_pins c_addsub_3/C_OUT]
endgroup
set_property location {1579 224} [get_bd_ports C_OUT_0]
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
delete_bd_objs [get_bd_nets c_addsub_0_S] [get_bd_nets c_addsub_2_S] [get_bd_nets Input_B_1] [get_bd_nets Input_A1_1] [get_bd_nets c_addsub_1_C_OUT] [get_bd_nets xlslice_2_Dout] [get_bd_nets c_addsub_3_S] [get_bd_nets c_addsub_1_S] [get_bd_nets xlconcat_0_dout] [get_bd_nets c_addsub_2_C_OUT] [get_bd_nets xlslice_0_Dout] [get_bd_nets xlslice_6_Dout] [get_bd_nets xlslice_1_Dout] [get_bd_nets xlslice_3_Dout] [get_bd_nets xlslice_4_Dout] [get_bd_nets clk] [get_bd_nets c_addsub_0_C_OUT] [get_bd_nets xlslice_5_Dout] [get_bd_nets xlslice_7_Dout] [get_bd_nets c_addsub_3_C_OUT]
delete_bd_objs [get_bd_cells xlslice_0] [get_bd_cells xlconcat_0] [get_bd_cells xlslice_1] [get_bd_cells xlslice_2] [get_bd_cells xlslice_3] [get_bd_cells xlslice_4] [get_bd_cells c_addsub_0] [get_bd_cells xlslice_5] [get_bd_cells c_addsub_1] [get_bd_cells xlslice_6] [get_bd_cells c_addsub_2] [get_bd_cells xlslice_7] [get_bd_cells c_addsub_3]
delete_bd_objs [get_bd_ports clk] [get_bd_ports Input_A1] [get_bd_ports COUT] [get_bd_ports Input_B] [get_bd_ports SUM]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.Phase_offset {None} CONFIG.Output_Selection {Sine} CONFIG.Has_Phase_Out {false} CONFIG.Has_ACLKEN {true} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.Output_Width {3} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {3} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.Output_Width {16} CONFIG.Has_Phase_Out {false} CONFIG.PINC1 {1111111} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {7} CONFIG.Output_Frequency1 {0}] [get_bd_cells dds_compiler_0]
set_property -dict [list CONFIG.PINC1 {111111111111111}] [get_bd_cells dds_compiler_0]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/dds_compiler_0/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/aclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/aclken]
endgroup
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
delete_bd_objs [get_bd_intf_ports M_AXIS_DATA_0]
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin /dds_compiler_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /dds_compiler_0/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
endgroup
save_bd_design
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port m_axis_data_tvalid_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:31]
ERROR: [VRFC 10-426] cannot find port m_axis_data_tdata_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:30]
ERROR: [VRFC 10-426] cannot find port aclken_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:29]
ERROR: [VRFC 10-426] cannot find port aclk_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:28]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_0> not found while processing module instance <c_addsub_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:51]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_1> not found while processing module instance <c_addsub_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:58]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_2> not found while processing module instance <c_addsub_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:65]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_3> not found while processing module instance <c_addsub_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:72]
ERROR: [VRFC 10-2063] Module <design_1_xlconcat_0_0> not found while processing module instance <xlconcat_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:79]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_0> not found while processing module instance <xlslice_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:85]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_1> not found while processing module instance <xlslice_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:88]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_2> not found while processing module instance <xlslice_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:91]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_3> not found while processing module instance <xlslice_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:94]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_4> not found while processing module instance <xlslice_4> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:97]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_5> not found while processing module instance <xlslice_5> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:100]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_6> not found while processing module instance <xlslice_6> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:103]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_7> not found while processing module instance <xlslice_7> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3088.520 ; gain = 36.195
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
make_wrapper -files [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -top
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port m_axis_data_tvalid_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:31]
ERROR: [VRFC 10-426] cannot find port m_axis_data_tdata_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:30]
ERROR: [VRFC 10-426] cannot find port aclken_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:29]
ERROR: [VRFC 10-426] cannot find port aclk_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:28]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_0> not found while processing module instance <c_addsub_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:51]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_1> not found while processing module instance <c_addsub_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:58]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_2> not found while processing module instance <c_addsub_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:65]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_3> not found while processing module instance <c_addsub_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:72]
ERROR: [VRFC 10-2063] Module <design_1_xlconcat_0_0> not found while processing module instance <xlconcat_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:79]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_0> not found while processing module instance <xlslice_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:85]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_1> not found while processing module instance <xlslice_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:88]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_2> not found while processing module instance <xlslice_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:91]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_3> not found while processing module instance <xlslice_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:94]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_4> not found while processing module instance <xlslice_4> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:97]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_5> not found while processing module instance <xlslice_5> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:100]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_6> not found while processing module instance <xlslice_6> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:103]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_7> not found while processing module instance <xlslice_7> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port m_axis_data_tvalid_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:31]
ERROR: [VRFC 10-426] cannot find port m_axis_data_tdata_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:30]
ERROR: [VRFC 10-426] cannot find port aclken_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:29]
ERROR: [VRFC 10-426] cannot find port aclk_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:28]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_0> not found while processing module instance <c_addsub_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:51]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_1> not found while processing module instance <c_addsub_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:58]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_2> not found while processing module instance <c_addsub_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:65]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_3> not found while processing module instance <c_addsub_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:72]
ERROR: [VRFC 10-2063] Module <design_1_xlconcat_0_0> not found while processing module instance <xlconcat_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:79]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_0> not found while processing module instance <xlslice_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:85]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_1> not found while processing module instance <xlslice_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:88]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_2> not found while processing module instance <xlslice_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:91]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_3> not found while processing module instance <xlslice_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:94]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_4> not found while processing module instance <xlslice_4> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:97]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_5> not found while processing module instance <xlslice_5> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:100]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_6> not found while processing module instance <xlslice_6> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:103]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_7> not found while processing module instance <xlslice_7> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
file delete -force {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}
validate_bd_design -force
regenerate_bd_layout -routing
make_wrapper -files [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
generate_target Simulation [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Asad'
WARNING: [Vivado 12-818] No files matched 'Ur'
WARNING: [Vivado 12-818] No files matched 'Rehman/Desktop/Lab'
WARNING: [Vivado 12-818] No files matched '6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files} -ipstatic_source_dir {C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
Exporting to file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2690275a33184c239caa27f8feaef878 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port m_axis_data_tvalid_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:31]
ERROR: [VRFC 10-426] cannot find port m_axis_data_tdata_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:30]
ERROR: [VRFC 10-426] cannot find port aclken_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:29]
ERROR: [VRFC 10-426] cannot find port aclk_0 on this module [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:28]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_0> not found while processing module instance <c_addsub_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:51]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_1> not found while processing module instance <c_addsub_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:58]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_2> not found while processing module instance <c_addsub_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:65]
ERROR: [VRFC 10-2063] Module <design_1_c_addsub_0_3> not found while processing module instance <c_addsub_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:72]
ERROR: [VRFC 10-2063] Module <design_1_xlconcat_0_0> not found while processing module instance <xlconcat_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:79]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_0> not found while processing module instance <xlslice_0> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:85]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_1> not found while processing module instance <xlslice_1> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:88]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_2> not found while processing module instance <xlslice_2> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:91]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_3> not found while processing module instance <xlslice_3> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:94]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_4> not found while processing module instance <xlslice_4> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:97]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_5> not found while processing module instance <xlslice_5> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:100]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_6> not found while processing module instance <xlslice_6> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:103]
ERROR: [VRFC 10-2063] Module <design_1_xlslice_0_7> not found while processing module instance <xlslice_7> [C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Asad Ur Rehman/Desktop/Lab 6/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3164.094 ; gain = 36.297
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 00:59:47 2023...
