/*
 * stm32f407xx.h
 *
 *  Created on: Dec 21, 2022
 *      Author: StefanoD
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>

// Base addresses of Flash and SRAM memories
#define FLASH_BASEADDR 0x08000000U
#define SRAM1_BASEADDR 0x20000000U //112kB = 112 * 1024 = 114688 = 0x1C000
#define SRAM2_BASEADDR 0x2001C000U
#define ROM_BASEADDR   0x1FFF0000U
#define SRAM           SRAM1_BASEADDR

// AHBx and APBx Bus Peripheral base addresses
#define PERIPH_BASEADDR     0x40000000U
#define APB1PERIPH_BASEADDR PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR (PERIPH_BASEADDR + 0x00010000U)
#define AHB1PERIPH_BASEADDR (PERIPH_BASEADDR + 0x00020000U)
#define AHB2PERIPH_BASEADDR (PERIPH_BASEADDR + 0x10000000U)

// Base addresses of peripherals which are hanging on AHB1 bus (GPIO)
#define GPIOA_BASEADDR (AHB1PERIPH_BASEADDR + 0x0000U)
#define GPIOB_BASEADDR (AHB1PERIPH_BASEADDR + 0x0400U)
#define GPIOC_BASEADDR (AHB1PERIPH_BASEADDR + 0x0800U)
#define GPIOD_BASEADDR (AHB1PERIPH_BASEADDR + 0x0C00U)
#define GPIOE_BASEADDR (AHB1PERIPH_BASEADDR + 0x1000U)
#define GPIOF_BASEADDR (AHB1PERIPH_BASEADDR + 0x1400U)
#define GPIOG_BASEADDR (AHB1PERIPH_BASEADDR + 0x1800U)
#define GPIOH_BASEADDR (AHB1PERIPH_BASEADDR + 0x1C00U)
#define GPIOI_BASEADDR (AHB1PERIPH_BASEADDR + 0x2000U)

// Base addresses of peripherals which are hanging on APB1 bus
#define I2C1_BASEADDR (APB1PERIPH_BASEADDR + 0x5400U)
#define I2C2_BASEADDR (APB1PERIPH_BASEADDR + 0x5800U)
#define I2C3_BASEADDR (APB1PERIPH_BASEADDR + 0x5C00U)

#define SPI2_BASEADDR (APB1PERIPH_BASEADDR + 0x3800U)
#define SPI3_BASEADDR (APB1PERIPH_BASEADDR + 0x3C00U)

#define USART2_BASEADDR (APB1PERIPH_BASEADDR + 0x4400U)
#define USART3_BASEADDR (APB1PERIPH_BASEADDR + 0x4800U)
#define  UART4_BASEADDR (APB1PERIPH_BASEADDR + 0x4C00U)
#define  UART5_BASEADDR (APB1PERIPH_BASEADDR + 0x5000U)

// Base addresses of peripherals which are hanging on APB2 bus
#define   EXTI_BASEADDR (APB2PERIPH_BASEADDR + 0x3C00U)
#define   SPI1_BASEADDR (APB2PERIPH_BASEADDR + 0x3000U)
#define SYSCFG_BASEADDR (APB2PERIPH_BASEADDR + 0x3800U)
#define USART1_BASEADDR (APB2PERIPH_BASEADDR + 0x1000U)
#define USART6_BASEADDR (APB2PERIPH_BASEADDR + 0x1400U)

#define RCC_BASEADDR (AHB1PERIPH_BASEADDR + 0x3800)

// Peripheral register definition structures
typedef struct {
	volatile uint32_t MODER;   // GPIO port mode register
	volatile uint32_t OTYPER;  // GPIO port output type register
	volatile uint32_t OSPEEDR; // GPIO port output speed register
	volatile uint32_t PUPDR;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t LCKR;
	volatile uint32_t AFR[2];
} GPIO_RegDef_t;

typedef struct {
	volatile uint32_t CR;
	volatile uint32_t PLLCFGR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t AHB1RSTR;
	volatile uint32_t AHB2RSTR;
	volatile uint32_t AHB3RSTR;
			 uint32_t RESERVED0;
	volatile uint32_t APB1RSTR;
	volatile uint32_t APB2RSTR;
		     uint32_t RESERVED1[2];
	volatile uint32_t AHB1ENR;
	volatile uint32_t AHB2ENR;
	volatile uint32_t AHB3ENR;
			 uint32_t RESERVED2;
	volatile uint32_t APB1ENR;
	volatile uint32_t APB2ENR;
			 uint32_t RESERVED3[2];
	volatile uint32_t AHB1LPENR;
	volatile uint32_t AHB2LPENR;
	volatile uint32_t AHB3LPENR;
	volatile uint32_t RESERVED4;
	volatile uint32_t APB1LPENR;
	volatile uint32_t APB2LPENR;
			 uint32_t RESERVED5[2];
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
			 uint32_t RESERVED6[2];
	volatile uint32_t SSCGR;
	volatile uint32_t PLLI2SCFGR;
} RCC_RegDef_t;

// Peripherals definition
#define GPIOA ((GPIO_RegDef_t*)GPIOA_BASEADDR);
#define GPIOB ((GPIO_RegDef_t*)GPIOB_BASEADDR);
#define GPIOC ((GPIO_RegDef_t*)GPIOC_BASEADDR);
#define GPIOD ((GPIO_RegDef_t*)GPIOD_BASEADDR);
#define GPIOE ((GPIO_RegDef_t*)GPIOE_BASEADDR);
#define GPIOF ((GPIO_RegDef_t*)GPIOF_BASEADDR);
#define GPIOG ((GPIO_RegDef_t*)GPIOG_BASEADDR);
#define GPIOH ((GPIO_RegDef_t*)GPIOH_BASEADDR);
#define GPIOI ((GPIO_RegDef_t*)GPIOI_BASEADDR);

#define RCC ((RCC_RegDef_t)RCC_BASEADDR);

//Clock enable macros for GPIOx peripherals
#define GPIOA_PCLCK_EN (RCC->AHB1ENR |= (1 << 0))
#define GPIOB_PCLCK_EN (RCC->AHB1ENR |= (1 << 1))

//Clock enable macros for I2Cx peripherals

//Clock enable macros for SPIx peripherals
#define SPI1_PCLOCK_EN (RCC->APB2 |= (1 << 12))
#define SPI2_PCLOCK_EN (RCC->APB1 |= (1 << 14))
#define SPI3_PCLOCK_EN (RCC->APB1 |= (1 << 15))

//Clock enable macros for USARTx peripherals

//Clock disable macros for GPIOx peripherals
#define GPIOA_PCLCK_DI (RCC->AHB1ENR &= ~(1 << 0))
#define GPIOB_PCLCK_DI (RCC->AHB1ENR &= ~(1 << 1))

#endif /* INC_STM32F407XX_H_ */
