<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Limbo: VerilogParser::NetPin Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Limbo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_verilog_parser.html">VerilogParser</a></li><li class="navelem"><a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_verilog_parser_1_1_net_pin-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">VerilogParser::NetPin Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Describe the connection of pins to nets.  
 <a href="struct_verilog_parser_1_1_net_pin.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_verilog_parser_1_1_net_pin_1_1_extension.html">Extension</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="union_verilog_parser_1_1_net_pin_1_1_extension.html" title="Extension to handle a net with constant values or a regular net. ">Extension</a> to handle a net with constant values or a regular net.  <a href="union_verilog_parser_1_1_net_pin_1_1_extension.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9ad74ddefea7cf04cbbbaf319c9985b8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a9ad74ddefea7cf04cbbbaf319c9985b8">NetPin</a> (std::string &amp;n, std::string &amp;p, <a class="el" href="struct_verilog_parser_1_1_range.html">Range</a> const &amp;r=<a class="el" href="struct_verilog_parser_1_1_range.html">Range</a>())</td></tr>
<tr class="memdesc:a9ad74ddefea7cf04cbbbaf319c9985b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">constructor  <a href="#a9ad74ddefea7cf04cbbbaf319c9985b8">More...</a><br /></td></tr>
<tr class="separator:a9ad74ddefea7cf04cbbbaf319c9985b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ad11f44bb8aa59e38e12f653f81720"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a93ad11f44bb8aa59e38e12f653f81720">NetPin</a> (std::string &amp;n, std::string &amp;p, <a class="el" href="struct_verilog_parser_1_1_range.html">Range</a> const &amp;r, int c)</td></tr>
<tr class="memdesc:a93ad11f44bb8aa59e38e12f653f81720"><td class="mdescLeft">&#160;</td><td class="mdescRight">constructor  <a href="#a93ad11f44bb8aa59e38e12f653f81720">More...</a><br /></td></tr>
<tr class="separator:a93ad11f44bb8aa59e38e12f653f81720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb309bdeb8bd0296f7b511c2591ac4c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a6bb309bdeb8bd0296f7b511c2591ac4c">NetPin</a> (std::string &amp;n, std::string &amp;p, std::vector&lt; <a class="el" href="struct_verilog_parser_1_1_general_name.html">GeneralName</a> &gt; &amp;vNetName)</td></tr>
<tr class="memdesc:a6bb309bdeb8bd0296f7b511c2591ac4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">constructor  <a href="#a6bb309bdeb8bd0296f7b511c2591ac4c">More...</a><br /></td></tr>
<tr class="separator:a6bb309bdeb8bd0296f7b511c2591ac4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e685ad34e6dc700c132fa841c44655"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a19e685ad34e6dc700c132fa841c44655">NetPin</a> (<a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> const &amp;rhs)</td></tr>
<tr class="memdesc:a19e685ad34e6dc700c132fa841c44655"><td class="mdescLeft">&#160;</td><td class="mdescRight">copy constructor  <a href="#a19e685ad34e6dc700c132fa841c44655">More...</a><br /></td></tr>
<tr class="separator:a19e685ad34e6dc700c132fa841c44655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65971da379210b4a79528a073663e2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a65971da379210b4a79528a073663e2ca">operator=</a> (<a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> const &amp;rhs)</td></tr>
<tr class="memdesc:a65971da379210b4a79528a073663e2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">assignment  <a href="#a65971da379210b4a79528a073663e2ca">More...</a><br /></td></tr>
<tr class="separator:a65971da379210b4a79528a073663e2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45d887c6eb2680c20df5be1e500efb0"><td class="memItemLeft" align="right" valign="top"><a id="ab45d887c6eb2680c20df5be1e500efb0"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#ab45d887c6eb2680c20df5be1e500efb0">~NetPin</a> ()</td></tr>
<tr class="memdesc:ab45d887c6eb2680c20df5be1e500efb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">destructor <br /></td></tr>
<tr class="separator:ab45d887c6eb2680c20df5be1e500efb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bdf7ad03ae57607e7621f0c1e6869b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a18bdf7ad03ae57607e7621f0c1e6869b">copy</a> (<a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> const &amp;rhs)</td></tr>
<tr class="memdesc:a18bdf7ad03ae57607e7621f0c1e6869b"><td class="mdescLeft">&#160;</td><td class="mdescRight">copy function  <a href="#a18bdf7ad03ae57607e7621f0c1e6869b">More...</a><br /></td></tr>
<tr class="separator:a18bdf7ad03ae57607e7621f0c1e6869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5021371956ae17d9625496581e73c97a"><td class="memItemLeft" align="right" valign="top"><a id="a5021371956ae17d9625496581e73c97a"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a5021371956ae17d9625496581e73c97a">net</a></td></tr>
<tr class="memdesc:a5021371956ae17d9625496581e73c97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">net name, reserved names VerilogParser::CONSTANT_NET, VerilogParser::GROUP_NETS <br /></td></tr>
<tr class="separator:a5021371956ae17d9625496581e73c97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426e86c183a1549736ee42354e19bb04"><td class="memItemLeft" align="right" valign="top"><a id="a426e86c183a1549736ee42354e19bb04"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a426e86c183a1549736ee42354e19bb04">pin</a></td></tr>
<tr class="memdesc:a426e86c183a1549736ee42354e19bb04"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin name <br /></td></tr>
<tr class="separator:a426e86c183a1549736ee42354e19bb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109ad9ccf7c7d1ff6c53105cde277a66"><td class="memItemLeft" align="right" valign="top"><a id="a109ad9ccf7c7d1ff6c53105cde277a66"></a>
<a class="el" href="struct_verilog_parser_1_1_range.html">Range</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a109ad9ccf7c7d1ff6c53105cde277a66">range</a></td></tr>
<tr class="memdesc:a109ad9ccf7c7d1ff6c53105cde277a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">range of net <br /></td></tr>
<tr class="separator:a109ad9ccf7c7d1ff6c53105cde277a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f89e0427bf7048d247d4133cf321b0"><td class="memItemLeft" align="right" valign="top"><a id="a06f89e0427bf7048d247d4133cf321b0"></a>
union <a class="el" href="union_verilog_parser_1_1_net_pin_1_1_extension.html">VerilogParser::NetPin::Extension</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_verilog_parser_1_1_net_pin.html#a06f89e0427bf7048d247d4133cf321b0">extension</a></td></tr>
<tr class="memdesc:a06f89e0427bf7048d247d4133cf321b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">extension to handle a net with constant values or a regular net <br /></td></tr>
<tr class="separator:a06f89e0427bf7048d247d4133cf321b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Describe the connection of pins to nets. </p>
<p>NOR2_X1 u2 ( .a(n1), .b(n3), .o(n2) ); NOR2_X1 u2 ( .a(1'b1), .b(n3), .o(n2) ); // constant net NOR2_X1 u2 ( .a(n1), .b({n3, n4}), .o(n2) ); // group nets</p>
<p>Each of .a(n1), .b(n3) and .o(n2) generates an object of net and pin. </p>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00067">67</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a9ad74ddefea7cf04cbbbaf319c9985b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad74ddefea7cf04cbbbaf319c9985b8">&#9670;&nbsp;</a></span>NetPin() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">VerilogParser::NetPin::NetPin </td>
          <td>(</td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_range.html">Range</a> const &amp;&#160;</td>
          <td class="paramname"><em>r</em> = <code><a class="el" href="struct_verilog_parser_1_1_range.html">Range</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>constructor </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>net name </td></tr>
    <tr><td class="paramname">p</td><td>pin name </td></tr>
    <tr><td class="paramname">r</td><td>net range </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00083">83</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>

</div>
</div>
<a id="a93ad11f44bb8aa59e38e12f653f81720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ad11f44bb8aa59e38e12f653f81720">&#9670;&nbsp;</a></span>NetPin() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">VerilogParser::NetPin::NetPin </td>
          <td>(</td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_range.html">Range</a> const &amp;&#160;</td>
          <td class="paramname"><em>r</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>c</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>constructor </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>net name; it will be VerilogParser::CONSTANT_NET if the net is actually a value </td></tr>
    <tr><td class="paramname">p</td><td>pin name </td></tr>
    <tr><td class="paramname">r</td><td>net range </td></tr>
    <tr><td class="paramname">c</td><td>constant value only valid if the net is a VerilogParser::CONSTANT_NET </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00094">94</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>

</div>
</div>
<a id="a6bb309bdeb8bd0296f7b511c2591ac4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb309bdeb8bd0296f7b511c2591ac4c">&#9670;&nbsp;</a></span>NetPin() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">VerilogParser::NetPin::NetPin </td>
          <td>(</td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="struct_verilog_parser_1_1_general_name.html">GeneralName</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>vNetName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>constructor </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>net name; it will be VerilogParser::GROUP_NETS if the net is actually a group of nets </td></tr>
    <tr><td class="paramname">p</td><td>pin name </td></tr>
    <tr><td class="paramname">vNetName</td><td>group of nets only valid if the net is a VerilogParser::GROUP_NETS </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00105">105</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>

</div>
</div>
<a id="a19e685ad34e6dc700c132fa841c44655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e685ad34e6dc700c132fa841c44655">&#9670;&nbsp;</a></span>NetPin() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">VerilogParser::NetPin::NetPin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> const &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>copy constructor </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rhs</td><td>right hand side </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00115">115</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a18bdf7ad03ae57607e7621f0c1e6869b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bdf7ad03ae57607e7621f0c1e6869b">&#9670;&nbsp;</a></span>copy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void VerilogParser::NetPin::copy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> const &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>copy function </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rhs</td><td>right hand side </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00138">138</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>

</div>
</div>
<a id="a65971da379210b4a79528a073663e2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65971da379210b4a79528a073663e2ca">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a>&amp; VerilogParser::NetPin::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_verilog_parser_1_1_net_pin.html">NetPin</a> const &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>assignment </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rhs</td><td>right hand side </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_verilog_data_base_8h_source.html#l00121">121</a> of file <a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/polaris/yibolin/Documents/Projects/tmp/Limbo/limbo/parsers/verilog/bison/<a class="el" href="_verilog_data_base_8h_source.html">VerilogDataBase.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 12 2019 12:56:32 for Limbo by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
