0.7
2020.2
Nov 18 2020
09:20:35
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/imports/Compteur_Tempo.vhd,1715099098,vhdl,,,,compteur_tempo,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/imports/Diviseur_Horloge.vhd,1715099098,vhdl,,,,clk_div,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/imports/Generateur_Trames.vhd,1715099098,vhdl,,,,dcc_frame_generator,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/DCC_Bit0.vhd,1715098270,vhdl,/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/TOP.vhd,,,dcc_bit0,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/DCC_Bit1.vhd,1715098270,vhdl,/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/TOP.vhd,,,dcc_bit1,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/DCC_Compteur.vhd,1715098270,vhdl,,,,dcc_compteur,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/DDC_MAE.vhd,1715098270,vhdl,,,,ddc_mae,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/MAE.vhd,1715098270,vhdl,/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/TOP.vhd,,,mae,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/MAE_Compteur.vhd,1715098270,vhdl,,,,mae_compteur,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/Registre_DCC.vhd,1715098270,vhdl,/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/TOP.vhd,,,registre_dcc,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/TOP.vhd,1715098270,vhdl,,,,top,,,,,,,,
/users/enseig/mendieta/Documents/FPGA1/mini_projet/mini_projet.srcs/sources_1/new/Xor_Operation.vhd,1715098270,vhdl,,,,xor_operation,,,,,,,,
