
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 406.516 ; gain = 101.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/CPU/CPU.srcs/sources_1/new/top.v:333]
INFO: [Synth 8-638] synthesizing module 'control32' [F:/CPU/CPU.srcs/sources_1/new/control32.v:3]
INFO: [Synth 8-256] done synthesizing module 'control32' (1#1) [F:/CPU/CPU.srcs/sources_1/new/control32.v:3]
INFO: [Synth 8-638] synthesizing module 'decode32' [F:/CPU/CPU.srcs/sources_1/new/decode32.v:3]
INFO: [Synth 8-256] done synthesizing module 'decode32' (2#1) [F:/CPU/CPU.srcs/sources_1/new/decode32.v:3]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (3#1) [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'cpuclk' of module 'cpuclk' requires 3 connections, but only 2 given [F:/CPU/CPU.srcs/sources_1/new/top.v:393]
INFO: [Synth 8-638] synthesizing module 'executs32' [F:/CPU/CPU.srcs/sources_1/new/executs32.v:3]
INFO: [Synth 8-226] default block is never used [F:/CPU/CPU.srcs/sources_1/new/executs32.v:49]
INFO: [Synth 8-256] done synthesizing module 'executs32' (4#1) [F:/CPU/CPU.srcs/sources_1/new/executs32.v:3]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [F:/CPU/CPU.srcs/sources_1/new/Ifetc32.v:52]
INFO: [Synth 8-638] synthesizing module 'prgrom' [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (5#1) [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (6#1) [F:/CPU/CPU.srcs/sources_1/new/Ifetc32.v:52]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [F:/CPU/CPU.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (7#1) [F:/CPU/CPU.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [F:/CPU/CPU.srcs/sources_1/new/dmemory32.v:52]
INFO: [Synth 8-638] synthesizing module 'RAM' [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (8#1) [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (9#1) [F:/CPU/CPU.srcs/sources_1/new/dmemory32.v:52]
INFO: [Synth 8-638] synthesizing module 'IO' [F:/CPU/CPU.srcs/sources_1/new/IO.v:23]
INFO: [Synth 8-256] done synthesizing module 'IO' (10#1) [F:/CPU/CPU.srcs/sources_1/new/IO.v:23]
INFO: [Synth 8-638] synthesizing module 'Segment' [F:/CPU/CPU.srcs/sources_1/new/Segment.v:23]
	Parameter period bound to: 20000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'seg_trans' [F:/CPU/CPU.srcs/sources_1/new/seg_trans.v:23]
INFO: [Synth 8-226] default block is never used [F:/CPU/CPU.srcs/sources_1/new/seg_trans.v:29]
INFO: [Synth 8-256] done synthesizing module 'seg_trans' (11#1) [F:/CPU/CPU.srcs/sources_1/new/seg_trans.v:23]
INFO: [Synth 8-256] done synthesizing module 'Segment' (12#1) [F:/CPU/CPU.srcs/sources_1/new/Segment.v:23]
INFO: [Synth 8-638] synthesizing module 'keyboard' [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:23]
	Parameter NO_KEY_PRESSED bound to: 6'b000001 
	Parameter SCAN_COL0 bound to: 6'b000010 
	Parameter SCAN_COL1 bound to: 6'b000100 
	Parameter SCAN_COL2 bound to: 6'b001000 
	Parameter SCAN_COL3 bound to: 6'b010000 
	Parameter KEY_PRESSED bound to: 6'b100000 
INFO: [Synth 8-638] synthesizing module 'debounce' [F:/CPU/CPU.srcs/sources_1/new/debounce.v:23]
	Parameter TIME_20MS bound to: 2000000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (13#1) [F:/CPU/CPU.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:179]
WARNING: [Synth 8-6014] Unused sequential element keyboard_val_reg was removed.  [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:172]
WARNING: [Synth 8-5788] Register col_val_reg in module keyboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:149]
WARNING: [Synth 8-5788] Register row_val_reg in module keyboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:150]
WARNING: [Synth 8-5788] Register realbackplace_reg in module keyboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:421]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (14#1) [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [F:/CPU/CPU.srcs/sources_1/new/top.v:333]
WARNING: [Synth 8-3331] design Segment has unconnected port SegmentCtrl
WARNING: [Synth 8-3331] design IO has unconnected port SwitchCtrl
WARNING: [Synth 8-3331] design IO has unconnected port keyboardCtrl
WARNING: [Synth 8-3331] design IO has unconnected port IOWrite
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 464.387 ; gain = 159.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 464.387 ; gain = 159.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/dcp3/cpuclk_in_context.xdc] for cell 'cpuclk'
Finished Parsing XDC File [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/dcp3/cpuclk_in_context.xdc] for cell 'cpuclk'
Parsing XDC File [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/dcp4/RAM_in_context.xdc] for cell 'dememory/dram'
Finished Parsing XDC File [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/dcp4/RAM_in_context.xdc] for cell 'dememory/dram'
Parsing XDC File [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/dcp5/prgrom_in_context.xdc] for cell 'ifetc/u'
Finished Parsing XDC File [F:/CPU/CPU.runs/synth_1/.Xil/Vivado-4756-LAPTOP-UC0KOE91/dcp5/prgrom_in_context.xdc] for cell 'ifetc/u'
Parsing XDC File [F:/CPU/CPU.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [F:/CPU/CPU.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/CPU/CPU.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 833.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 833.707 ; gain = 528.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 833.707 ; gain = 528.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpuclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dememory/dram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ifetc/u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 833.707 ; gain = 528.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/CPU/CPU.srcs/sources_1/new/executs32.v:49]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "PC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "key_cnt" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [F:/CPU/CPU.srcs/sources_1/new/debounce.v:46]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_pressed_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [F:/CPU/CPU.srcs/sources_1/new/Segment.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 833.707 ; gain = 528.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 121   
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  17 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 77    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module decode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 112   
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 62    
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
	  17 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u/cnt_reg was removed.  [F:/CPU/CPU.srcs/sources_1/new/debounce.v:46]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [F:/CPU/CPU.srcs/sources_1/new/keyboard.v:57]
INFO: [Synth 8-5545] ROM "LightSeg/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LightSeg/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
INFO: [Synth 8-3886] merging instance 'io/Segment_num_reg[31]' (FDCE) to 'io/Segment_num_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\io/Segment_num_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LightSeg/Y_reg[7] )
WARNING: [Synth 8-3332] Sequential element (LightSeg/Y_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (io/Segment_num_reg[27]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 833.707 ; gain = 528.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out1' to pin 'cpuclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out2' to pin 'cpuclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 872.516 ; gain = 567.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 878.633 ; gain = 573.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |RAM           |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    61|
|6     |LUT1   |    14|
|7     |LUT2   |   329|
|8     |LUT3   |   279|
|9     |LUT4   |   245|
|10    |LUT5   |   474|
|11    |LUT6   |  1490|
|12    |MUXF7  |   257|
|13    |MUXF8  |   104|
|14    |FDCE   |   188|
|15    |FDPE   |     2|
|16    |FDRE   |  1099|
|17    |LD     |    13|
|18    |IBUF   |    31|
|19    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |  4697|
|2     |  LightSeg  |Segment   |   106|
|3     |  decoder   |decode32  |  2320|
|4     |  dememory  |dmemory32 |    33|
|5     |  ifetc     |Ifetc32   |  1801|
|6     |  io        |IO        |   133|
|7     |  keyboardu |keyboard  |   226|
|8     |    u       |debounce  |    84|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 999.289 ; gain = 693.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 999.289 ; gain = 324.648
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 999.289 ; gain = 693.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 466 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 6 instances
  LD => LDCE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 999.289 ; gain = 705.488
INFO: [Common 17-1381] The checkpoint 'F:/CPU/CPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 999.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 26 01:32:24 2022...
