$date
	Fri Sep 23 22:11:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mama $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$scope module M $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 $ e $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
0"
1$
1!
1(
1'
1%
#20
1"
0$
0!
0(
0%
#30
