
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.152541                       # Number of seconds simulated
sim_ticks                                152540562832                       # Number of ticks simulated
final_tick                               152540562832                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1037627                       # Simulator instruction rate (inst/s)
host_op_rate                                  1784768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3318224681                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683788                       # Number of bytes of host memory used
host_seconds                                    45.97                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            54784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4155456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4210240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        26944                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            26944                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               856                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64929                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                65785                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            421                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 421                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              359144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            27241646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27600790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         359144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            359144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           176635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                176635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           176635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             359144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           27241646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27777425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        65785                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         421                       # Number of write requests accepted
system.mem_ctrl.readBursts                     131570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4210240                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    26208                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4210240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 26944                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              16432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              16470                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              16448                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              16434                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              16382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              16514                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              16464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              16426                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 86                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                106                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                133                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 90                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                124                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                106                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 90                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   152540464783                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                 131570                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                   842                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65785                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    65785                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      46                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      51                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        13780                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     307.404354                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    255.693545                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    147.479278                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             23      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1900     13.79%     13.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1341      9.73%     23.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255         1262      9.16%     32.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319         1194      8.66%     41.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383         1175      8.53%     50.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447         1162      8.43%     58.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511         5618     40.77%     99.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          105      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         13780                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           48                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2740.833333                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      36.107794                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   17230.968424                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-4095            46     95.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-8191            1      2.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::118784-122879            1      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             48                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           48                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.062500                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.023600                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.174304                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                25     52.08%     52.08% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                19     39.58%     91.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 3      6.25%     97.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      2.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             48                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    3157351794                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               6117676794                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   986775000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      23997.51                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 46497.51                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.65                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       13.48                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    117947                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      657                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.65                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 78.03                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2304027.80                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.57                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              41933060.190000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              14766251.136000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             225993262.992000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy            1262956.968000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          252856134.720000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          152269941.096000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          13083067.166400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     367289717.981760                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     84072.414720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      660932913.980640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            1730471378.645520                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              11.344336                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          148450456483                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      68290341                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1183535000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  117177101254                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     41209390                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     2838235800                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  31232191047                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23854000                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334621                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1229                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116843                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    63318174                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        228696496                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              82043407                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1358                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      5151277                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     82043407                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           173517092                       # number of times the integer registers were read
system.cpu.num_int_register_writes           69557594                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             26790677                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            31250784                       # number of times the CC registers were written
system.cpu.num_mem_refs                      31188612                       # number of memory refs
system.cpu.num_load_insts                    23853991                       # Number of load instructions
system.cpu.num_store_insts                    7334621                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  228696496                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5154587                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  50852257     61.98%     61.98% # Class of executed instruction
system.cpu.op_class::IntMult                     1192      0.00%     61.98% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.00%     61.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::MemRead                 23853209     29.07%     91.06% # Class of executed instruction
system.cpu.op_class::MemWrite                 7334237      8.94%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   82046706                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1278644                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.923611                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29908953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1279668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.372432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         504001208                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.923611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63656910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63656910                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     23789186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23789186                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6119767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6119767                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29908953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29908953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29908953                       # number of overall hits
system.cpu.dcache.overall_hits::total        29908953                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        64814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1214854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1214854                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1279668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1279668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1279668                       # number of overall misses
system.cpu.dcache.overall_misses::total       1279668                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1295771562                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1295771562                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  26785956952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26785956952                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  28081728514                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28081728514                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  28081728514                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28081728514                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23854000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23854000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31188621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31188621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31188621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31188621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002717                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.165633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165633                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.041030                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041030                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.041030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041030                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19992.155429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19992.155429                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 22048.704578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22048.704578                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21944.542267                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21944.542267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21944.542267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21944.542267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1276746                       # number of writebacks
system.cpu.dcache.writebacks::total           1276746                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        64814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64814                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1214854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1214854                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1279668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1279668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1279668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1279668                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1209309686                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1209309686                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  25165341716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25165341716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  26374651402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26374651402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  26374651402                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26374651402                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041030                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18658.155429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18658.155429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20714.704578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20714.704578                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20610.542267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20610.542267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20610.542267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20610.542267                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               407                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.473866                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            63317292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          71788.312925                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.473866                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.889597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         126637230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        126637230                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     63317292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63317292                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      63317292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63317292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     63317292                       # number of overall hits
system.cpu.icache.overall_hits::total        63317292                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           882                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          882                       # number of overall misses
system.cpu.icache.overall_misses::total           882                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     95049501                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95049501                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     95049501                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95049501                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     95049501                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95049501                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     63318174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     63318174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     63318174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     63318174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     63318174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     63318174                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 107765.874150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107765.874150                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 107765.874150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107765.874150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 107765.874150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107765.874150                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     93872913                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93872913                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     93872913                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93872913                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     93872913                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93872913                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 106431.874150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106431.874150                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 106431.874150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106431.874150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 106431.874150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106431.874150                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2559601                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1279052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              189                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               65696                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1277167                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4312                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1214854                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1214854                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          65696                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3837980                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3840151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    163610496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                163666944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2428                       # Total snoops (count)
system.l2bus.snoopTraffic                       26944                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1282978                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000150                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.012232                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1282786     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      192      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1282978                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           3410433031                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1764882                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          2560615668                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2428                       # number of replacements
system.l2cache.tags.tagsinuse            56453.188074                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2493764                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                65785                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.907791                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   494.844931                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 55958.343143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.007551                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.853857                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.861407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63357                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63082                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.966751                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20542577                       # Number of tag accesses
system.l2cache.tags.data_accesses            20542577                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1276746                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1276746                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1151847                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1151847                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        62892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        62918                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               26                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1214739                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1214765                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              26                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1214739                       # number of overall hits
system.l2cache.overall_hits::total            1214765                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63007                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63007                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          856                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1922                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2778                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            856                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64929                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             65785                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           856                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64929                       # number of overall misses
system.l2cache.overall_misses::total            65785                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   6600497933                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6600497933                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     91737846                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    198686627                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    290424473                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     91737846                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   6799184560                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   6890922406                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     91737846                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   6799184560                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   6890922406                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1276746                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1276746                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1214854                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1214854                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          882                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        64814                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        65696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          882                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1279668                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1280550                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          882                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1279668                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1280550                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051864                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051864                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.970522                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.029654                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.042286                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.970522                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050739                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051372                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.970522                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050739                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051372                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 104758.168664                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 104758.168664                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 107170.380841                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 103374.936004                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104544.446724                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 107170.380841                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 104717.222813                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104749.143513                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 107170.380841                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 104717.222813                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104749.143513                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             421                       # number of writebacks
system.l2cache.writebacks::total                  421                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           50                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           50                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63007                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63007                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          856                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1922                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2778                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          856                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64929                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        65785                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          856                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64929                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        65785                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5759984553                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   5759984553                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     80318806                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    173047147                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    253365953                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     80318806                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   5933031700                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   6013350506                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     80318806                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   5933031700                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   6013350506                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051864                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051864                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.970522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.029654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.042286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.970522                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050739                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051372                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.970522                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050739                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051372                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 91418.168664                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 91418.168664                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 93830.380841                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90034.936004                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91204.446724                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 93830.380841                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 91377.222813                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 91409.143513                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 93830.380841                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 91377.222813                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 91409.143513                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 152540562832                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          421                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1867                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63007                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63007                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2778                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       133858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       133858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4237184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4237184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4237184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65785                       # Request fanout histogram
system.membus.reqLayer2.occupancy            46527919                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          251095389                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
