{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665620150831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665620150831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 03:15:50 2022 " "Processing started: Thu Oct 13 03:15:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665620150831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620150831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev " "Command: quartus_map --read_settings_files=on --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620150831 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665620151207 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1665620151207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/components/interfaces/swd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cfxs/cfxs-hdl-library/vhdl/components/interfaces/swd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interface_SWD-RTL " "Found design unit 1: Interface_SWD-RTL" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interface_SWD " "Found entity 1: Interface_SWD" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620157654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/components/fixeddebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cfxs/cfxs-hdl-library/vhdl/components/fixeddebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FixedDebounce-RTL " "Found design unit 1: FixedDebounce-RTL" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157656 ""} { "Info" "ISGN_ENTITY_NAME" "1 FixedDebounce " "Found entity 1: FixedDebounce" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620157656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/packages/utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /cfxs/cfxs-hdl-library/vhdl/packages/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utils (cfxs) " "Found design unit 1: Utils (cfxs)" {  } { { "../../../CFXS-HDL-Library/VHDL/Packages/Utils.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Utils.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utils-body " "Found design unit 2: Utils-body" {  } { { "../../../CFXS-HDL-Library/VHDL/Packages/Utils.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Utils.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620157657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/packages/types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cfxs/cfxs-hdl-library/vhdl/packages/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types (cfxs) " "Found design unit 1: Types (cfxs)" {  } { { "../../../CFXS-HDL-Library/VHDL/Packages/Types.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620157658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cfxs_hwd_testdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cfxs_hwd_testdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFXS_HWD_TestDev-RTL " "Found design unit 1: CFXS_HWD_TestDev-RTL" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157659 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFXS_HWD_TestDev " "Found entity 1: CFXS_HWD_TestDev" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620157659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620157659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CFXS_HWD_TestDev " "Elaborating entity \"CFXS_HWD_TestDev\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665620157686 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "target_nreset CFXS_HWD_TestDev.vhd(21) " "VHDL Signal Declaration warning at CFXS_HWD_TestDev.vhd(21): used implicit default value for signal \"target_nreset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665620157687 "|CFXS_HWD_TestDev"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg_target_nreset CFXS_HWD_TestDev.vhd(27) " "VHDL Signal Declaration warning at CFXS_HWD_TestDev.vhd(27): used implicit default value for signal \"dbg_target_nreset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665620157687 "|CFXS_HWD_TestDev"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_SWCLK_Divider CFXS_HWD_TestDev.vhd(41) " "VHDL Signal Declaration warning at CFXS_HWD_TestDev.vhd(41): used explicit default value for signal \"reg_SWCLK_Divider\" because signal was never assigned a value" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665620157687 "|CFXS_HWD_TestDev"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_led\[5..1\] CFXS_HWD_TestDev.vhd(18) " "Using initial value X (don't care) for net \"o_led\[5..1\]\" at CFXS_HWD_TestDev.vhd(18)" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620157688 "|CFXS_HWD_TestDev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedDebounce FixedDebounce:instance_ButtonDebouncer " "Elaborating entity \"FixedDebounce\" for hierarchy \"FixedDebounce:instance_ButtonDebouncer\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "instance_ButtonDebouncer" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665620157692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_SWD Interface_SWD:instance_SWD_Interface " "Elaborating entity \"Interface_SWD\" for hierarchy \"Interface_SWD:instance_SWD_Interface\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "instance_SWD_Interface" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665620157693 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dir_SWDIO SWD.vhd(61) " "VHDL Signal Declaration warning at SWD.vhd(61): used explicit default value for signal \"dir_SWDIO\" because signal was never assigned a value" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665620157693 "|CFXS_HWD_TestDev|Interface_SWD:instance_SWD_Interface"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "target_swdio " "Inserted always-enabled tri-state buffer between \"target_swdio\" and its non-tri-state driver." {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1665620158041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dbg_target_swdio " "Inserted always-enabled tri-state buffer between \"dbg_target_swdio\" and its non-tri-state driver." {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1665620158041 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1665620158041 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "target_swdio~synth " "Node \"target_swdio~synth\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158054 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dbg_target_swdio~synth " "Node \"dbg_target_swdio~synth\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158054 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665620158054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] GND " "Pin \"o_led\[1\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[2\] GND " "Pin \"o_led\[2\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[3\] GND " "Pin \"o_led\[3\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[4\] GND " "Pin \"o_led\[4\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[5\] GND " "Pin \"o_led\[5\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[6\] GND " "Pin \"o_led\[6\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[7\] GND " "Pin \"o_led\[7\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|o_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_nreset GND " "Pin \"target_nreset\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|target_nreset"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_target_nreset GND " "Pin \"dbg_target_nreset\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620158054 "|CFXS_HWD_TestDev|dbg_target_nreset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665620158054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665620158113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665620158320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665620158320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[0\] " "No output dependent on input pin \"i_switch\[0\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158338 "|CFXS_HWD_TestDev|i_switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[1\] " "No output dependent on input pin \"i_switch\[1\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158338 "|CFXS_HWD_TestDev|i_switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[2\] " "No output dependent on input pin \"i_switch\[2\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158338 "|CFXS_HWD_TestDev|i_switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[3\] " "No output dependent on input pin \"i_switch\[3\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158338 "|CFXS_HWD_TestDev|i_switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_button\[1\] " "No output dependent on input pin \"i_button\[1\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620158338 "|CFXS_HWD_TestDev|i_button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665620158338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665620158339 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665620158339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665620158339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665620158339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665620158339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665620158352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 03:15:58 2022 " "Processing ended: Thu Oct 13 03:15:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665620158352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665620158352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665620158352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620158352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665620159444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665620159444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 03:15:59 2022 " "Processing started: Thu Oct 13 03:15:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665620159444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665620159444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665620159444 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665620159536 ""}
{ "Info" "0" "" "Project  = CFXS_HWD_TestDev" {  } {  } 0 0 "Project  = CFXS_HWD_TestDev" 0 0 "Fitter" 0 0 1665620159536 ""}
{ "Info" "0" "" "Revision = CFXS_HWD_TestDev" {  } {  } 0 0 "Revision = CFXS_HWD_TestDev" 0 0 "Fitter" 0 0 1665620159536 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1665620159640 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1665620159640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CFXS_HWD_TestDev 5CSEMA6U23I7 " "Selected device 5CSEMA6U23I7 for design \"CFXS_HWD_TestDev\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665620159646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665620159685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665620159685 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665620160034 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665620160057 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665620160160 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665620169070 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_clock~inputCLKENA0 5 global CLKCTRL_G6 " "system_clock~inputCLKENA0 with 5 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1665620169126 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1665620169126 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665620169127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665620169129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665620169130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665620169130 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665620169130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665620169130 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665620169130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CFXS_HWD_TestDev.sdc " "Synopsys Design Constraints File file not found: 'CFXS_HWD_TestDev.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665620169640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665620169641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665620169642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665620169642 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665620169642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665620169644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665620169644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665620169644 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665620169677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665620174282 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665620174408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665620175119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665620175548 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665620177062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665620177062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665620177943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665620180846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665620180846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665620181816 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665620181816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665620181820 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665620182716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665620182747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665620183002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665620183002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665620183849 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665620186022 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "target_swdio a permanently enabled " "Pin target_swdio has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { target_swdio } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "target_swdio" } } } } { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665620186231 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dbg_target_swdio a permanently enabled " "Pin dbg_target_swdio has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { dbg_target_swdio } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dbg_target_swdio" } } } } { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1665620186231 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1665620186231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/output_files/CFXS_HWD_TestDev.fit.smsg " "Generated suppressed messages file X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/output_files/CFXS_HWD_TestDev.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665620186272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6972 " "Peak virtual memory: 6972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665620186727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 03:16:26 2022 " "Processing ended: Thu Oct 13 03:16:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665620186727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665620186727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665620186727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665620186727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665620187689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665620187689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 03:16:27 2022 " "Processing started: Thu Oct 13 03:16:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665620187689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665620187689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665620187690 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665620192634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665620192959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 03:16:32 2022 " "Processing ended: Thu Oct 13 03:16:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665620192959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665620192959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665620192959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665620192959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665620194991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665620195478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665620195478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 03:16:35 2022 " "Processing started: Thu Oct 13 03:16:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665620195478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665620195478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CFXS_HWD_TestDev -c CFXS_HWD_TestDev " "Command: quartus_sta CFXS_HWD_TestDev -c CFXS_HWD_TestDev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665620195478 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665620195575 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1665620196077 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1665620196077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665620196115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665620196115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CFXS_HWD_TestDev.sdc " "Synopsys Design Constraints File file not found: 'CFXS_HWD_TestDev.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665620196562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665620196563 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided " "create_clock -period 1.000 -name Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665620196563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system_clock system_clock " "create_clock -period 1.000 -name system_clock system_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665620196563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665620196563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665620196564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665620196564 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665620196565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665620196579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665620196579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.130 " "Worst-case setup slack is -4.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.130              -8.718 system_clock  " "   -4.130              -8.718 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.220             -19.267 Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided  " "   -2.220             -19.267 Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665620196582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 system_clock  " "    0.455               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided  " "    0.559               0.000 Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665620196584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665620196589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665620196590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.619 " "Worst-case minimum pulse width slack is -0.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -7.830 system_clock  " "   -0.619              -7.830 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.138 Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided  " "   -0.538              -8.138 Interface_SWD:instance_SWD_Interface\|clock_SWCLK_Divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665620196595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665620196595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665620196923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665620196924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665620196988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 03:16:36 2022 " "Processing ended: Thu Oct 13 03:16:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665620196988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665620196988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665620196988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665620196988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665620197974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665620197974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 03:16:37 2022 " "Processing started: Thu Oct 13 03:16:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665620197974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665620197974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665620197974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CFXS_HWD_TestDev.vo X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/simulation/modelsim/ simulation " "Generated file CFXS_HWD_TestDev.vo in folder \"X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665620198828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665620198856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 03:16:38 2022 " "Processing ended: Thu Oct 13 03:16:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665620198856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665620198856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665620198856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665620198856 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665620199445 ""}
