/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module lmnop_flat(CLK, TMODE, RESET_D1_R_N, SEN, DISABLEC, INVALIDATE, MEMSEQUENTIAL, MEMZEROFIRST, MEMFULLWORD, EXT_DCREQRAM_R, DC_GNTRAM_R, DATAUPI_0, DATAUPI_1, DATAUPI_2, DATAUPI_3, DATAUPI_4, DATAUPI_5, DATAUPI_6, DATAUPI_7, DATAUPI_8, DATAUPI_9
, DATAUPI_10, DATAUPI_11, DATAUPI_12, DATAUPI_13, DATAUPI_14, DATAUPI_15, DATAUPI_16, DATAUPI_17, DATAUPI_18, DATAUPI_19, DATAUPI_20, DATAUPI_21, DATAUPI_22, DATAUPI_23, DATAUPI_24, DATAUPI_25, DATAUPI_26, DATAUPI_27, DATAUPI_28, DATAUPI_29, DATAUPI_30
, DATAUPI_31, DC_DATAUPO_0, DC_DATAUPO_1, DC_DATAUPO_2, DC_DATAUPO_3, DC_DATAUPO_4, DC_DATAUPO_5, DC_DATAUPO_6, DC_DATAUPO_7, DC_DATAUPO_8, DC_DATAUPO_9, DC_DATAUPO_10, DC_DATAUPO_11, DC_DATAUPO_12, DC_DATAUPO_13, DC_DATAUPO_14, DC_DATAUPO_15, DC_DATAUPO_16, DC_DATAUPO_17, DC_DATAUPO_18, DC_DATAUPO_19
, DC_DATAUPO_20, DC_DATAUPO_21, DC_DATAUPO_22, DC_DATAUPO_23, DC_DATAUPO_24, DC_DATAUPO_25, DC_DATAUPO_26, DC_DATAUPO_27, DC_DATAUPO_28, DC_DATAUPO_29, DC_DATAUPO_30, DC_DATAUPO_31, DATADOWNI_0, DATADOWNI_1, DATADOWNI_2, DATADOWNI_3, DATADOWNI_4, DATADOWNI_5, DATADOWNI_6, DATADOWNI_7, DATADOWNI_8
, DATADOWNI_9, DATADOWNI_10, DATADOWNI_11, DATADOWNI_12, DATADOWNI_13, DATADOWNI_14, DATADOWNI_15, DATADOWNI_16, DATADOWNI_17, DATADOWNI_18, DATADOWNI_19, DATADOWNI_20, DATADOWNI_21, DATADOWNI_22, DATADOWNI_23, DATADOWNI_24, DATADOWNI_25, DATADOWNI_26, DATADOWNI_27, DATADOWNI_28, DATADOWNI_29
, DATADOWNI_30, DATADOWNI_31, DC_DATADOWNO_0, DC_DATADOWNO_1, DC_DATADOWNO_2, DC_DATADOWNO_3, DC_DATADOWNO_4, DC_DATADOWNO_5, DC_DATADOWNO_6, DC_DATADOWNO_7, DC_DATADOWNO_8, DC_DATADOWNO_9, DC_DATADOWNO_10, DC_DATADOWNO_11, DC_DATADOWNO_12, DC_DATADOWNO_13, DC_DATADOWNO_14, DC_DATADOWNO_15, DC_DATADOWNO_16, DC_DATADOWNO_17, DC_DATADOWNO_18
, DC_DATADOWNO_19, DC_DATADOWNO_20, DC_DATADOWNO_21, DC_DATADOWNO_22, DC_DATADOWNO_23, DC_DATADOWNO_24, DC_DATADOWNO_25, DC_DATADOWNO_26, DC_DATADOWNO_27, DC_DATADOWNO_28, DC_DATADOWNO_29, DC_DATADOWNO_30, DC_DATADOWNO_31, DC_LBCOE, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6
, NEXTADDR_7, NEXTADDR_8, NEXTADDR_9, NEXTADDR_10, NEXTADDR_11, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27
, NEXTADDR_28, NEXTADDR_29, NEXTADDR_30, NEXTADDR_31, NEXTRDOP, NEXTWROP, NEXTBE_0, NEXTBE_1, NEXTBE_2, NEXTBE_3, NEXTSX, DWORD_E, DS_VAL, DC_VAL, LACK_0, LACK_1, EXCP, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3
, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, DC_MISS_P, DC_MISS_R, DC_BAREMISS_R, DC_HALT_W_R_0, DC_HALT_W_R_1, DC_HALT_W_R_2, DC_HALT_M_R_0, DC_HALT_M_R_1, DC_HALT_M_R_2, DC_RPQUIETIFNBA, DC_RPQUIETIFB
, DC_RPALGNIFNBNA, DC_RPALGNIFB, DC_TAGINDEX_4, DC_TAGINDEX_5, DC_TAGINDEX_6, DC_TAGINDEX_7, DC_TAGINDEX_8, DC_TAGINDEX_9, DC_TAGINDEX_10, DCR_TAGRD_10, DCR_TAGRD_11, DCR_TAGRD_12, DCR_TAGRD_13, DCR_TAGRD_14, DCR_TAGRD_15, DCR_TAGRD_16, DCR_TAGRD_17, DCR_TAGRD_18, DCR_TAGRD_19, DCR_TAGRD_20, DCR_TAGRD_21
, DCR_TAGRD_22, DCR_TAGRD_23, DCR_TAGRD_24, DCR_TAGRD_25, DCR_TAGRD_26, DCR_TAGRD_27, DCR_TAGRD_28, DCR_TAGRD_29, DCR_TAGRD_30, DCR_TAGRD_31, DCR_TAGRD_32, DC_TAGWR_10, DC_TAGWR_11, DC_TAGWR_12, DC_TAGWR_13, DC_TAGWR_14, DC_TAGWR_15, DC_TAGWR_16, DC_TAGWR_17, DC_TAGWR_18, DC_TAGWR_19
, DC_TAGWR_20, DC_TAGWR_21, DC_TAGWR_22, DC_TAGWR_23, DC_TAGWR_24, DC_TAGWR_25, DC_TAGWR_26, DC_TAGWR_27, DC_TAGWR_28, DC_TAGWR_29, DC_TAGWR_30, DC_TAGWR_31, DC_TAGWR_32, DCC_TAGMASK_10, DC_TAGWE, DC_TAGWEN, DC_TAGRE, DC_TAGREN, DC_TAGCS, DC_TAGCSN, DC_DATAINDEX_2
, DC_DATAINDEX_3, DC_DATAINDEX_4, DC_DATAINDEX_5, DC_DATAINDEX_6, DC_DATAINDEX_7, DC_DATAINDEX_8, DC_DATAINDEX_9, DC_DATAINDEX_10, DCR_DATARD_0, DCR_DATARD_1, DCR_DATARD_2, DCR_DATARD_3, DCR_DATARD_4, DCR_DATARD_5, DCR_DATARD_6, DCR_DATARD_7, DCR_DATARD_8, DCR_DATARD_9, DCR_DATARD_10, DCR_DATARD_11, DCR_DATARD_12
, DCR_DATARD_13, DCR_DATARD_14, DCR_DATARD_15, DCR_DATARD_16, DCR_DATARD_17, DCR_DATARD_18, DCR_DATARD_19, DCR_DATARD_20, DCR_DATARD_21, DCR_DATARD_22, DCR_DATARD_23, DCR_DATARD_24, DCR_DATARD_25, DCR_DATARD_26, DCR_DATARD_27, DCR_DATARD_28, DCR_DATARD_29, DCR_DATARD_30, DCR_DATARD_31, DC_DATAWR_0, DC_DATAWR_1
, DC_DATAWR_2, DC_DATAWR_3, DC_DATAWR_4, DC_DATAWR_5, DC_DATAWR_6, DC_DATAWR_7, DC_DATAWR_8, DC_DATAWR_9, DC_DATAWR_10, DC_DATAWR_11, DC_DATAWR_12, DC_DATAWR_13, DC_DATAWR_14, DC_DATAWR_15, DC_DATAWR_16, DC_DATAWR_17, DC_DATAWR_18, DC_DATAWR_19, DC_DATAWR_20, DC_DATAWR_21, DC_DATAWR_22
, DC_DATAWR_23, DC_DATAWR_24, DC_DATAWR_25, DC_DATAWR_26, DC_DATAWR_27, DC_DATAWR_28, DC_DATAWR_29, DC_DATAWR_30, DC_DATAWR_31, DC_DATAWE, DC_DATAWEN, DC_DATARE, DC_DATAREN, DC_DATACS, DC_DATACSN, DC_CSTWBUS);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input SEN;
  wire SEN;
  input DISABLEC;
  wire DISABLEC;
  input INVALIDATE;
  wire INVALIDATE;
  input MEMSEQUENTIAL;
  wire MEMSEQUENTIAL;
  input MEMZEROFIRST;
  wire MEMZEROFIRST;
  input MEMFULLWORD;
  wire MEMFULLWORD;
  input EXT_DCREQRAM_R;
  wire EXT_DCREQRAM_R;
  output DC_GNTRAM_R;
  reg DC_GNTRAM_R;
  input DATAUPI_0;
  wire DATAUPI_0;
  input DATAUPI_1;
  wire DATAUPI_1;
  input DATAUPI_2;
  wire DATAUPI_2;
  input DATAUPI_3;
  wire DATAUPI_3;
  input DATAUPI_4;
  wire DATAUPI_4;
  input DATAUPI_5;
  wire DATAUPI_5;
  input DATAUPI_6;
  wire DATAUPI_6;
  input DATAUPI_7;
  wire DATAUPI_7;
  input DATAUPI_8;
  wire DATAUPI_8;
  input DATAUPI_9;
  wire DATAUPI_9;
  input DATAUPI_10;
  wire DATAUPI_10;
  input DATAUPI_11;
  wire DATAUPI_11;
  input DATAUPI_12;
  wire DATAUPI_12;
  input DATAUPI_13;
  wire DATAUPI_13;
  input DATAUPI_14;
  wire DATAUPI_14;
  input DATAUPI_15;
  wire DATAUPI_15;
  input DATAUPI_16;
  wire DATAUPI_16;
  input DATAUPI_17;
  wire DATAUPI_17;
  input DATAUPI_18;
  wire DATAUPI_18;
  input DATAUPI_19;
  wire DATAUPI_19;
  input DATAUPI_20;
  wire DATAUPI_20;
  input DATAUPI_21;
  wire DATAUPI_21;
  input DATAUPI_22;
  wire DATAUPI_22;
  input DATAUPI_23;
  wire DATAUPI_23;
  input DATAUPI_24;
  wire DATAUPI_24;
  input DATAUPI_25;
  wire DATAUPI_25;
  input DATAUPI_26;
  wire DATAUPI_26;
  input DATAUPI_27;
  wire DATAUPI_27;
  input DATAUPI_28;
  wire DATAUPI_28;
  input DATAUPI_29;
  wire DATAUPI_29;
  input DATAUPI_30;
  wire DATAUPI_30;
  input DATAUPI_31;
  wire DATAUPI_31;
  output DC_DATAUPO_0;
  wire DC_DATAUPO_0;
  output DC_DATAUPO_1;
  wire DC_DATAUPO_1;
  output DC_DATAUPO_2;
  wire DC_DATAUPO_2;
  output DC_DATAUPO_3;
  wire DC_DATAUPO_3;
  output DC_DATAUPO_4;
  wire DC_DATAUPO_4;
  output DC_DATAUPO_5;
  wire DC_DATAUPO_5;
  output DC_DATAUPO_6;
  wire DC_DATAUPO_6;
  output DC_DATAUPO_7;
  wire DC_DATAUPO_7;
  output DC_DATAUPO_8;
  wire DC_DATAUPO_8;
  output DC_DATAUPO_9;
  wire DC_DATAUPO_9;
  output DC_DATAUPO_10;
  wire DC_DATAUPO_10;
  output DC_DATAUPO_11;
  wire DC_DATAUPO_11;
  output DC_DATAUPO_12;
  wire DC_DATAUPO_12;
  output DC_DATAUPO_13;
  wire DC_DATAUPO_13;
  output DC_DATAUPO_14;
  wire DC_DATAUPO_14;
  output DC_DATAUPO_15;
  wire DC_DATAUPO_15;
  output DC_DATAUPO_16;
  wire DC_DATAUPO_16;
  output DC_DATAUPO_17;
  wire DC_DATAUPO_17;
  output DC_DATAUPO_18;
  wire DC_DATAUPO_18;
  output DC_DATAUPO_19;
  wire DC_DATAUPO_19;
  output DC_DATAUPO_20;
  wire DC_DATAUPO_20;
  output DC_DATAUPO_21;
  wire DC_DATAUPO_21;
  output DC_DATAUPO_22;
  wire DC_DATAUPO_22;
  output DC_DATAUPO_23;
  wire DC_DATAUPO_23;
  output DC_DATAUPO_24;
  wire DC_DATAUPO_24;
  output DC_DATAUPO_25;
  wire DC_DATAUPO_25;
  output DC_DATAUPO_26;
  wire DC_DATAUPO_26;
  output DC_DATAUPO_27;
  wire DC_DATAUPO_27;
  output DC_DATAUPO_28;
  wire DC_DATAUPO_28;
  output DC_DATAUPO_29;
  wire DC_DATAUPO_29;
  output DC_DATAUPO_30;
  wire DC_DATAUPO_30;
  output DC_DATAUPO_31;
  wire DC_DATAUPO_31;
  input DATADOWNI_0;
  wire DATADOWNI_0;
  input DATADOWNI_1;
  wire DATADOWNI_1;
  input DATADOWNI_2;
  wire DATADOWNI_2;
  input DATADOWNI_3;
  wire DATADOWNI_3;
  input DATADOWNI_4;
  wire DATADOWNI_4;
  input DATADOWNI_5;
  wire DATADOWNI_5;
  input DATADOWNI_6;
  wire DATADOWNI_6;
  input DATADOWNI_7;
  wire DATADOWNI_7;
  input DATADOWNI_8;
  wire DATADOWNI_8;
  input DATADOWNI_9;
  wire DATADOWNI_9;
  input DATADOWNI_10;
  wire DATADOWNI_10;
  input DATADOWNI_11;
  wire DATADOWNI_11;
  input DATADOWNI_12;
  wire DATADOWNI_12;
  input DATADOWNI_13;
  wire DATADOWNI_13;
  input DATADOWNI_14;
  wire DATADOWNI_14;
  input DATADOWNI_15;
  wire DATADOWNI_15;
  input DATADOWNI_16;
  wire DATADOWNI_16;
  input DATADOWNI_17;
  wire DATADOWNI_17;
  input DATADOWNI_18;
  wire DATADOWNI_18;
  input DATADOWNI_19;
  wire DATADOWNI_19;
  input DATADOWNI_20;
  wire DATADOWNI_20;
  input DATADOWNI_21;
  wire DATADOWNI_21;
  input DATADOWNI_22;
  wire DATADOWNI_22;
  input DATADOWNI_23;
  wire DATADOWNI_23;
  input DATADOWNI_24;
  wire DATADOWNI_24;
  input DATADOWNI_25;
  wire DATADOWNI_25;
  input DATADOWNI_26;
  wire DATADOWNI_26;
  input DATADOWNI_27;
  wire DATADOWNI_27;
  input DATADOWNI_28;
  wire DATADOWNI_28;
  input DATADOWNI_29;
  wire DATADOWNI_29;
  input DATADOWNI_30;
  wire DATADOWNI_30;
  input DATADOWNI_31;
  wire DATADOWNI_31;
  output DC_DATADOWNO_0;
  wire DC_DATADOWNO_0;
  output DC_DATADOWNO_1;
  wire DC_DATADOWNO_1;
  output DC_DATADOWNO_2;
  wire DC_DATADOWNO_2;
  output DC_DATADOWNO_3;
  wire DC_DATADOWNO_3;
  output DC_DATADOWNO_4;
  wire DC_DATADOWNO_4;
  output DC_DATADOWNO_5;
  wire DC_DATADOWNO_5;
  output DC_DATADOWNO_6;
  wire DC_DATADOWNO_6;
  output DC_DATADOWNO_7;
  wire DC_DATADOWNO_7;
  output DC_DATADOWNO_8;
  wire DC_DATADOWNO_8;
  output DC_DATADOWNO_9;
  wire DC_DATADOWNO_9;
  output DC_DATADOWNO_10;
  wire DC_DATADOWNO_10;
  output DC_DATADOWNO_11;
  wire DC_DATADOWNO_11;
  output DC_DATADOWNO_12;
  wire DC_DATADOWNO_12;
  output DC_DATADOWNO_13;
  wire DC_DATADOWNO_13;
  output DC_DATADOWNO_14;
  wire DC_DATADOWNO_14;
  output DC_DATADOWNO_15;
  wire DC_DATADOWNO_15;
  output DC_DATADOWNO_16;
  wire DC_DATADOWNO_16;
  output DC_DATADOWNO_17;
  wire DC_DATADOWNO_17;
  output DC_DATADOWNO_18;
  wire DC_DATADOWNO_18;
  output DC_DATADOWNO_19;
  wire DC_DATADOWNO_19;
  output DC_DATADOWNO_20;
  wire DC_DATADOWNO_20;
  output DC_DATADOWNO_21;
  wire DC_DATADOWNO_21;
  output DC_DATADOWNO_22;
  wire DC_DATADOWNO_22;
  output DC_DATADOWNO_23;
  wire DC_DATADOWNO_23;
  output DC_DATADOWNO_24;
  wire DC_DATADOWNO_24;
  output DC_DATADOWNO_25;
  wire DC_DATADOWNO_25;
  output DC_DATADOWNO_26;
  wire DC_DATADOWNO_26;
  output DC_DATADOWNO_27;
  wire DC_DATADOWNO_27;
  output DC_DATADOWNO_28;
  wire DC_DATADOWNO_28;
  output DC_DATADOWNO_29;
  wire DC_DATADOWNO_29;
  output DC_DATADOWNO_30;
  wire DC_DATADOWNO_30;
  output DC_DATADOWNO_31;
  wire DC_DATADOWNO_31;
  output DC_LBCOE;
  wire DC_LBCOE;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input NEXTRDOP;
  wire NEXTRDOP;
  input NEXTWROP;
  wire NEXTWROP;
  input NEXTBE_0;
  wire NEXTBE_0;
  input NEXTBE_1;
  wire NEXTBE_1;
  input NEXTBE_2;
  wire NEXTBE_2;
  input NEXTBE_3;
  wire NEXTBE_3;
  input NEXTSX;
  wire NEXTSX;
  input DWORD_E;
  wire DWORD_E;
  input DS_VAL;
  wire DS_VAL;
  output DC_VAL;
  wire DC_VAL;
  input LACK_0;
  wire LACK_0;
  input LACK_1;
  wire LACK_1;
  input EXCP;
  wire EXCP;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  output DC_MISS_P;
  wire DC_MISS_P;
  output DC_MISS_R;
  reg DC_MISS_R;
  output DC_BAREMISS_R;
  reg DC_BAREMISS_R;
  output DC_HALT_W_R_0;
  wire DC_HALT_W_R_0;
  output DC_HALT_W_R_1;
  wire DC_HALT_W_R_1;
  output DC_HALT_W_R_2;
  wire DC_HALT_W_R_2;
  output DC_HALT_M_R_0;
  wire DC_HALT_M_R_0;
  output DC_HALT_M_R_1;
  wire DC_HALT_M_R_1;
  output DC_HALT_M_R_2;
  wire DC_HALT_M_R_2;
  output DC_RPQUIETIFNBA;
  wire DC_RPQUIETIFNBA;
  output DC_RPQUIETIFB;
  wire DC_RPQUIETIFB;
  output DC_RPALGNIFNBNA;
  wire DC_RPALGNIFNBNA;
  output DC_RPALGNIFB;
  wire DC_RPALGNIFB;
  output DC_TAGINDEX_4;
  wire DC_TAGINDEX_4;
  output DC_TAGINDEX_5;
  wire DC_TAGINDEX_5;
  output DC_TAGINDEX_6;
  wire DC_TAGINDEX_6;
  output DC_TAGINDEX_7;
  wire DC_TAGINDEX_7;
  output DC_TAGINDEX_8;
  wire DC_TAGINDEX_8;
  output DC_TAGINDEX_9;
  wire DC_TAGINDEX_9;
  output DC_TAGINDEX_10;
  wire DC_TAGINDEX_10;
  input DCR_TAGRD_10;
  wire DCR_TAGRD_10;
  input DCR_TAGRD_11;
  wire DCR_TAGRD_11;
  input DCR_TAGRD_12;
  wire DCR_TAGRD_12;
  input DCR_TAGRD_13;
  wire DCR_TAGRD_13;
  input DCR_TAGRD_14;
  wire DCR_TAGRD_14;
  input DCR_TAGRD_15;
  wire DCR_TAGRD_15;
  input DCR_TAGRD_16;
  wire DCR_TAGRD_16;
  input DCR_TAGRD_17;
  wire DCR_TAGRD_17;
  input DCR_TAGRD_18;
  wire DCR_TAGRD_18;
  input DCR_TAGRD_19;
  wire DCR_TAGRD_19;
  input DCR_TAGRD_20;
  wire DCR_TAGRD_20;
  input DCR_TAGRD_21;
  wire DCR_TAGRD_21;
  input DCR_TAGRD_22;
  wire DCR_TAGRD_22;
  input DCR_TAGRD_23;
  wire DCR_TAGRD_23;
  input DCR_TAGRD_24;
  wire DCR_TAGRD_24;
  input DCR_TAGRD_25;
  wire DCR_TAGRD_25;
  input DCR_TAGRD_26;
  wire DCR_TAGRD_26;
  input DCR_TAGRD_27;
  wire DCR_TAGRD_27;
  input DCR_TAGRD_28;
  wire DCR_TAGRD_28;
  input DCR_TAGRD_29;
  wire DCR_TAGRD_29;
  input DCR_TAGRD_30;
  wire DCR_TAGRD_30;
  input DCR_TAGRD_31;
  wire DCR_TAGRD_31;
  input DCR_TAGRD_32;
  wire DCR_TAGRD_32;
  output DC_TAGWR_10;
  wire DC_TAGWR_10;
  output DC_TAGWR_11;
  wire DC_TAGWR_11;
  output DC_TAGWR_12;
  wire DC_TAGWR_12;
  output DC_TAGWR_13;
  wire DC_TAGWR_13;
  output DC_TAGWR_14;
  wire DC_TAGWR_14;
  output DC_TAGWR_15;
  wire DC_TAGWR_15;
  output DC_TAGWR_16;
  wire DC_TAGWR_16;
  output DC_TAGWR_17;
  wire DC_TAGWR_17;
  output DC_TAGWR_18;
  wire DC_TAGWR_18;
  output DC_TAGWR_19;
  wire DC_TAGWR_19;
  output DC_TAGWR_20;
  wire DC_TAGWR_20;
  output DC_TAGWR_21;
  wire DC_TAGWR_21;
  output DC_TAGWR_22;
  wire DC_TAGWR_22;
  output DC_TAGWR_23;
  wire DC_TAGWR_23;
  output DC_TAGWR_24;
  wire DC_TAGWR_24;
  output DC_TAGWR_25;
  wire DC_TAGWR_25;
  output DC_TAGWR_26;
  wire DC_TAGWR_26;
  output DC_TAGWR_27;
  wire DC_TAGWR_27;
  output DC_TAGWR_28;
  wire DC_TAGWR_28;
  output DC_TAGWR_29;
  wire DC_TAGWR_29;
  output DC_TAGWR_30;
  wire DC_TAGWR_30;
  output DC_TAGWR_31;
  wire DC_TAGWR_31;
  output DC_TAGWR_32;
  wire DC_TAGWR_32;
  input DCC_TAGMASK_10;
  wire DCC_TAGMASK_10;
  output DC_TAGWE;
  wire DC_TAGWE;
  output DC_TAGWEN;
  wire DC_TAGWEN;
  output DC_TAGRE;
  wire DC_TAGRE;
  output DC_TAGREN;
  wire DC_TAGREN;
  output DC_TAGCS;
  wire DC_TAGCS;
  output DC_TAGCSN;
  wire DC_TAGCSN;
  output DC_DATAINDEX_2;
  wire DC_DATAINDEX_2;
  output DC_DATAINDEX_3;
  wire DC_DATAINDEX_3;
  output DC_DATAINDEX_4;
  wire DC_DATAINDEX_4;
  output DC_DATAINDEX_5;
  wire DC_DATAINDEX_5;
  output DC_DATAINDEX_6;
  wire DC_DATAINDEX_6;
  output DC_DATAINDEX_7;
  wire DC_DATAINDEX_7;
  output DC_DATAINDEX_8;
  wire DC_DATAINDEX_8;
  output DC_DATAINDEX_9;
  wire DC_DATAINDEX_9;
  output DC_DATAINDEX_10;
  wire DC_DATAINDEX_10;
  input DCR_DATARD_0;
  wire DCR_DATARD_0;
  input DCR_DATARD_1;
  wire DCR_DATARD_1;
  input DCR_DATARD_2;
  wire DCR_DATARD_2;
  input DCR_DATARD_3;
  wire DCR_DATARD_3;
  input DCR_DATARD_4;
  wire DCR_DATARD_4;
  input DCR_DATARD_5;
  wire DCR_DATARD_5;
  input DCR_DATARD_6;
  wire DCR_DATARD_6;
  input DCR_DATARD_7;
  wire DCR_DATARD_7;
  input DCR_DATARD_8;
  wire DCR_DATARD_8;
  input DCR_DATARD_9;
  wire DCR_DATARD_9;
  input DCR_DATARD_10;
  wire DCR_DATARD_10;
  input DCR_DATARD_11;
  wire DCR_DATARD_11;
  input DCR_DATARD_12;
  wire DCR_DATARD_12;
  input DCR_DATARD_13;
  wire DCR_DATARD_13;
  input DCR_DATARD_14;
  wire DCR_DATARD_14;
  input DCR_DATARD_15;
  wire DCR_DATARD_15;
  input DCR_DATARD_16;
  wire DCR_DATARD_16;
  input DCR_DATARD_17;
  wire DCR_DATARD_17;
  input DCR_DATARD_18;
  wire DCR_DATARD_18;
  input DCR_DATARD_19;
  wire DCR_DATARD_19;
  input DCR_DATARD_20;
  wire DCR_DATARD_20;
  input DCR_DATARD_21;
  wire DCR_DATARD_21;
  input DCR_DATARD_22;
  wire DCR_DATARD_22;
  input DCR_DATARD_23;
  wire DCR_DATARD_23;
  input DCR_DATARD_24;
  wire DCR_DATARD_24;
  input DCR_DATARD_25;
  wire DCR_DATARD_25;
  input DCR_DATARD_26;
  wire DCR_DATARD_26;
  input DCR_DATARD_27;
  wire DCR_DATARD_27;
  input DCR_DATARD_28;
  wire DCR_DATARD_28;
  input DCR_DATARD_29;
  wire DCR_DATARD_29;
  input DCR_DATARD_30;
  wire DCR_DATARD_30;
  input DCR_DATARD_31;
  wire DCR_DATARD_31;
  output DC_DATAWR_0;
  wire DC_DATAWR_0;
  output DC_DATAWR_1;
  wire DC_DATAWR_1;
  output DC_DATAWR_2;
  wire DC_DATAWR_2;
  output DC_DATAWR_3;
  wire DC_DATAWR_3;
  output DC_DATAWR_4;
  wire DC_DATAWR_4;
  output DC_DATAWR_5;
  wire DC_DATAWR_5;
  output DC_DATAWR_6;
  wire DC_DATAWR_6;
  output DC_DATAWR_7;
  wire DC_DATAWR_7;
  output DC_DATAWR_8;
  wire DC_DATAWR_8;
  output DC_DATAWR_9;
  wire DC_DATAWR_9;
  output DC_DATAWR_10;
  wire DC_DATAWR_10;
  output DC_DATAWR_11;
  wire DC_DATAWR_11;
  output DC_DATAWR_12;
  wire DC_DATAWR_12;
  output DC_DATAWR_13;
  wire DC_DATAWR_13;
  output DC_DATAWR_14;
  wire DC_DATAWR_14;
  output DC_DATAWR_15;
  wire DC_DATAWR_15;
  output DC_DATAWR_16;
  wire DC_DATAWR_16;
  output DC_DATAWR_17;
  wire DC_DATAWR_17;
  output DC_DATAWR_18;
  wire DC_DATAWR_18;
  output DC_DATAWR_19;
  wire DC_DATAWR_19;
  output DC_DATAWR_20;
  wire DC_DATAWR_20;
  output DC_DATAWR_21;
  wire DC_DATAWR_21;
  output DC_DATAWR_22;
  wire DC_DATAWR_22;
  output DC_DATAWR_23;
  wire DC_DATAWR_23;
  output DC_DATAWR_24;
  wire DC_DATAWR_24;
  output DC_DATAWR_25;
  wire DC_DATAWR_25;
  output DC_DATAWR_26;
  wire DC_DATAWR_26;
  output DC_DATAWR_27;
  wire DC_DATAWR_27;
  output DC_DATAWR_28;
  wire DC_DATAWR_28;
  output DC_DATAWR_29;
  wire DC_DATAWR_29;
  output DC_DATAWR_30;
  wire DC_DATAWR_30;
  output DC_DATAWR_31;
  wire DC_DATAWR_31;
  output DC_DATAWE;
  wire DC_DATAWE;
  output DC_DATAWEN;
  wire DC_DATAWEN;
  output DC_DATARE;
  wire DC_DATARE;
  output DC_DATAREN;
  wire DC_DATAREN;
  output DC_DATACS;
  wire DC_DATACS;
  output DC_DATACSN;
  wire DC_DATACSN;
  output DC_CSTWBUS;
  wire DC_CSTWBUS;
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire DATAIN_0;
  wire DATAIN_1;
  wire DATAIN_10;
  wire DATAIN_11;
  wire DATAIN_12;
  wire DATAIN_13;
  wire DATAIN_14;
  wire DATAIN_15;
  wire DATAIN_16;
  wire DATAIN_17;
  wire DATAIN_18;
  wire DATAIN_19;
  wire DATAIN_2;
  wire DATAIN_20;
  wire DATAIN_21;
  wire DATAIN_22;
  wire DATAIN_23;
  wire DATAIN_24;
  wire DATAIN_25;
  wire DATAIN_26;
  wire DATAIN_27;
  wire DATAIN_28;
  wire DATAIN_29;
  wire DATAIN_3;
  wire DATAIN_30;
  wire DATAIN_31;
  wire DATAIN_4;
  wire DATAIN_5;
  wire DATAIN_6;
  wire DATAIN_7;
  wire DATAIN_8;
  wire DATAIN_9;
  wire DATAOD;
  wire DATAOE;
  wire DATAOUT_0;
  wire DATAOUT_1;
  wire DATAOUT_10;
  wire DATAOUT_11;
  wire DATAOUT_12;
  wire DATAOUT_13;
  wire DATAOUT_14;
  wire DATAOUT_15;
  wire DATAOUT_16;
  wire DATAOUT_17;
  wire DATAOUT_18;
  wire DATAOUT_19;
  wire DATAOUT_2;
  wire DATAOUT_20;
  wire DATAOUT_21;
  wire DATAOUT_22;
  wire DATAOUT_23;
  wire DATAOUT_24;
  wire DATAOUT_25;
  wire DATAOUT_26;
  wire DATAOUT_27;
  wire DATAOUT_28;
  wire DATAOUT_29;
  wire DATAOUT_3;
  wire DATAOUT_30;
  wire DATAOUT_31;
  wire DATAOUT_4;
  wire DATAOUT_5;
  wire DATAOUT_6;
  wire DATAOUT_7;
  wire DATAOUT_8;
  wire DATAOUT_9;
  wire \DCACHE.Addr_W_R_0 ;
  wire \DCACHE.Addr_W_R_1 ;
  wire \DCACHE.Addr_W_R_10 ;
  wire \DCACHE.Addr_W_R_11 ;
  wire \DCACHE.Addr_W_R_12 ;
  wire \DCACHE.Addr_W_R_13 ;
  wire \DCACHE.Addr_W_R_14 ;
  wire \DCACHE.Addr_W_R_15 ;
  wire \DCACHE.Addr_W_R_16 ;
  wire \DCACHE.Addr_W_R_17 ;
  wire \DCACHE.Addr_W_R_18 ;
  wire \DCACHE.Addr_W_R_19 ;
  wire \DCACHE.Addr_W_R_2 ;
  wire \DCACHE.Addr_W_R_20 ;
  wire \DCACHE.Addr_W_R_21 ;
  wire \DCACHE.Addr_W_R_22 ;
  wire \DCACHE.Addr_W_R_23 ;
  wire \DCACHE.Addr_W_R_24 ;
  wire \DCACHE.Addr_W_R_25 ;
  wire \DCACHE.Addr_W_R_26 ;
  wire \DCACHE.Addr_W_R_27 ;
  wire \DCACHE.Addr_W_R_28 ;
  wire \DCACHE.Addr_W_R_29 ;
  wire \DCACHE.Addr_W_R_3 ;
  wire \DCACHE.Addr_W_R_30 ;
  wire \DCACHE.Addr_W_R_31 ;
  wire \DCACHE.Addr_W_R_4 ;
  wire \DCACHE.Addr_W_R_5 ;
  wire \DCACHE.Addr_W_R_6 ;
  wire \DCACHE.Addr_W_R_7 ;
  wire \DCACHE.Addr_W_R_8 ;
  wire \DCACHE.Addr_W_R_9 ;
  wire \DCACHE.BE_P_0 ;
  wire \DCACHE.BE_P_1 ;
  wire \DCACHE.BE_P_2 ;
  wire \DCACHE.BE_P_3 ;
  wire \DCACHE.BE_R_0 ;
  wire \DCACHE.BE_R_1 ;
  wire \DCACHE.BE_R_2 ;
  wire \DCACHE.BE_R_3 ;
  wire \DCACHE.BE_W_R_0 ;
  wire \DCACHE.BE_W_R_1 ;
  wire \DCACHE.BE_W_R_2 ;
  wire \DCACHE.BE_W_R_3 ;
  wire \DCACHE.BurstCounter_P_2 ;
  wire \DCACHE.BurstCounter_P_3 ;
  wire \DCACHE.BurstCounter_R_2 ;
  wire \DCACHE.BurstCounter_R_3 ;
  wire \DCACHE.BurstOffset_P_2 ;
  wire \DCACHE.BurstOffset_P_3 ;
  wire \DCACHE.BurstOffset_R_2 ;
  wire \DCACHE.BurstOffset_R_3 ;
  wire \DCACHE.BusyRAW_P ;
  reg \DCACHE.BusyRAW_R ;
  wire \DCACHE.BusyState_P ;
  wire \DCACHE.CST_P_0 ;
  wire \DCACHE.CST_P_1 ;
  wire \DCACHE.CST_P_10 ;
  wire \DCACHE.CST_P_11 ;
  wire \DCACHE.CST_P_12 ;
  wire \DCACHE.CST_P_13 ;
  wire \DCACHE.CST_P_14 ;
  wire \DCACHE.CST_P_15 ;
  wire \DCACHE.CST_P_16 ;
  wire \DCACHE.CST_P_2 ;
  wire \DCACHE.CST_P_3 ;
  wire \DCACHE.CST_P_4 ;
  wire \DCACHE.CST_P_5 ;
  wire \DCACHE.CST_P_6 ;
  wire \DCACHE.CST_P_7 ;
  wire \DCACHE.CST_P_8 ;
  wire \DCACHE.CST_P_9 ;
  wire \DCACHE.CST_R_0 ;
  wire \DCACHE.CST_R_1 ;
  wire \DCACHE.CST_R_10 ;
  wire \DCACHE.CST_R_11 ;
  wire \DCACHE.CST_R_12 ;
  wire \DCACHE.CST_R_13 ;
  wire \DCACHE.CST_R_14 ;
  wire \DCACHE.CST_R_15 ;
  wire \DCACHE.CST_R_16 ;
  wire \DCACHE.CST_R_2 ;
  wire \DCACHE.CST_R_3 ;
  wire \DCACHE.CST_R_4 ;
  wire \DCACHE.CST_R_5 ;
  wire \DCACHE.CST_R_6 ;
  wire \DCACHE.CST_R_7 ;
  wire \DCACHE.CST_R_8 ;
  wire \DCACHE.CST_R_9 ;
  wire \DCACHE.DCACHE_TAG.ADDR_10 ;
  wire \DCACHE.DCACHE_TAG.ADDR_11 ;
  wire \DCACHE.DCACHE_TAG.ADDR_12 ;
  wire \DCACHE.DCACHE_TAG.ADDR_13 ;
  wire \DCACHE.DCACHE_TAG.ADDR_14 ;
  wire \DCACHE.DCACHE_TAG.ADDR_15 ;
  wire \DCACHE.DCACHE_TAG.ADDR_16 ;
  wire \DCACHE.DCACHE_TAG.ADDR_17 ;
  wire \DCACHE.DCACHE_TAG.ADDR_18 ;
  wire \DCACHE.DCACHE_TAG.ADDR_19 ;
  wire \DCACHE.DCACHE_TAG.ADDR_20 ;
  wire \DCACHE.DCACHE_TAG.ADDR_21 ;
  wire \DCACHE.DCACHE_TAG.ADDR_22 ;
  wire \DCACHE.DCACHE_TAG.ADDR_23 ;
  wire \DCACHE.DCACHE_TAG.ADDR_24 ;
  wire \DCACHE.DCACHE_TAG.ADDR_25 ;
  wire \DCACHE.DCACHE_TAG.ADDR_26 ;
  wire \DCACHE.DCACHE_TAG.ADDR_27 ;
  wire \DCACHE.DCACHE_TAG.ADDR_28 ;
  wire \DCACHE.DCACHE_TAG.ADDR_29 ;
  wire \DCACHE.DCACHE_TAG.ADDR_30 ;
  wire \DCACHE.DCACHE_TAG.ADDR_31 ;
  wire \DCACHE.DCACHE_TAG.CMP ;
  wire \DCACHE.DCACHE_TAG.EN ;
  wire \DCACHE.DCACHE_TAG.KSEG1 ;
  wire \DCACHE.DCACHE_TAG.RAW_CMP ;
  wire \DCACHE.DCACHE_TAG.RCMP_N ;
  wire \DCACHE.DCACHE_TAG.wrPartial ;
  wire \DCACHE.DCACHE_TAG.wrPartialHit ;
  wire \DCACHE.DCACHE_TAG.wrWord ;
  wire \DCACHE.DCACHE_TAG.wrWordHit ;
  wire \DCACHE.DC_GNTRAM_P ;
  wire \DCACHE.DC_HALT_M_P ;
  wire \DCACHE.DC_HALT_W_P ;
  wire \DCACHE.DC_USEPROCIN ;
  wire \DCACHE.DWORD_M_P ;
  reg \DCACHE.DWORD_M_R ;
  wire \DCACHE.DataIn_W_R_0 ;
  wire \DCACHE.DataIn_W_R_1 ;
  wire \DCACHE.DataIn_W_R_10 ;
  wire \DCACHE.DataIn_W_R_11 ;
  wire \DCACHE.DataIn_W_R_12 ;
  wire \DCACHE.DataIn_W_R_13 ;
  wire \DCACHE.DataIn_W_R_14 ;
  wire \DCACHE.DataIn_W_R_15 ;
  wire \DCACHE.DataIn_W_R_16 ;
  wire \DCACHE.DataIn_W_R_17 ;
  wire \DCACHE.DataIn_W_R_18 ;
  wire \DCACHE.DataIn_W_R_19 ;
  wire \DCACHE.DataIn_W_R_2 ;
  wire \DCACHE.DataIn_W_R_20 ;
  wire \DCACHE.DataIn_W_R_21 ;
  wire \DCACHE.DataIn_W_R_22 ;
  wire \DCACHE.DataIn_W_R_23 ;
  wire \DCACHE.DataIn_W_R_24 ;
  wire \DCACHE.DataIn_W_R_25 ;
  wire \DCACHE.DataIn_W_R_26 ;
  wire \DCACHE.DataIn_W_R_27 ;
  wire \DCACHE.DataIn_W_R_28 ;
  wire \DCACHE.DataIn_W_R_29 ;
  wire \DCACHE.DataIn_W_R_3 ;
  wire \DCACHE.DataIn_W_R_30 ;
  wire \DCACHE.DataIn_W_R_31 ;
  wire \DCACHE.DataIn_W_R_4 ;
  wire \DCACHE.DataIn_W_R_5 ;
  wire \DCACHE.DataIn_W_R_6 ;
  wire \DCACHE.DataIn_W_R_7 ;
  wire \DCACHE.DataIn_W_R_8 ;
  wire \DCACHE.DataIn_W_R_9 ;
  wire \DCACHE.DataRd_R_0 ;
  wire \DCACHE.DataRd_R_1 ;
  wire \DCACHE.DataRd_R_10 ;
  wire \DCACHE.DataRd_R_11 ;
  wire \DCACHE.DataRd_R_12 ;
  wire \DCACHE.DataRd_R_13 ;
  wire \DCACHE.DataRd_R_14 ;
  wire \DCACHE.DataRd_R_15 ;
  wire \DCACHE.DataRd_R_16 ;
  wire \DCACHE.DataRd_R_17 ;
  wire \DCACHE.DataRd_R_18 ;
  wire \DCACHE.DataRd_R_19 ;
  wire \DCACHE.DataRd_R_2 ;
  wire \DCACHE.DataRd_R_20 ;
  wire \DCACHE.DataRd_R_21 ;
  wire \DCACHE.DataRd_R_22 ;
  wire \DCACHE.DataRd_R_23 ;
  wire \DCACHE.DataRd_R_24 ;
  wire \DCACHE.DataRd_R_25 ;
  wire \DCACHE.DataRd_R_26 ;
  wire \DCACHE.DataRd_R_27 ;
  wire \DCACHE.DataRd_R_28 ;
  wire \DCACHE.DataRd_R_29 ;
  wire \DCACHE.DataRd_R_3 ;
  wire \DCACHE.DataRd_R_30 ;
  wire \DCACHE.DataRd_R_31 ;
  wire \DCACHE.DataRd_R_4 ;
  wire \DCACHE.DataRd_R_5 ;
  wire \DCACHE.DataRd_R_6 ;
  wire \DCACHE.DataRd_R_7 ;
  wire \DCACHE.DataRd_R_8 ;
  wire \DCACHE.DataRd_R_9 ;
  wire \DCACHE.FirstOffset_P_2 ;
  wire \DCACHE.FirstOffset_P_3 ;
  wire \DCACHE.FirstOffset_R_2 ;
  wire \DCACHE.FirstOffset_R_3 ;
  wire \DCACHE.IST_P_0 ;
  wire \DCACHE.IST_P_1 ;
  wire \DCACHE.IST_P_2 ;
  wire \DCACHE.IST_P_3 ;
  wire \DCACHE.IST_R_0 ;
  wire \DCACHE.IST_R_1 ;
  wire \DCACHE.IST_R_2 ;
  wire \DCACHE.IST_R_3 ;
  wire \DCACHE.InitCtrEqOnes ;
  reg \DCACHE.Inval1_R ;
  reg \DCACHE.Inval2_R ;
  wire \DCACHE.InvalPending_P ;
  reg \DCACHE.InvalPending_R ;
  wire \DCACHE.Kseg1_P ;
  reg \DCACHE.Kseg1_R ;
  wire \DCACHE.Kseg2UC ;
  wire \DCACHE.LMI_ALIGN1.BFILL ;
  wire \DCACHE.LMI_ALIGN1.BSHIFT ;
  wire \DCACHE.LMI_ALIGN1.DA0_0 ;
  wire \DCACHE.LMI_ALIGN1.DA0_1 ;
  wire \DCACHE.LMI_ALIGN1.DA0_2 ;
  wire \DCACHE.LMI_ALIGN1.DA0_3 ;
  wire \DCACHE.LMI_ALIGN1.DA0_4 ;
  wire \DCACHE.LMI_ALIGN1.DA0_5 ;
  wire \DCACHE.LMI_ALIGN1.DA0_6 ;
  wire \DCACHE.LMI_ALIGN1.DA0_7 ;
  wire \DCACHE.LMI_ALIGN1.DA1_0 ;
  wire \DCACHE.LMI_ALIGN1.DA1_1 ;
  wire \DCACHE.LMI_ALIGN1.DA1_2 ;
  wire \DCACHE.LMI_ALIGN1.DA1_3 ;
  wire \DCACHE.LMI_ALIGN1.DA1_4 ;
  wire \DCACHE.LMI_ALIGN1.DA1_5 ;
  wire \DCACHE.LMI_ALIGN1.DA1_6 ;
  wire \DCACHE.LMI_ALIGN1.DA1_7 ;
  wire \DCACHE.LMI_ALIGN1.DA2_0 ;
  wire \DCACHE.LMI_ALIGN1.DA2_1 ;
  wire \DCACHE.LMI_ALIGN1.DA2_2 ;
  wire \DCACHE.LMI_ALIGN1.DA2_3 ;
  wire \DCACHE.LMI_ALIGN1.DA2_4 ;
  wire \DCACHE.LMI_ALIGN1.DA2_5 ;
  wire \DCACHE.LMI_ALIGN1.DA2_6 ;
  wire \DCACHE.LMI_ALIGN1.DA2_7 ;
  wire \DCACHE.LMI_ALIGN1.DA3_0 ;
  wire \DCACHE.LMI_ALIGN1.DA3_1 ;
  wire \DCACHE.LMI_ALIGN1.DA3_2 ;
  wire \DCACHE.LMI_ALIGN1.DA3_3 ;
  wire \DCACHE.LMI_ALIGN1.DA3_4 ;
  wire \DCACHE.LMI_ALIGN1.DA3_5 ;
  wire \DCACHE.LMI_ALIGN1.DA3_6 ;
  wire \DCACHE.LMI_ALIGN1.DA3_7 ;
  wire \DCACHE.LMI_ALIGN1.DB0_0 ;
  wire \DCACHE.LMI_ALIGN1.DB0_1 ;
  wire \DCACHE.LMI_ALIGN1.DB0_2 ;
  wire \DCACHE.LMI_ALIGN1.DB0_3 ;
  wire \DCACHE.LMI_ALIGN1.DB0_4 ;
  wire \DCACHE.LMI_ALIGN1.DB0_5 ;
  wire \DCACHE.LMI_ALIGN1.DB0_6 ;
  wire \DCACHE.LMI_ALIGN1.DB0_7 ;
  wire \DCACHE.LMI_ALIGN1.DB1_0 ;
  wire \DCACHE.LMI_ALIGN1.DB1_1 ;
  wire \DCACHE.LMI_ALIGN1.DB1_2 ;
  wire \DCACHE.LMI_ALIGN1.DB1_3 ;
  wire \DCACHE.LMI_ALIGN1.DB1_4 ;
  wire \DCACHE.LMI_ALIGN1.DB1_5 ;
  wire \DCACHE.LMI_ALIGN1.DB1_6 ;
  wire \DCACHE.LMI_ALIGN1.DB1_7 ;
  wire \DCACHE.LMI_ALIGN1.HFILL ;
  wire \DCACHE.LMI_ALIGN1.HSHIFT ;
  wire \DCACHE.LMI_ALIGN1.SF1 ;
  wire \DCACHE.LMI_ALIGN1.SF2 ;
  wire \DCACHE.LMI_ALIGN1.SF3 ;
  wire \DCACHE.LMI_ALIGN1.SGN ;
  wire \DCACHE.LMI_ALIGN1.SGN_SEL_0 ;
  wire \DCACHE.LMI_ALIGN1.SGN_SEL_1 ;
  reg \DCACHE.LMI_ALIGN1.SX ;
  wire \DCACHE.LogAddr_P_0 ;
  wire \DCACHE.LogAddr_P_1 ;
  wire \DCACHE.LogAddr_P_10 ;
  wire \DCACHE.LogAddr_P_11 ;
  wire \DCACHE.LogAddr_P_12 ;
  wire \DCACHE.LogAddr_P_13 ;
  wire \DCACHE.LogAddr_P_14 ;
  wire \DCACHE.LogAddr_P_15 ;
  wire \DCACHE.LogAddr_P_16 ;
  wire \DCACHE.LogAddr_P_17 ;
  wire \DCACHE.LogAddr_P_18 ;
  wire \DCACHE.LogAddr_P_19 ;
  wire \DCACHE.LogAddr_P_2 ;
  wire \DCACHE.LogAddr_P_20 ;
  wire \DCACHE.LogAddr_P_21 ;
  wire \DCACHE.LogAddr_P_22 ;
  wire \DCACHE.LogAddr_P_23 ;
  wire \DCACHE.LogAddr_P_24 ;
  wire \DCACHE.LogAddr_P_25 ;
  wire \DCACHE.LogAddr_P_26 ;
  wire \DCACHE.LogAddr_P_27 ;
  wire \DCACHE.LogAddr_P_28 ;
  wire \DCACHE.LogAddr_P_29 ;
  wire \DCACHE.LogAddr_P_3 ;
  wire \DCACHE.LogAddr_P_30 ;
  wire \DCACHE.LogAddr_P_31 ;
  wire \DCACHE.LogAddr_P_4 ;
  wire \DCACHE.LogAddr_P_5 ;
  wire \DCACHE.LogAddr_P_6 ;
  wire \DCACHE.LogAddr_P_7 ;
  wire \DCACHE.LogAddr_P_8 ;
  wire \DCACHE.LogAddr_P_9 ;
  wire \DCACHE.LogAddr_R_0 ;
  wire \DCACHE.LogAddr_R_1 ;
  wire \DCACHE.LogAddr_R_10 ;
  wire \DCACHE.LogAddr_R_11 ;
  wire \DCACHE.LogAddr_R_12 ;
  wire \DCACHE.LogAddr_R_13 ;
  wire \DCACHE.LogAddr_R_14 ;
  wire \DCACHE.LogAddr_R_15 ;
  wire \DCACHE.LogAddr_R_16 ;
  wire \DCACHE.LogAddr_R_17 ;
  wire \DCACHE.LogAddr_R_18 ;
  wire \DCACHE.LogAddr_R_19 ;
  wire \DCACHE.LogAddr_R_2 ;
  wire \DCACHE.LogAddr_R_20 ;
  wire \DCACHE.LogAddr_R_21 ;
  wire \DCACHE.LogAddr_R_22 ;
  wire \DCACHE.LogAddr_R_23 ;
  wire \DCACHE.LogAddr_R_24 ;
  wire \DCACHE.LogAddr_R_25 ;
  wire \DCACHE.LogAddr_R_26 ;
  wire \DCACHE.LogAddr_R_27 ;
  wire \DCACHE.LogAddr_R_28 ;
  wire \DCACHE.LogAddr_R_29 ;
  wire \DCACHE.LogAddr_R_3 ;
  wire \DCACHE.LogAddr_R_30 ;
  wire \DCACHE.LogAddr_R_31 ;
  wire \DCACHE.LogAddr_R_4 ;
  wire \DCACHE.LogAddr_R_5 ;
  wire \DCACHE.LogAddr_R_6 ;
  wire \DCACHE.LogAddr_R_7 ;
  wire \DCACHE.LogAddr_R_8 ;
  wire \DCACHE.LogAddr_R_9 ;
  wire \DCACHE.MemPartial ;
  reg \DCACHE.Miss_W_R ;
  reg \DCACHE.MyBusy_R ;
  reg \DCACHE.PartialHit_W_R ;
  wire \DCACHE.Partial_P ;
  reg \DCACHE.Partial_R ;
  wire \DCACHE.RDOP_P ;
  reg \DCACHE.RDOP_R ;
  wire \DCACHE.RESET_D2_R_N ;
  reg \DCACHE.RESET_X_R_N ;
  wire \DCACHE.RdPartialReq_P ;
  reg \DCACHE.RdPartialReq_R ;
  reg \DCACHE.SM.HoldWrPartial_R ;
  wire \DCACHE.SM.JustWait_P ;
  reg \DCACHE.SM.JustWait_R ;
  wire \DCACHE.SM.Uncached_M ;
  reg \DCACHE.SM.WR_OP ;
  reg \DCACHE.SM.WasWrite ;
  wire \DCACHE.SM.anyAck ;
  reg \DCACHE.SM.missO_R_N ;
  wire \DCACHE.SM.myBusyRAW ;
  wire \DCACHE.SM.otherBusy ;
  wire \DCACHE.SM.rdWordReq ;
  wire \DCACHE.SM.wrPartial ;
  wire \DCACHE.SX_P ;
  reg \DCACHE.SX_R ;
  wire \DCACHE.TagInitCtr_R_10 ;
  wire \DCACHE.TagInitCtr_R_4 ;
  wire \DCACHE.TagInitCtr_R_5 ;
  wire \DCACHE.TagInitCtr_R_6 ;
  wire \DCACHE.TagInitCtr_R_7 ;
  wire \DCACHE.TagInitCtr_R_8 ;
  wire \DCACHE.TagInitCtr_R_9 ;
  wire \DCACHE.UCInval ;
  wire \DCACHE.WIP_P ;
  reg \DCACHE.WIP_R ;
  wire \DCACHE.WROP_P ;
  wire \DCACHE.WasWrite_P ;
  wire \DCACHE.WrPartialHit_W_P ;
  wire \DCACHE.WrPartialReq_P ;
  reg \DCACHE.WrPartialReq_R ;
  wire \DCACHE.WrWordReq_P ;
  reg \DCACHE.WrWordReq_R ;
  wire \DCACHE.anyBusy ;
  wire \DCACHE.cacheReady ;
  wire \DCACHE.dataRamWEHit ;
  wire \DCACHE.dataRdMergeAlign_0 ;
  wire \DCACHE.dataRdMergeAlign_1 ;
  wire \DCACHE.dataRdMergeAlign_10 ;
  wire \DCACHE.dataRdMergeAlign_11 ;
  wire \DCACHE.dataRdMergeAlign_12 ;
  wire \DCACHE.dataRdMergeAlign_13 ;
  wire \DCACHE.dataRdMergeAlign_14 ;
  wire \DCACHE.dataRdMergeAlign_15 ;
  wire \DCACHE.dataRdMergeAlign_16 ;
  wire \DCACHE.dataRdMergeAlign_17 ;
  wire \DCACHE.dataRdMergeAlign_18 ;
  wire \DCACHE.dataRdMergeAlign_19 ;
  wire \DCACHE.dataRdMergeAlign_2 ;
  wire \DCACHE.dataRdMergeAlign_20 ;
  wire \DCACHE.dataRdMergeAlign_21 ;
  wire \DCACHE.dataRdMergeAlign_22 ;
  wire \DCACHE.dataRdMergeAlign_23 ;
  wire \DCACHE.dataRdMergeAlign_24 ;
  wire \DCACHE.dataRdMergeAlign_25 ;
  wire \DCACHE.dataRdMergeAlign_26 ;
  wire \DCACHE.dataRdMergeAlign_27 ;
  wire \DCACHE.dataRdMergeAlign_28 ;
  wire \DCACHE.dataRdMergeAlign_29 ;
  wire \DCACHE.dataRdMergeAlign_3 ;
  wire \DCACHE.dataRdMergeAlign_30 ;
  wire \DCACHE.dataRdMergeAlign_31 ;
  wire \DCACHE.dataRdMergeAlign_4 ;
  wire \DCACHE.dataRdMergeAlign_5 ;
  wire \DCACHE.dataRdMergeAlign_6 ;
  wire \DCACHE.dataRdMergeAlign_7 ;
  wire \DCACHE.dataRdMergeAlign_8 ;
  wire \DCACHE.dataRdMergeAlign_9 ;
  wire \DCACHE.foundDesiredBeat ;
  reg \DCACHE.miss_W_R_N ;
  wire \DCACHE.tamFirstCycle ;
  wire \DCACHE.tamMiddleCycle ;
  wire \DCACHE.wrMerge ;
  wire \DCACHE.wrMergeHit ;
  wire \DCACHE.wrOp ;
  wire \DCACHE.wrPartialReq ;
  reg [2:0] \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \DCACHE.DCACHE_TAG.ADDR_31 , \DCACHE.DCACHE_TAG.ADDR_30 , \DCACHE.DCACHE_TAG.ADDR_29  } = \$flatten\DCACHE.$auto$proc_rom.cc:155:do_switch$5091 [{ \DCACHE.LogAddr_R_31 , \DCACHE.LogAddr_R_30 , \DCACHE.LogAddr_R_29  }];
  assign _0000_ = _1351_ & _1349_;
  assign DATAOD = _0000_ & _1350_;
  assign { _0326_, _0325_ } = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } + 2'h1;
  assign { _0328_, _0327_ } = { \DCACHE.BurstOffset_R_3 , \DCACHE.BurstOffset_R_2  } + 2'h1;
  assign { _0354_, _0353_, _0351_, _0350_, _0349_, _0348_, _0347_, _0346_, _0345_, _0344_, _0343_, _0342_, _0340_, _0339_, _0338_, _0337_, _0336_, _0335_, _0334_, _0333_, _0332_, _0331_, _0360_, _0359_, _0358_, _0357_, _0356_, _0355_, _0352_, _0341_, _0330_, _0329_ } = { \DCACHE.TagInitCtr_R_10 , \DCACHE.TagInitCtr_R_9 , \DCACHE.TagInitCtr_R_8 , \DCACHE.TagInitCtr_R_7 , \DCACHE.TagInitCtr_R_6 , \DCACHE.TagInitCtr_R_5 , \DCACHE.TagInitCtr_R_4  } + 32'd1;
  assign _0361_ = \DCACHE.CST_R_1  & _0475_;
  assign _0362_ = _0361_ & \DCACHE.RDOP_R ;
  assign _0363_ = \DCACHE.SM.HoldWrPartial_R  & \DCACHE.CST_R_5 ;
  assign _0364_ = _0476_ & _0477_;
  assign _0365_ = _0364_ & _0478_;
  assign _0366_ = _0569_ & DS_VAL;
  assign _0367_ = \DCACHE.foundDesiredBeat  & DS_VAL;
  assign _0368_ = _0367_ & \DCACHE.CST_R_2 ;
  assign _0369_ = DS_VAL & \DCACHE.CST_R_10 ;
  assign _0370_ = \DCACHE.wrMerge  & _0480_;
  assign _0371_ = \DCACHE.CST_R_3  & \DCACHE.BE_W_R_3 ;
  assign _0372_ = _0371_ & \DCACHE.foundDesiredBeat ;
  assign _0373_ = \DCACHE.wrMerge  & _0481_;
  assign _0374_ = \DCACHE.CST_R_3  & \DCACHE.BE_W_R_2 ;
  assign _0375_ = _0374_ & \DCACHE.foundDesiredBeat ;
  assign _0376_ = \DCACHE.wrMerge  & _0482_;
  assign _0377_ = \DCACHE.CST_R_3  & \DCACHE.BE_W_R_1 ;
  assign _0378_ = _0377_ & \DCACHE.foundDesiredBeat ;
  assign _0379_ = \DCACHE.wrMerge  & _0483_;
  assign _0380_ = \DCACHE.CST_R_3  & \DCACHE.BE_W_R_0 ;
  assign _0381_ = _0380_ & \DCACHE.foundDesiredBeat ;
  assign _0382_ = \DCACHE.cacheReady  & _0573_;
  assign _0383_ = _0382_ & _0485_;
  assign _0384_ = \DCACHE.CST_R_1  & _0486_;
  assign _0385_ = _0384_ & _0487_;
  assign _0386_ = _0579_ & _0489_;
  assign _0387_ = _0386_ & _0490_;
  assign \DCACHE.tamFirstCycle  = _0387_ & _0491_;
  assign _0388_ = \DCACHE.CST_R_1  & \DCACHE.WIP_R ;
  assign _0389_ = _0388_ & _0488_;
  assign _0390_ = \DCACHE.CST_R_1  & _0492_;
  assign _0391_ = _0390_ & _0493_;
  assign _0392_ = _0587_ & _0589_;
  assign _0393_ = _0392_ & _0495_;
  assign \DCACHE.DCACHE_TAG.EN  = _0393_ & _0496_;
  assign _0394_ = \DCACHE.CST_R_1  & \DCACHE.WIP_R ;
  assign _0395_ = \DCACHE.CST_R_1  & _0588_;
  assign _0396_ = _0395_ & _0494_;
  assign _0397_ = \DCACHE.CST_R_1  & \DCACHE.wrOp ;
  assign _0398_ = _0397_ & _0498_;
  assign _0399_ = _0398_ & _0499_;
  assign _0400_ = _0399_ & _0500_;
  assign _0401_ = _0400_ & _0501_;
  assign _0402_ = _0497_ & _0401_;
  assign _0403_ = \DCACHE.WIP_R  & \DCACHE.DCACHE_TAG.wrWordHit ;
  assign _0404_ = _0403_ & _0502_;
  assign _0405_ = \DCACHE.CST_R_1  & _0503_;
  assign _0406_ = _0405_ & \DCACHE.RdPartialReq_R ;
  assign DC_RPQUIETIFNBA = _0406_ & _0504_;
  assign _0407_ = \DCACHE.CST_R_1  & _0505_;
  assign _0408_ = _0407_ & \DCACHE.RdPartialReq_R ;
  assign DC_RPALGNIFNBNA = _0408_ & _0506_;
  assign \DCACHE.SM.wrPartial  = \DCACHE.SM.WR_OP  & _0507_;
  assign _0409_ = \DCACHE.RDOP_R  & \DCACHE.SM.WasWrite ;
  assign _0410_ = _0510_ & _0511_;
  assign _0411_ = _0410_ & _0512_;
  assign DC_MISS_P = \DCACHE.DCACHE_TAG.CMP  & _0411_;
  assign _0412_ = _0514_ & \DCACHE.Inval1_R ;
  assign _0413_ = _0513_ & _0593_;
  assign \DCACHE.InvalPending_P  = _0413_ & _0515_;
  assign _0414_ = \DCACHE.CST_R_1  & \DCACHE.SM.WR_OP ;
  assign _0415_ = _0414_ & _0516_;
  assign \DCACHE.wrOp  = _0415_ & _0517_;
  assign \DCACHE.DCACHE_TAG.wrPartial  = \DCACHE.wrOp  & _0518_;
  assign \DCACHE.DCACHE_TAG.wrWord  = \DCACHE.wrOp  & \DCACHE.DWORD_M_R ;
  assign \DCACHE.wrPartialReq  = \DCACHE.SM.WR_OP  & _0519_;
  assign \DCACHE.SM.rdWordReq  = \DCACHE.RDOP_R  & \DCACHE.DWORD_M_R ;
  assign _0416_ = \DCACHE.WrWordReq_R  & _0520_;
  assign \DCACHE.UCInval  = \DCACHE.CST_R_9  & \DCACHE.miss_W_R_N ;
  assign _0417_ = \DCACHE.CST_R_2  & DS_VAL;
  assign _0418_ = \DCACHE.CST_R_6  & DS_VAL;
  assign _0419_ = \DCACHE.CST_R_3  & DS_VAL;
  assign _0420_ = \DCACHE.CST_R_1  & NEXTRDOP;
  assign _0421_ = \DCACHE.CST_R_1  & NEXTWROP;
  assign _0422_ = \DCACHE.CST_R_1  & \DCACHE.RDOP_R ;
  assign _0423_ = \DCACHE.CST_R_1  & \DCACHE.SM.WR_OP ;
  assign DC_TAGCSN = _0521_ & _0522_;
  assign _0424_ = \DCACHE.DCACHE_TAG.wrWordHit  & _0523_;
  assign _0425_ = \DCACHE.DCACHE_TAG.wrPartialHit  & _0524_;
  assign _0426_ = _0425_ & _0525_;
  assign _0427_ = _0610_ & DS_VAL;
  assign _0428_ = \DCACHE.CST_R_1  & _0613_;
  assign _0429_ = _0428_ & _0526_;
  assign _0430_ = \DCACHE.BusyRAW_R  & _0527_;
  assign DC_DATACSN = _0528_ & _0529_;
  assign _0431_ = \DCACHE.SM.WR_OP  & _0530_;
  assign _0432_ = _0624_ & \DCACHE.SM.WasWrite ;
  assign \DCACHE.SM.myBusyRAW  = _0432_ & \DCACHE.CST_R_1 ;
  assign _0433_ = \DCACHE.CST_P_1  & \DCACHE.WIP_P ;
  assign _0434_ = \DCACHE.WrPartialHit_W_P  & MEMFULLWORD;
  assign _0435_ = _0626_ & \DCACHE.WasWrite_P ;
  assign _0436_ = _0435_ & \DCACHE.cacheReady ;
  assign _0437_ = _0627_ & \DCACHE.WasWrite_P ;
  assign _0438_ = _0437_ & \DCACHE.cacheReady ;
  assign _0439_ = \DCACHE.CST_P_1  & _0531_;
  assign _0440_ = _0439_ & \DCACHE.RdPartialReq_P ;
  assign _0441_ = \DCACHE.CST_P_1  & \DCACHE.InvalPending_P ;
  assign _0442_ = _0441_ & _0532_;
  assign _0443_ = _0442_ & _0533_;
  assign _0444_ = _0443_ & _0534_;
  assign _0445_ = _0444_ & _0535_;
  assign _0446_ = \DCACHE.RDOP_R  & _0536_;
  assign _0447_ = \DCACHE.SM.WR_OP  & _0537_;
  assign _0448_ = \DCACHE.WrPartialReq_R  & _0538_;
  assign _0449_ = \DCACHE.RdPartialReq_R  & _0539_;
  assign _0450_ = NEXTRDOP & _0540_;
  assign _0451_ = NEXTWROP & _0541_;
  assign _0452_ = NEXTADDR_31 & _0543_;
  assign _0453_ = _0452_ & NEXTADDR_29;
  assign _0454_ = NEXTWROP & DWORD_E;
  assign _0455_ = _0454_ & _0544_;
  assign _0456_ = NEXTWROP & _0545_;
  assign _0457_ = _0456_ & _0546_;
  assign _0458_ = NEXTRDOP & _0547_;
  assign _0459_ = _0458_ & _0548_;
  assign \DCACHE.DC_GNTRAM_P  = EXT_DCREQRAM_R & \DCACHE.CST_R_16 ;
  assign _0460_ = _0551_ & \DCACHE.SM.HoldWrPartial_R ;
  assign _0461_ = _0460_ & _0552_;
  assign _0462_ = _0553_ & \DCACHE.SM.HoldWrPartial_R ;
  assign _0463_ = _0462_ & _0554_;
  assign _0464_ = _0632_ & \DCACHE.DCACHE_TAG.wrPartial ;
  assign _0465_ = \DCACHE.CST_R_1  & _0555_;
  assign \DCACHE.wrMerge  = _0465_ & \DCACHE.wrPartialReq ;
  assign _0466_ = \DCACHE.PartialHit_W_R  & \DCACHE.CST_R_1 ;
  assign _0467_ = _0466_ & \DCACHE.WIP_R ;
  assign \DCACHE.wrMergeHit  = _0467_ & MEMFULLWORD;
  assign \DCACHE.foundDesiredBeat  = { \DCACHE.BurstOffset_R_3 , \DCACHE.BurstOffset_R_2  } == { \DCACHE.Addr_W_R_3 , \DCACHE.Addr_W_R_2  };
  assign \DCACHE.InitCtrEqOnes  = { \DCACHE.TagInitCtr_R_10 , \DCACHE.TagInitCtr_R_9 , \DCACHE.TagInitCtr_R_8 , \DCACHE.TagInitCtr_R_7 , \DCACHE.TagInitCtr_R_6 , \DCACHE.TagInitCtr_R_5 , \DCACHE.TagInitCtr_R_4  } == 7'h7f;
  assign \DCACHE.Kseg2UC  = { \DCACHE.LogAddr_R_31 , \DCACHE.LogAddr_R_30 , \DCACHE.LogAddr_R_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24  } == 8'hff;
  assign _0468_ = \DCACHE.CST_R_1  && _0479_;
  assign _0469_ = \DCACHE.CST_R_1  && _0549_;
  assign _0470_ = \DCACHE.CST_R_1  && _0550_;
  assign _0471_ = \DCACHE.CST_R_4  || \DCACHE.CST_R_7 ;
  assign _0472_ = _0471_ || \DCACHE.CST_R_8 ;
  assign _0473_ = _0469_ || \DCACHE.CST_R_0 ;
  assign _0474_ = _0470_ || \DCACHE.CST_R_0 ;
  assign _0475_ = ~ \DCACHE.WIP_R ;
  assign _0476_ = ~ \DCACHE.CST_R_12 ;
  assign _0477_ = ~ \DCACHE.CST_R_13 ;
  assign _0478_ = ~ \DCACHE.wrMergeHit ;
  assign _0479_ = ~ \DCACHE.WIP_R ;
  assign _0480_ = ~ \DCACHE.BE_R_3 ;
  assign _0481_ = ~ \DCACHE.BE_R_2 ;
  assign _0482_ = ~ \DCACHE.BE_R_1 ;
  assign _0483_ = ~ \DCACHE.BE_R_0 ;
  assign _0484_ = ~ \DCACHE.SM.WR_OP ;
  assign _0485_ = ~ \DCACHE.anyBusy ;
  assign _0486_ = ~ \DCACHE.WIP_R ;
  assign _0487_ = ~ \DCACHE.RdPartialReq_R ;
  assign _0488_ = ~ \DCACHE.RDOP_R ;
  assign _0489_ = ~ \DCACHE.SM.otherBusy ;
  assign _0490_ = ~ \DCACHE.BusyRAW_R ;
  assign _0491_ = ~ \DCACHE.IST_R_1 ;
  assign _0492_ = ~ \DCACHE.WIP_R ;
  assign _0493_ = ~ \DCACHE.RdPartialReq_R ;
  assign _0494_ = ~ \DCACHE.RdPartialReq_R ;
  assign _0495_ = ~ \DCACHE.SM.anyAck ;
  assign _0496_ = ~ \DCACHE.SM.otherBusy ;
  assign _0497_ = ~ \DCACHE.DCACHE_TAG.CMP ;
  assign _0498_ = ~ \DCACHE.SM.myBusyRAW ;
  assign _0499_ = ~ \DCACHE.SM.Uncached_M ;
  assign _0500_ = ~ DISABLEC;
  assign _0501_ = ~ EXCP;
  assign _0502_ = ~ EXCP;
  assign _0503_ = ~ \DCACHE.WIP_R ;
  assign _0504_ = ~ \DCACHE.SM.WasWrite ;
  assign _0505_ = ~ \DCACHE.WIP_R ;
  assign _0506_ = ~ \DCACHE.SM.WasWrite ;
  assign _0507_ = ~ \DCACHE.DWORD_M_R ;
  assign _0508_ = ~ \DCACHE.InitCtrEqOnes ;
  assign _0509_ = ~ \DCACHE.CST_R_0 ;
  assign _0510_ = ~ \DCACHE.SM.WR_OP ;
  assign _0511_ = ~ _0409_;
  assign _0512_ = ~ EXCP;
  assign \DCACHE.MemPartial  = ~ MEMFULLWORD;
  assign _0513_ = ~ \DCACHE.CST_R_0 ;
  assign _0514_ = ~ \DCACHE.Inval2_R ;
  assign _0515_ = ~ DISABLEC;
  assign _0516_ = ~ \DCACHE.SM.otherBusy ;
  assign _0517_ = ~ \DCACHE.SM.anyAck ;
  assign _0518_ = ~ \DCACHE.DWORD_M_R ;
  assign _0519_ = ~ \DCACHE.DWORD_M_R ;
  assign _0520_ = ~ \DCACHE.SM.anyAck ;
  assign DC_TAGWEN = ~ DC_TAGWE;
  assign DC_TAGREN = ~ DC_TAGRE;
  assign _0521_ = ~ DC_TAGWE;
  assign _0522_ = ~ DC_TAGRE;
  assign DC_TAGWR_32 = ~ _0608_;
  assign _0523_ = ~ EXCP;
  assign _0524_ = ~ \DCACHE.SM.WasWrite ;
  assign _0525_ = ~ EXCP;
  assign DC_DATAWEN = ~ DC_DATAWE;
  assign _0526_ = ~ \DCACHE.dataRamWEHit ;
  assign _0527_ = ~ \DCACHE.dataRamWEHit ;
  assign DC_DATAREN = ~ DC_DATARE;
  assign _0528_ = ~ DC_DATARE;
  assign _0529_ = ~ DC_DATAWE;
  assign _0530_ = ~ \DCACHE.DWORD_M_R ;
  assign _0531_ = ~ \DCACHE.WIP_P ;
  assign _0532_ = ~ \DCACHE.RDOP_P ;
  assign _0533_ = ~ \DCACHE.WROP_P ;
  assign _0534_ = ~ EXCP;
  assign _0535_ = ~ \DCACHE.SM.otherBusy ;
  assign _0536_ = ~ EXCP;
  assign _0537_ = ~ EXCP;
  assign _0538_ = ~ EXCP;
  assign _0539_ = ~ EXCP;
  assign _0540_ = ~ EXCP;
  assign _0541_ = ~ EXCP;
  assign _0542_ = ~ DWORD_E;
  assign _0543_ = ~ NEXTADDR_30;
  assign _0544_ = ~ EXCP;
  assign _0545_ = ~ DWORD_E;
  assign _0546_ = ~ EXCP;
  assign _0547_ = ~ DWORD_E;
  assign _0548_ = ~ EXCP;
  assign _0549_ = ~ \DCACHE.WIP_R ;
  assign _0550_ = ~ \DCACHE.WIP_R ;
  assign _0551_ = ~ _0629_;
  assign _0552_ = ~ \DCACHE.Miss_W_R ;
  assign _0553_ = ~ _0630_;
  assign _0554_ = ~ \DCACHE.Miss_W_R ;
  assign _0555_ = ~ \DCACHE.WIP_R ;
  assign _0556_ = _0362_ | \DCACHE.wrMergeHit ;
  assign _0557_ = _0556_ | \DCACHE.CST_R_8 ;
  assign _0558_ = _0557_ | \DCACHE.CST_R_5 ;
  assign _0559_ = _0558_ | \DCACHE.CST_R_12 ;
  assign DATAOE = _0559_ | \DCACHE.CST_R_13 ;
  assign _0560_ = \DCACHE.CST_R_0  | \DCACHE.CST_R_2 ;
  assign _0561_ = _0560_ | \DCACHE.CST_R_3 ;
  assign _0562_ = _0561_ | \DCACHE.CST_R_4 ;
  assign _0563_ = _0562_ | \DCACHE.CST_R_6 ;
  assign _0564_ = _0563_ | \DCACHE.CST_R_7 ;
  assign _0565_ = _0564_ | \DCACHE.CST_R_9 ;
  assign DC_LBCOE = _0565_ | \DCACHE.CST_R_10 ;
  assign DC_CSTWBUS = \DCACHE.wrMergeHit  | _0363_;
  assign _0566_ = \DCACHE.CST_R_1  | \DCACHE.CST_R_4 ;
  assign \DCACHE.DC_USEPROCIN  = _0566_ | \DCACHE.CST_R_7 ;
  assign _0567_ = \DCACHE.CST_R_2  | \DCACHE.CST_R_6 ;
  assign _0568_ = _0567_ | \DCACHE.CST_R_3 ;
  assign _0569_ = _0568_ | \DCACHE.CST_R_10 ;
  assign _0570_ = _0368_ | _0369_;
  assign _0571_ = _0570_ | \DCACHE.CST_R_13 ;
  assign DC_VAL = _0571_ | \DCACHE.CST_R_5 ;
  assign _0572_ = _0484_ | \DCACHE.SM.Uncached_M ;
  assign _0573_ = _0572_ | DISABLEC;
  assign _0574_ = \DCACHE.CST_R_2  | \DCACHE.CST_R_6 ;
  assign _0575_ = _0574_ | \DCACHE.CST_R_3 ;
  assign _0576_ = _0575_ | \DCACHE.CST_R_7 ;
  assign _0577_ = _0385_ | _0389_;
  assign _0578_ = _0577_ | \DCACHE.CST_R_12 ;
  assign _0579_ = _0578_ | \DCACHE.CST_R_14 ;
  assign _0580_ = \DCACHE.CST_R_2  | \DCACHE.CST_R_9 ;
  assign _0581_ = _0580_ | \DCACHE.CST_R_3 ;
  assign _0582_ = _0581_ | \DCACHE.CST_R_4 ;
  assign _0583_ = _0582_ | \DCACHE.CST_R_6 ;
  assign _0584_ = _0583_ | \DCACHE.CST_R_7 ;
  assign \DCACHE.tamMiddleCycle  = _0584_ | \DCACHE.CST_R_8 ;
  assign _0585_ = _0391_ | _0394_;
  assign _0586_ = _0585_ | _0396_;
  assign _0587_ = _0586_ | \DCACHE.CST_R_12 ;
  assign _0588_ = \DCACHE.SM.Uncached_M  | DISABLEC;
  assign _0589_ = \DCACHE.RDOP_R  | \DCACHE.SM.WR_OP ;
  assign \DCACHE.DCACHE_TAG.ADDR_10  = \DCACHE.LogAddr_R_10  | DCC_TAGMASK_10;
  assign \DCACHE.DCACHE_TAG.KSEG1  = \DCACHE.SM.Uncached_M  | DISABLEC;
  assign \DCACHE.WIP_P  = _0402_ | _0404_;
  assign \DCACHE.RESET_D2_R_N  = \DCACHE.RESET_X_R_N  | TMODE;
  assign _0590_ = \DCACHE.CST_R_1  | \DCACHE.CST_R_12 ;
  assign _0591_ = _0590_ | \DCACHE.CST_R_13 ;
  assign _0592_ = _0591_ | \DCACHE.CST_R_14 ;
  assign \DCACHE.cacheReady  = _0592_ | \DCACHE.CST_R_10 ;
  assign _0593_ = _0412_ | \DCACHE.InvalPending_R ;
  assign \DCACHE.anyBusy  = \DCACHE.SM.otherBusy  | \DCACHE.MyBusy_R ;
  assign \DCACHE.WasWrite_P  = DC_DATAWE | _0416_;
  assign _0594_ = _0417_ | _0418_;
  assign _0595_ = _0594_ | _0419_;
  assign _0596_ = _0595_ | \DCACHE.IST_R_1 ;
  assign DC_TAGWE = _0596_ | \DCACHE.UCInval ;
  assign _0597_ = _0420_ | _0421_;
  assign _0598_ = _0597_ | _0422_;
  assign _0599_ = _0598_ | _0423_;
  assign _0600_ = _0599_ | \DCACHE.CST_R_4 ;
  assign _0601_ = _0600_ | \DCACHE.CST_R_5 ;
  assign _0602_ = _0601_ | \DCACHE.CST_R_10 ;
  assign _0603_ = _0602_ | \DCACHE.CST_R_11 ;
  assign _0604_ = _0603_ | \DCACHE.CST_R_15 ;
  assign _0605_ = _0604_ | \DCACHE.CST_R_13 ;
  assign _0606_ = _0605_ | \DCACHE.CST_R_12 ;
  assign _0607_ = _0606_ | \DCACHE.CST_R_14 ;
  assign DC_TAGRE = _0607_ | \DCACHE.BusyRAW_R ;
  assign DC_TAGCS = DC_TAGWE | DC_TAGRE;
  assign _0608_ = \DCACHE.IST_R_1  | \DCACHE.UCInval ;
  assign \DCACHE.dataRamWEHit  = _0424_ | _0426_;
  assign _0609_ = \DCACHE.CST_R_2  | \DCACHE.CST_R_6 ;
  assign _0610_ = _0609_ | \DCACHE.CST_R_3 ;
  assign DC_DATAWE = _0427_ | \DCACHE.dataRamWEHit ;
  assign _0611_ = NEXTRDOP | NEXTWROP;
  assign _0612_ = _0611_ | \DCACHE.RDOP_R ;
  assign _0613_ = _0612_ | \DCACHE.SM.WR_OP ;
  assign _0614_ = _0429_ | \DCACHE.CST_R_4 ;
  assign _0615_ = _0614_ | \DCACHE.CST_R_7 ;
  assign _0616_ = _0615_ | \DCACHE.CST_R_5 ;
  assign _0617_ = _0616_ | \DCACHE.CST_R_9 ;
  assign _0618_ = _0617_ | \DCACHE.CST_R_10 ;
  assign _0619_ = _0618_ | \DCACHE.CST_R_11 ;
  assign _0620_ = _0619_ | \DCACHE.CST_R_15 ;
  assign _0621_ = _0620_ | \DCACHE.CST_R_13 ;
  assign _0622_ = _0621_ | \DCACHE.CST_R_12 ;
  assign _0623_ = _0622_ | \DCACHE.CST_R_14 ;
  assign DC_DATARE = _0623_ | _0430_;
  assign DC_DATACS = DC_DATARE | DC_DATAWE;
  assign _0624_ = \DCACHE.RDOP_R  | _0431_;
  assign \DCACHE.SM.Uncached_M  = \DCACHE.Kseg1_R  | \DCACHE.Kseg2UC ;
  assign _0625_ = \DCACHE.RDOP_P  | \DCACHE.WrPartialReq_P ;
  assign _0626_ = _0625_ | _0434_;
  assign _0627_ = \DCACHE.RDOP_P  | \DCACHE.WrPartialReq_P ;
  assign \DCACHE.DC_HALT_M_P  = \DCACHE.BusyRAW_P  | _0440_;
  assign \DCACHE.DC_HALT_W_P  = \DCACHE.BusyState_P  | _0445_;
  assign _0628_ = \DCACHE.DC_HALT_M_P  | \DCACHE.DC_HALT_W_P ;
  assign _0629_ = \DCACHE.CST_R_1  | \DCACHE.CST_R_0 ;
  assign _0630_ = \DCACHE.CST_R_1  | \DCACHE.CST_R_0 ;
  assign _0631_ = _0463_ | _0464_;
  assign _0632_ = \DCACHE.CST_R_1  | \DCACHE.CST_R_0 ;
  reg [6:0] _1682_;
  always @(posedge CLK)
    _1682_ <= { _0193_, _0192_, _0191_, _0190_, _0189_, _0188_, _0187_ };
  assign { \DCACHE.TagInitCtr_R_10 , \DCACHE.TagInitCtr_R_9 , \DCACHE.TagInitCtr_R_8 , \DCACHE.TagInitCtr_R_7 , \DCACHE.TagInitCtr_R_6 , \DCACHE.TagInitCtr_R_5 , \DCACHE.TagInitCtr_R_4  } = _1682_;
  reg [16:0] _1683_;
  always @(posedge CLK)
    _1683_ <= { _0054_, _0053_, _0052_, _0051_, _0050_, _0049_, _0048_, _0062_, _0061_, _0060_, _0059_, _0058_, _0057_, _0056_, _0055_, _0047_, _0046_ };
  assign { \DCACHE.CST_R_16 , \DCACHE.CST_R_15 , \DCACHE.CST_R_14 , \DCACHE.CST_R_13 , \DCACHE.CST_R_12 , \DCACHE.CST_R_11 , \DCACHE.CST_R_10 , \DCACHE.CST_R_9 , \DCACHE.CST_R_8 , \DCACHE.CST_R_7 , \DCACHE.CST_R_6 , \DCACHE.CST_R_5 , \DCACHE.CST_R_4 , \DCACHE.CST_R_3 , \DCACHE.CST_R_2 , \DCACHE.CST_R_1 , \DCACHE.CST_R_0  } = _1683_;
  always @(posedge CLK)
    \DCACHE.miss_W_R_N  <= _0200_;
  reg [1:0] _1685_;
  always @(posedge CLK)
    _1685_ <= { _0042_, _0041_ };
  assign { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } = _1685_;
  reg [1:0] _1686_;
  always @(posedge CLK)
    _1686_ <= { _0138_, _0137_ };
  assign { \DCACHE.FirstOffset_R_3 , \DCACHE.FirstOffset_R_2  } = _1686_;
  reg [1:0] _1687_;
  always @(posedge CLK)
    _1687_ <= { _0044_, _0043_ };
  assign { \DCACHE.BurstOffset_R_3 , \DCACHE.BurstOffset_R_2  } = _1687_;
  always @(posedge CLK)
    \DCACHE.PartialHit_W_R  <= _0181_;
  reg [31:0] _1689_;
  always @(posedge CLK)
    _1689_ <= { _0098_, _0097_, _0095_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0087_, _0086_, _0084_, _0083_, _0082_, _0081_, _0080_, _0079_, _0078_, _0077_, _0076_, _0075_, _0104_, _0103_, _0102_, _0101_, _0100_, _0099_, _0096_, _0085_, _0074_, _0073_ };
  assign { \DCACHE.DataIn_W_R_31 , \DCACHE.DataIn_W_R_30 , \DCACHE.DataIn_W_R_29 , \DCACHE.DataIn_W_R_28 , \DCACHE.DataIn_W_R_27 , \DCACHE.DataIn_W_R_26 , \DCACHE.DataIn_W_R_25 , \DCACHE.DataIn_W_R_24 , \DCACHE.DataIn_W_R_23 , \DCACHE.DataIn_W_R_22 , \DCACHE.DataIn_W_R_21 , \DCACHE.DataIn_W_R_20 , \DCACHE.DataIn_W_R_19 , \DCACHE.DataIn_W_R_18 , \DCACHE.DataIn_W_R_17 , \DCACHE.DataIn_W_R_16 , \DCACHE.DataIn_W_R_15 , \DCACHE.DataIn_W_R_14 , \DCACHE.DataIn_W_R_13 , \DCACHE.DataIn_W_R_12 , \DCACHE.DataIn_W_R_11 , \DCACHE.DataIn_W_R_10 , \DCACHE.DataIn_W_R_9 , \DCACHE.DataIn_W_R_8 , \DCACHE.DataIn_W_R_7 , \DCACHE.DataIn_W_R_6 , \DCACHE.DataIn_W_R_5 , \DCACHE.DataIn_W_R_4 , \DCACHE.DataIn_W_R_3 , \DCACHE.DataIn_W_R_2 , \DCACHE.DataIn_W_R_1 , \DCACHE.DataIn_W_R_0  } = _1689_;
  reg [31:0] _1690_;
  always @(posedge CLK)
    _1690_ <= { _0026_, _0025_, _0023_, _0022_, _0021_, _0020_, _0019_, _0018_, _0017_, _0016_, _0015_, _0014_, _0012_, _0011_, _0010_, _0009_, _0008_, _0007_, _0006_, _0005_, _0004_, _0003_, _0032_, _0031_, _0030_, _0029_, _0028_, _0027_, _0024_, _0013_, _0002_, _0001_ };
  assign { \DCACHE.Addr_W_R_31 , \DCACHE.Addr_W_R_30 , \DCACHE.Addr_W_R_29 , \DCACHE.Addr_W_R_28 , \DCACHE.Addr_W_R_27 , \DCACHE.Addr_W_R_26 , \DCACHE.Addr_W_R_25 , \DCACHE.Addr_W_R_24 , \DCACHE.Addr_W_R_23 , \DCACHE.Addr_W_R_22 , \DCACHE.Addr_W_R_21 , \DCACHE.Addr_W_R_20 , \DCACHE.Addr_W_R_19 , \DCACHE.Addr_W_R_18 , \DCACHE.Addr_W_R_17 , \DCACHE.Addr_W_R_16 , \DCACHE.Addr_W_R_15 , \DCACHE.Addr_W_R_14 , \DCACHE.Addr_W_R_13 , \DCACHE.Addr_W_R_12 , \DCACHE.Addr_W_R_11 , \DCACHE.Addr_W_R_10 , \DCACHE.Addr_W_R_9 , \DCACHE.Addr_W_R_8 , \DCACHE.Addr_W_R_7 , \DCACHE.Addr_W_R_6 , \DCACHE.Addr_W_R_5 , \DCACHE.Addr_W_R_4 , \DCACHE.Addr_W_R_3 , \DCACHE.Addr_W_R_2 , \DCACHE.Addr_W_R_1 , \DCACHE.Addr_W_R_0  } = _1690_;
  reg [3:0] _1691_;
  always @(posedge CLK)
    _1691_ <= { _0040_, _0039_, _0038_, _0037_ };
  assign { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2 , \DCACHE.BE_W_R_1 , \DCACHE.BE_W_R_0  } = _1691_;
  always @(posedge CLK)
    \DCACHE.LMI_ALIGN1.SX  <= _0186_;
  always @(posedge CLK)
    \DCACHE.Miss_W_R  <= _0179_;
  always @(posedge CLK)
    \DCACHE.SM.HoldWrPartial_R  <= _0198_;
  reg [31:0] _1695_;
  always @(posedge CLK)
    _1695_ <= { _0130_, _0129_, _0127_, _0126_, _0125_, _0124_, _0123_, _0122_, _0121_, _0120_, _0119_, _0118_, _0116_, _0115_, _0114_, _0113_, _0112_, _0111_, _0110_, _0109_, _0108_, _0107_, _0136_, _0135_, _0134_, _0133_, _0132_, _0131_, _0128_, _0117_, _0106_, _0105_ };
  assign { \DCACHE.DataRd_R_31 , \DCACHE.DataRd_R_30 , \DCACHE.DataRd_R_29 , \DCACHE.DataRd_R_28 , \DCACHE.DataRd_R_27 , \DCACHE.DataRd_R_26 , \DCACHE.DataRd_R_25 , \DCACHE.DataRd_R_24 , \DCACHE.DataRd_R_23 , \DCACHE.DataRd_R_22 , \DCACHE.DataRd_R_21 , \DCACHE.DataRd_R_20 , \DCACHE.DataRd_R_19 , \DCACHE.DataRd_R_18 , \DCACHE.DataRd_R_17 , \DCACHE.DataRd_R_16 , \DCACHE.DataRd_R_15 , \DCACHE.DataRd_R_14 , \DCACHE.DataRd_R_13 , \DCACHE.DataRd_R_12 , \DCACHE.DataRd_R_11 , \DCACHE.DataRd_R_10 , \DCACHE.DataRd_R_9 , \DCACHE.DataRd_R_8 , \DCACHE.DataRd_R_7 , \DCACHE.DataRd_R_6 , \DCACHE.DataRd_R_5 , \DCACHE.DataRd_R_4 , \DCACHE.DataRd_R_3 , \DCACHE.DataRd_R_2 , \DCACHE.DataRd_R_1 , \DCACHE.DataRd_R_0  } = _1695_;
  reg [31:0] _1696_;
  always @(posedge CLK)
    _1696_ <= { _0172_, _0171_, _0169_, _0168_, _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0158_, _0157_, _0156_, _0155_, _0154_, _0153_, _0152_, _0151_, _0150_, _0149_, _0178_, _0177_, _0176_, _0175_, _0174_, _0173_, _0170_, _0159_, _0148_, _0147_ };
  assign { \DCACHE.LogAddr_R_31 , \DCACHE.LogAddr_R_30 , \DCACHE.LogAddr_R_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24 , \DCACHE.LogAddr_R_23 , \DCACHE.LogAddr_R_22 , \DCACHE.LogAddr_R_21 , \DCACHE.LogAddr_R_20 , \DCACHE.LogAddr_R_19 , \DCACHE.LogAddr_R_18 , \DCACHE.LogAddr_R_17 , \DCACHE.LogAddr_R_16 , \DCACHE.LogAddr_R_15 , \DCACHE.LogAddr_R_14 , \DCACHE.LogAddr_R_13 , \DCACHE.LogAddr_R_12 , \DCACHE.LogAddr_R_11 , \DCACHE.LogAddr_R_10 , \DCACHE.LogAddr_R_9 , \DCACHE.LogAddr_R_8 , \DCACHE.LogAddr_R_7 , \DCACHE.LogAddr_R_6 , \DCACHE.LogAddr_R_5 , \DCACHE.LogAddr_R_4 , \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2 , \DCACHE.LogAddr_R_1 , \DCACHE.LogAddr_R_0  } = _1696_;
  always @(posedge CLK)
    \DCACHE.Kseg1_R  <= _0146_;
  always @(posedge CLK)
    DC_GNTRAM_R <= _0064_;
  reg [3:0] _1699_;
  always @(posedge CLK)
    _1699_ <= { _0036_, _0035_, _0034_, _0033_ };
  assign { \DCACHE.BE_R_3 , \DCACHE.BE_R_2 , \DCACHE.BE_R_1 , \DCACHE.BE_R_0  } = _1699_;
  always @(posedge CLK)
    \DCACHE.DWORD_M_R  <= _0072_;
  always @(posedge CLK)
    \DCACHE.RDOP_R  <= _0183_;
  always @(posedge CLK)
    \DCACHE.SM.WR_OP  <= _0195_;
  always @(posedge CLK)
    \DCACHE.SX_R  <= _0185_;
  always @(posedge CLK)
    \DCACHE.Partial_R  <= _0182_;
  always @(posedge CLK)
    \DCACHE.WrPartialReq_R  <= _0197_;
  always @(posedge CLK)
    \DCACHE.WrWordReq_R  <= _0199_;
  always @(posedge CLK)
    \DCACHE.RdPartialReq_R  <= _0184_;
  always @(posedge CLK)
    \DCACHE.MyBusy_R  <= _0180_;
  reg [2:0] _1709_;
  always @(posedge CLK)
    _1709_ <= { _0070_, _0069_, _0068_ };
  assign { DC_HALT_W_R_2, DC_HALT_W_R_1, DC_HALT_W_R_0 } = _1709_;
  reg [2:0] _1710_;
  always @(posedge CLK)
    _1710_ <= { _0067_, _0066_, _0065_ };
  assign { DC_HALT_M_R_2, DC_HALT_M_R_1, DC_HALT_M_R_0 } = _1710_;
  always @(posedge CLK)
    \DCACHE.BusyRAW_R  <= _0045_;
  reg [3:0] _1712_;
  always @(posedge CLK)
    _1712_ <= { _0142_, _0141_, _0140_, _0139_ };
  assign { \DCACHE.IST_R_3 , \DCACHE.IST_R_2 , \DCACHE.IST_R_1 , \DCACHE.IST_R_0  } = _1712_;
  always @(posedge CLK)
    \DCACHE.SM.WasWrite  <= _0196_;
  always @(posedge CLK)
    \DCACHE.InvalPending_R  <= _0145_;
  always @(posedge CLK)
    \DCACHE.Inval1_R  <= _0143_;
  always @(posedge CLK)
    \DCACHE.Inval2_R  <= _0144_;
  always @(posedge CLK)
    \DCACHE.WIP_R  <= _0194_;
  always @(posedge CLK)
    DC_BAREMISS_R <= _0063_;
  always @(posedge CLK)
    DC_MISS_R <= _0071_;
  always @(posedge CLK)
    \DCACHE.RESET_X_R_N  <= RESET_D1_R_N;
  assign { _0639_, _0638_, _0637_, _0636_, _0635_, _0634_, _0633_ } = \DCACHE.IST_R_1  ? { _0357_, _0356_, _0355_, _0352_, _0341_, _0330_, _0329_ } : 7'h00;
  assign { _0193_, _0192_, _0191_, _0190_, _0189_, _0188_, _0187_ } = \DCACHE.RESET_D2_R_N  ? { _0639_, _0638_, _0637_, _0636_, _0635_, _0634_, _0633_ } : 7'h00;
  assign { _0054_, _0053_, _0052_, _0051_, _0050_, _0049_, _0048_, _0062_, _0061_, _0060_, _0059_, _0058_, _0057_, _0056_, _0055_, _0047_, _0046_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.CST_P_16 , \DCACHE.CST_P_15 , \DCACHE.CST_P_14 , \DCACHE.CST_P_13 , \DCACHE.CST_P_12 , \DCACHE.CST_P_11 , \DCACHE.CST_P_10 , \DCACHE.CST_P_9 , \DCACHE.CST_P_8 , \DCACHE.CST_P_7 , \DCACHE.CST_P_6 , \DCACHE.CST_P_5 , \DCACHE.CST_P_4 , \DCACHE.CST_P_3 , \DCACHE.CST_P_2 , \DCACHE.CST_P_1 , \DCACHE.CST_P_0  } : 17'h00001;
  assign _0200_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.DCACHE_TAG.RCMP_N  : 1'h0;
  assign { _0653_, _0651_, _0650_, _0649_, _0648_, _0647_, _0646_, _0645_, _0644_, _0643_, _0642_, _0660_, _0659_, _0658_, _0657_, _0656_, _0655_, _0654_, _0652_, _0641_, _0640_ } = \DCACHE.IST_R_1  ? 21'h000000 : { \DCACHE.DCACHE_TAG.ADDR_31 , \DCACHE.DCACHE_TAG.ADDR_30 , \DCACHE.DCACHE_TAG.ADDR_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24 , \DCACHE.LogAddr_R_23 , \DCACHE.LogAddr_R_22 , \DCACHE.LogAddr_R_21 , \DCACHE.LogAddr_R_20 , \DCACHE.LogAddr_R_19 , \DCACHE.LogAddr_R_18 , \DCACHE.LogAddr_R_17 , \DCACHE.LogAddr_R_16 , \DCACHE.LogAddr_R_15 , \DCACHE.LogAddr_R_14 , \DCACHE.LogAddr_R_13 , \DCACHE.LogAddr_R_12 , \DCACHE.LogAddr_R_11  };
  assign { _0674_, _0672_, _0671_, _0670_, _0669_, _0668_, _0667_, _0666_, _0665_, _0664_, _0663_, _0681_, _0680_, _0679_, _0678_, _0677_, _0676_, _0675_, _0673_, _0662_, _0661_ } = \DCACHE.tamMiddleCycle  ? 21'hxxxxxx : { _0653_, _0651_, _0650_, _0649_, _0648_, _0647_, _0646_, _0645_, _0644_, _0643_, _0642_, _0660_, _0659_, _0658_, _0657_, _0656_, _0655_, _0654_, _0652_, _0641_, _0640_ };
  assign { _0300_, _0299_, _0297_, _0296_, _0295_, _0294_, _0293_, _0292_, _0291_, _0290_, _0289_, _0288_, _0286_, _0285_, _0284_, _0283_, _0282_, _0281_, _0280_, _0279_, _0278_ } = \DCACHE.tamFirstCycle  ? 21'hxxxxxx : { _0674_, _0672_, _0671_, _0670_, _0669_, _0668_, _0667_, _0666_, _0665_, _0664_, _0663_, _0681_, _0680_, _0679_, _0678_, _0677_, _0676_, _0675_, _0673_, _0662_, _0661_ };
  assign { _0685_, _0684_, _0683_, _0682_ } = \DCACHE.IST_R_1  ? 4'h0 : { \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2 , \DCACHE.LogAddr_R_1 , \DCACHE.LogAddr_R_0  };
  assign { _0689_, _0688_, _0687_, _0686_ } = \DCACHE.tamMiddleCycle  ? 4'hx : { _0685_, _0684_, _0683_, _0682_ };
  assign { _0298_, _0287_, _0276_, _0275_ } = \DCACHE.tamFirstCycle  ? 4'hx : { _0689_, _0688_, _0687_, _0686_ };
  assign { _0696_, _0695_, _0694_, _0693_, _0692_, _0691_, _0690_ } = \DCACHE.IST_R_1  ? { \DCACHE.TagInitCtr_R_10 , \DCACHE.TagInitCtr_R_9 , \DCACHE.TagInitCtr_R_8 , \DCACHE.TagInitCtr_R_7 , \DCACHE.TagInitCtr_R_6 , \DCACHE.TagInitCtr_R_5 , \DCACHE.TagInitCtr_R_4  } : { \DCACHE.LogAddr_R_10 , \DCACHE.LogAddr_R_9 , \DCACHE.LogAddr_R_8 , \DCACHE.LogAddr_R_7 , \DCACHE.LogAddr_R_6 , \DCACHE.LogAddr_R_5 , \DCACHE.LogAddr_R_4  };
  assign { _0703_, _0702_, _0701_, _0700_, _0699_, _0698_, _0697_ } = \DCACHE.tamMiddleCycle  ? 7'hxx : { _0696_, _0695_, _0694_, _0693_, _0692_, _0691_, _0690_ };
  assign { _0277_, _0306_, _0305_, _0304_, _0303_, _0302_, _0301_ } = \DCACHE.tamFirstCycle  ? 7'hxx : { _0703_, _0702_, _0701_, _0700_, _0699_, _0698_, _0697_ };
  assign { _0729_, _0728_, _0726_, _0725_, _0724_, _0723_, _0722_, _0721_, _0720_, _0719_, _0718_, _0717_, _0715_, _0714_, _0713_, _0712_, _0711_, _0710_, _0709_, _0708_, _0707_, _0706_, _0735_, _0734_, _0733_, _0732_, _0731_, _0730_, _0727_, _0716_, _0705_, _0704_ } = \DCACHE.tamMiddleCycle  ? { \DCACHE.Addr_W_R_31 , \DCACHE.Addr_W_R_30 , \DCACHE.Addr_W_R_29 , \DCACHE.Addr_W_R_28 , \DCACHE.Addr_W_R_27 , \DCACHE.Addr_W_R_26 , \DCACHE.Addr_W_R_25 , \DCACHE.Addr_W_R_24 , \DCACHE.Addr_W_R_23 , \DCACHE.Addr_W_R_22 , \DCACHE.Addr_W_R_21 , \DCACHE.Addr_W_R_20 , \DCACHE.Addr_W_R_19 , \DCACHE.Addr_W_R_18 , \DCACHE.Addr_W_R_17 , \DCACHE.Addr_W_R_16 , \DCACHE.Addr_W_R_15 , \DCACHE.Addr_W_R_14 , \DCACHE.Addr_W_R_13 , \DCACHE.Addr_W_R_12 , \DCACHE.Addr_W_R_11 , \DCACHE.Addr_W_R_10 , \DCACHE.Addr_W_R_9 , \DCACHE.Addr_W_R_8 , \DCACHE.Addr_W_R_7 , \DCACHE.Addr_W_R_6 , \DCACHE.Addr_W_R_5 , \DCACHE.Addr_W_R_4 , \DCACHE.Addr_W_R_3 , \DCACHE.Addr_W_R_2 , \DCACHE.Addr_W_R_1 , \DCACHE.Addr_W_R_0  } : { _0300_, _0299_, _0297_, _0296_, _0295_, _0294_, _0293_, _0292_, _0291_, _0290_, _0289_, _0288_, _0286_, _0285_, _0284_, _0283_, _0282_, _0281_, _0280_, _0279_, _0278_, _0277_, _0306_, _0305_, _0304_, _0303_, _0302_, _0301_, _0298_, _0287_, _0276_, _0275_ };
  assign { _0249_, _0248_, _0246_, _0245_, _0244_, _0243_, _0242_, _0241_, _0240_, _0239_, _0238_, _0237_, _0235_, _0234_, _0233_, _0232_, _0231_, _0230_, _0229_, _0228_, _0227_, _0226_, _0255_, _0254_, _0253_, _0252_, _0251_, _0250_, _0247_, _0236_, _0225_, _0224_ } = \DCACHE.tamFirstCycle  ? 32'hxxxxxxxx : { _0729_, _0728_, _0726_, _0725_, _0724_, _0723_, _0722_, _0721_, _0720_, _0719_, _0718_, _0717_, _0715_, _0714_, _0713_, _0712_, _0711_, _0710_, _0709_, _0708_, _0707_, _0706_, _0735_, _0734_, _0733_, _0732_, _0731_, _0730_, _0727_, _0716_, _0705_, _0704_ };
  assign { DC_TAGWR_31, DC_TAGWR_30, DC_TAGWR_29, DC_TAGWR_28, DC_TAGWR_27, DC_TAGWR_26, DC_TAGWR_25, DC_TAGWR_24, DC_TAGWR_23, DC_TAGWR_22, DC_TAGWR_21, DC_TAGWR_20, DC_TAGWR_19, DC_TAGWR_18, DC_TAGWR_17, DC_TAGWR_16, DC_TAGWR_15, DC_TAGWR_14, DC_TAGWR_13, DC_TAGWR_12, DC_TAGWR_11 } = \DCACHE.tamFirstCycle  ? 21'hxxxxxx : { _0249_, _0248_, _0246_, _0245_, _0244_, _0243_, _0242_, _0241_, _0240_, _0239_, _0238_, _0237_, _0235_, _0234_, _0233_, _0232_, _0231_, _0230_, _0229_, _0228_, _0227_ };
  assign { DC_TAGINDEX_10, DC_TAGINDEX_9, DC_TAGINDEX_8, DC_TAGINDEX_7, DC_TAGINDEX_6, DC_TAGINDEX_5, DC_TAGINDEX_4 } = \DCACHE.tamFirstCycle  ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4 } : { _0226_, _0255_, _0254_, _0253_, _0252_, _0251_, _0250_ };
  assign _0736_ = \DCACHE.IST_R_3  ? _0509_ : 1'h0;
  assign _0737_ = \DCACHE.IST_R_2  ? 1'h1 : _0736_;
  assign _0738_ = \DCACHE.IST_R_1  ? 1'h0 : _0737_;
  assign \DCACHE.IST_P_3  = \DCACHE.IST_R_0  ? 1'h0 : _0738_;
  assign _0739_ = \DCACHE.IST_R_3  ? \DCACHE.CST_R_0  : 1'h0;
  assign _0740_ = \DCACHE.IST_R_2  ? 1'h0 : _0739_;
  assign _0741_ = \DCACHE.IST_R_1  ? _0508_ : _0740_;
  assign \DCACHE.IST_P_1  = \DCACHE.IST_R_0  ? 1'h1 : _0741_;
  assign _0742_ = \DCACHE.IST_R_1  ? \DCACHE.InitCtrEqOnes  : 1'h0;
  assign \DCACHE.IST_P_2  = \DCACHE.IST_R_0  ? 1'h0 : _0742_;
  assign { _0749_, _0748_, _0747_, _0746_, _0745_, _0744_, _0743_ } = _0576_ ? { \DCACHE.Addr_W_R_10 , \DCACHE.Addr_W_R_9 , \DCACHE.Addr_W_R_8 , \DCACHE.Addr_W_R_7 , \DCACHE.Addr_W_R_6 , \DCACHE.Addr_W_R_5 , \DCACHE.Addr_W_R_4  } : { \DCACHE.LogAddr_R_10 , \DCACHE.LogAddr_R_9 , \DCACHE.LogAddr_R_8 , \DCACHE.LogAddr_R_7 , \DCACHE.LogAddr_R_6 , \DCACHE.LogAddr_R_5 , \DCACHE.LogAddr_R_4  };
  assign { _0756_, _0755_, _0754_, _0753_, _0752_, _0751_, _0750_ } = _0472_ ? 7'hxx : { _0749_, _0748_, _0747_, _0746_, _0745_, _0744_, _0743_ };
  assign { _0266_, _0265_, _0264_, _0263_, _0262_, _0261_, _0260_ } = _0383_ ? 7'hxx : { _0756_, _0755_, _0754_, _0753_, _0752_, _0751_, _0750_ };
  assign { _0758_, _0757_ } = _0576_ ? { \DCACHE.BurstOffset_R_3 , \DCACHE.BurstOffset_R_2  } : { \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2  };
  assign { _0760_, _0759_ } = _0472_ ? 2'hx : { _0758_, _0757_ };
  assign { _0259_, _0258_ } = _0383_ ? 2'hx : { _0760_, _0759_ };
  assign { _0769_, _0768_, _0767_, _0766_, _0765_, _0764_, _0763_, _0762_, _0761_ } = _0472_ ? { \DCACHE.Addr_W_R_10 , \DCACHE.Addr_W_R_9 , \DCACHE.Addr_W_R_8 , \DCACHE.Addr_W_R_7 , \DCACHE.Addr_W_R_6 , \DCACHE.Addr_W_R_5 , \DCACHE.Addr_W_R_4 , \DCACHE.Addr_W_R_3 , \DCACHE.Addr_W_R_2  } : { _0266_, _0265_, _0264_, _0263_, _0262_, _0261_, _0260_, _0259_, _0258_ };
  assign { _0223_, _0222_, _0221_, _0220_, _0219_, _0218_, _0217_, _0216_, _0215_ } = _0383_ ? 9'hxxx : { _0769_, _0768_, _0767_, _0766_, _0765_, _0764_, _0763_, _0762_, _0761_ };
  assign { DC_DATAINDEX_10, DC_DATAINDEX_9, DC_DATAINDEX_8, DC_DATAINDEX_7, DC_DATAINDEX_6, DC_DATAINDEX_5, DC_DATAINDEX_4, DC_DATAINDEX_3, DC_DATAINDEX_2 } = _0383_ ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { _0223_, _0222_, _0221_, _0220_, _0219_, _0218_, _0217_, _0216_, _0215_ };
  assign { DC_DATAWR_7, DC_DATAWR_6, DC_DATAWR_5, DC_DATAWR_4, DC_DATAWR_3, DC_DATAWR_2, DC_DATAWR_1, DC_DATAWR_0 } = _0381_ ? { \DCACHE.DataIn_W_R_7 , \DCACHE.DataIn_W_R_6 , \DCACHE.DataIn_W_R_5 , \DCACHE.DataIn_W_R_4 , \DCACHE.DataIn_W_R_3 , \DCACHE.DataIn_W_R_2 , \DCACHE.DataIn_W_R_1 , \DCACHE.DataIn_W_R_0  } : { _0324_, _0323_, _0322_, _0321_, _0320_, _0319_, _0318_, _0317_ };
  assign { _0324_, _0323_, _0322_, _0321_, _0320_, _0319_, _0318_, _0317_ } = _0379_ ? { DCR_DATARD_7, DCR_DATARD_6, DCR_DATARD_5, DCR_DATARD_4, DCR_DATARD_3, DCR_DATARD_2, DCR_DATARD_1, DCR_DATARD_0 } : { DATAIN_7, DATAIN_6, DATAIN_5, DATAIN_4, DATAIN_3, DATAIN_2, DATAIN_1, DATAIN_0 };
  assign { DC_DATAWR_15, DC_DATAWR_14, DC_DATAWR_13, DC_DATAWR_12, DC_DATAWR_11, DC_DATAWR_10, DC_DATAWR_9, DC_DATAWR_8 } = _0378_ ? { \DCACHE.DataIn_W_R_15 , \DCACHE.DataIn_W_R_14 , \DCACHE.DataIn_W_R_13 , \DCACHE.DataIn_W_R_12 , \DCACHE.DataIn_W_R_11 , \DCACHE.DataIn_W_R_10 , \DCACHE.DataIn_W_R_9 , \DCACHE.DataIn_W_R_8  } : { _0316_, _0315_, _0314_, _0313_, _0312_, _0311_, _0310_, _0309_ };
  assign { _0316_, _0315_, _0314_, _0313_, _0312_, _0311_, _0310_, _0309_ } = _0376_ ? { DCR_DATARD_15, DCR_DATARD_14, DCR_DATARD_13, DCR_DATARD_12, DCR_DATARD_11, DCR_DATARD_10, DCR_DATARD_9, DCR_DATARD_8 } : { DATAIN_15, DATAIN_14, DATAIN_13, DATAIN_12, DATAIN_11, DATAIN_10, DATAIN_9, DATAIN_8 };
  assign { DC_DATAWR_23, DC_DATAWR_22, DC_DATAWR_21, DC_DATAWR_20, DC_DATAWR_19, DC_DATAWR_18, DC_DATAWR_17, DC_DATAWR_16 } = _0375_ ? { \DCACHE.DataIn_W_R_23 , \DCACHE.DataIn_W_R_22 , \DCACHE.DataIn_W_R_21 , \DCACHE.DataIn_W_R_20 , \DCACHE.DataIn_W_R_19 , \DCACHE.DataIn_W_R_18 , \DCACHE.DataIn_W_R_17 , \DCACHE.DataIn_W_R_16  } : { _0274_, _0273_, _0272_, _0271_, _0270_, _0269_, _0268_, _0267_ };
  assign { _0274_, _0273_, _0272_, _0271_, _0270_, _0269_, _0268_, _0267_ } = _0373_ ? { DCR_DATARD_23, DCR_DATARD_22, DCR_DATARD_21, DCR_DATARD_20, DCR_DATARD_19, DCR_DATARD_18, DCR_DATARD_17, DCR_DATARD_16 } : { DATAIN_23, DATAIN_22, DATAIN_21, DATAIN_20, DATAIN_19, DATAIN_18, DATAIN_17, DATAIN_16 };
  assign { DC_DATAWR_31, DC_DATAWR_30, DC_DATAWR_29, DC_DATAWR_28, DC_DATAWR_27, DC_DATAWR_26, DC_DATAWR_25, DC_DATAWR_24 } = _0372_ ? { \DCACHE.DataIn_W_R_31 , \DCACHE.DataIn_W_R_30 , \DCACHE.DataIn_W_R_29 , \DCACHE.DataIn_W_R_28 , \DCACHE.DataIn_W_R_27 , \DCACHE.DataIn_W_R_26 , \DCACHE.DataIn_W_R_25 , \DCACHE.DataIn_W_R_24  } : { _0208_, _0207_, _0206_, _0205_, _0204_, _0203_, _0202_, _0201_ };
  assign { _0208_, _0207_, _0206_, _0205_, _0204_, _0203_, _0202_, _0201_ } = _0370_ ? { DCR_DATARD_31, DCR_DATARD_30, DCR_DATARD_29, DCR_DATARD_28, DCR_DATARD_27, DCR_DATARD_26, DCR_DATARD_25, DCR_DATARD_24 } : { DATAIN_31, DATAIN_30, DATAIN_29, DATAIN_28, DATAIN_27, DATAIN_26, DATAIN_25, DATAIN_24 };
  assign { _0044_, _0043_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.BurstOffset_P_3 , \DCACHE.BurstOffset_P_2  } : 2'h0;
  assign { _0138_, _0137_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.FirstOffset_P_3 , \DCACHE.FirstOffset_P_2  } : 2'h0;
  assign { _0042_, _0041_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.BurstCounter_P_3 , \DCACHE.BurstCounter_P_2  } : 2'h0;
  assign { _0771_, _0770_ } = MEMSEQUENTIAL ? { _0328_, _0327_ } : { _0886_, _0885_ };
  assign { _0773_, _0772_ } = _0366_ ? { _0771_, _0770_ } : 2'hx;
  assign { _0308_, _0307_ } = _0468_ ? 2'hx : { _0773_, _0772_ };
  assign { _0775_, _0774_ } = _0366_ ? { _0308_, _0307_ } : { \DCACHE.BurstOffset_R_3 , \DCACHE.BurstOffset_R_2  };
  assign { _0257_, _0256_ } = _0468_ ? 2'hx : { _0775_, _0774_ };
  assign { _0777_, _0776_ } = _0366_ ? { _0326_, _0325_ } : { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  };
  assign { _0210_, _0209_ } = _0468_ ? 2'hx : { _0777_, _0776_ };
  assign { _0779_, _0778_ } = MEMZEROFIRST ? 2'h0 : { \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2  };
  assign { _0212_, _0211_ } = _0468_ ? { _0779_, _0778_ } : 2'hx;
  assign { _0781_, _0780_ } = MEMZEROFIRST ? 2'h0 : { \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2  };
  assign { _0214_, _0213_ } = _0468_ ? { _0781_, _0780_ } : 2'hx;
  assign { \DCACHE.BurstOffset_P_3 , \DCACHE.BurstOffset_P_2  } = _0468_ ? { _0212_, _0211_ } : { _0257_, _0256_ };
  assign { \DCACHE.FirstOffset_P_3 , \DCACHE.FirstOffset_P_2  } = _0468_ ? { _0214_, _0213_ } : { \DCACHE.FirstOffset_R_3 , \DCACHE.FirstOffset_R_2  };
  assign { \DCACHE.BurstCounter_P_3 , \DCACHE.BurstCounter_P_2  } = _0468_ ? 2'h0 : { _0210_, _0209_ };
  assign _0181_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.WrPartialHit_W_P  : 1'h0;
  assign \DCACHE.WrPartialHit_W_P  = \DCACHE.DCACHE_TAG.CMP  ? _0461_ : _0631_;
  assign { _0807_, _0806_, _0804_, _0803_, _0802_, _0801_, _0800_, _0799_, _0798_, _0797_, _0796_, _0795_, _0793_, _0792_, _0791_, _0790_, _0789_, _0788_, _0787_, _0786_, _0785_, _0784_, _0813_, _0812_, _0811_, _0810_, _0809_, _0808_, _0805_, _0794_, _0783_, _0782_ } = _0474_ ? { DATAIN_31, DATAIN_30, DATAIN_29, DATAIN_28, DATAIN_27, DATAIN_26, DATAIN_25, DATAIN_24, DATAIN_23, DATAIN_22, DATAIN_21, DATAIN_20, DATAIN_19, DATAIN_18, DATAIN_17, DATAIN_16, DATAIN_15, DATAIN_14, DATAIN_13, DATAIN_12, DATAIN_11, DATAIN_10, DATAIN_9, DATAIN_8, DATAIN_7, DATAIN_6, DATAIN_5, DATAIN_4, DATAIN_3, DATAIN_2, DATAIN_1, DATAIN_0 } : { \DCACHE.DataIn_W_R_31 , \DCACHE.DataIn_W_R_30 , \DCACHE.DataIn_W_R_29 , \DCACHE.DataIn_W_R_28 , \DCACHE.DataIn_W_R_27 , \DCACHE.DataIn_W_R_26 , \DCACHE.DataIn_W_R_25 , \DCACHE.DataIn_W_R_24 , \DCACHE.DataIn_W_R_23 , \DCACHE.DataIn_W_R_22 , \DCACHE.DataIn_W_R_21 , \DCACHE.DataIn_W_R_20 , \DCACHE.DataIn_W_R_19 , \DCACHE.DataIn_W_R_18 , \DCACHE.DataIn_W_R_17 , \DCACHE.DataIn_W_R_16 , \DCACHE.DataIn_W_R_15 , \DCACHE.DataIn_W_R_14 , \DCACHE.DataIn_W_R_13 , \DCACHE.DataIn_W_R_12 , \DCACHE.DataIn_W_R_11 , \DCACHE.DataIn_W_R_10 , \DCACHE.DataIn_W_R_9 , \DCACHE.DataIn_W_R_8 , \DCACHE.DataIn_W_R_7 , \DCACHE.DataIn_W_R_6 , \DCACHE.DataIn_W_R_5 , \DCACHE.DataIn_W_R_4 , \DCACHE.DataIn_W_R_3 , \DCACHE.DataIn_W_R_2 , \DCACHE.DataIn_W_R_1 , \DCACHE.DataIn_W_R_0  };
  assign { _0098_, _0097_, _0095_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0087_, _0086_, _0084_, _0083_, _0082_, _0081_, _0080_, _0079_, _0078_, _0077_, _0076_, _0075_, _0104_, _0103_, _0102_, _0101_, _0100_, _0099_, _0096_, _0085_, _0074_, _0073_ } = \DCACHE.RESET_D2_R_N  ? { _0807_, _0806_, _0804_, _0803_, _0802_, _0801_, _0800_, _0799_, _0798_, _0797_, _0796_, _0795_, _0793_, _0792_, _0791_, _0790_, _0789_, _0788_, _0787_, _0786_, _0785_, _0784_, _0813_, _0812_, _0811_, _0810_, _0809_, _0808_, _0805_, _0794_, _0783_, _0782_ } : 32'd0;
  assign _0814_ = _0473_ ? \DCACHE.DCACHE_TAG.wrPartial  : \DCACHE.SM.HoldWrPartial_R ;
  assign _0198_ = \DCACHE.RESET_D2_R_N  ? _0814_ : 1'h0;
  assign _0815_ = _0473_ ? \DCACHE.DCACHE_TAG.CMP  : \DCACHE.Miss_W_R ;
  assign _0179_ = \DCACHE.RESET_D2_R_N  ? _0815_ : 1'h0;
  assign _0816_ = _0473_ ? \DCACHE.SX_R  : \DCACHE.LMI_ALIGN1.SX ;
  assign _0186_ = \DCACHE.RESET_D2_R_N  ? _0816_ : 1'h0;
  assign { _0820_, _0819_, _0818_, _0817_ } = _0473_ ? { \DCACHE.BE_R_3 , \DCACHE.BE_R_2 , \DCACHE.BE_R_1 , \DCACHE.BE_R_0  } : { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2 , \DCACHE.BE_W_R_1 , \DCACHE.BE_W_R_0  };
  assign { _0040_, _0039_, _0038_, _0037_ } = \DCACHE.RESET_D2_R_N  ? { _0820_, _0819_, _0818_, _0817_ } : 4'hf;
  assign { _0846_, _0845_, _0843_, _0842_, _0841_, _0840_, _0839_, _0838_, _0837_, _0836_, _0835_, _0834_, _0832_, _0831_, _0830_, _0829_, _0828_, _0827_, _0826_, _0825_, _0824_, _0823_, _0852_, _0851_, _0850_, _0849_, _0848_, _0847_, _0844_, _0833_, _0822_, _0821_ } = _0473_ ? { \DCACHE.DCACHE_TAG.ADDR_31 , \DCACHE.DCACHE_TAG.ADDR_30 , \DCACHE.DCACHE_TAG.ADDR_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24 , \DCACHE.LogAddr_R_23 , \DCACHE.LogAddr_R_22 , \DCACHE.LogAddr_R_21 , \DCACHE.LogAddr_R_20 , \DCACHE.LogAddr_R_19 , \DCACHE.LogAddr_R_18 , \DCACHE.LogAddr_R_17 , \DCACHE.LogAddr_R_16 , \DCACHE.LogAddr_R_15 , \DCACHE.LogAddr_R_14 , \DCACHE.LogAddr_R_13 , \DCACHE.LogAddr_R_12 , \DCACHE.LogAddr_R_11 , \DCACHE.LogAddr_R_10 , \DCACHE.LogAddr_R_9 , \DCACHE.LogAddr_R_8 , \DCACHE.LogAddr_R_7 , \DCACHE.LogAddr_R_6 , \DCACHE.LogAddr_R_5 , \DCACHE.LogAddr_R_4 , \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2 , \DCACHE.LogAddr_R_1 , \DCACHE.LogAddr_R_0  } : { \DCACHE.Addr_W_R_31 , \DCACHE.Addr_W_R_30 , \DCACHE.Addr_W_R_29 , \DCACHE.Addr_W_R_28 , \DCACHE.Addr_W_R_27 , \DCACHE.Addr_W_R_26 , \DCACHE.Addr_W_R_25 , \DCACHE.Addr_W_R_24 , \DCACHE.Addr_W_R_23 , \DCACHE.Addr_W_R_22 , \DCACHE.Addr_W_R_21 , \DCACHE.Addr_W_R_20 , \DCACHE.Addr_W_R_19 , \DCACHE.Addr_W_R_18 , \DCACHE.Addr_W_R_17 , \DCACHE.Addr_W_R_16 , \DCACHE.Addr_W_R_15 , \DCACHE.Addr_W_R_14 , \DCACHE.Addr_W_R_13 , \DCACHE.Addr_W_R_12 , \DCACHE.Addr_W_R_11 , \DCACHE.Addr_W_R_10 , \DCACHE.Addr_W_R_9 , \DCACHE.Addr_W_R_8 , \DCACHE.Addr_W_R_7 , \DCACHE.Addr_W_R_6 , \DCACHE.Addr_W_R_5 , \DCACHE.Addr_W_R_4 , \DCACHE.Addr_W_R_3 , \DCACHE.Addr_W_R_2 , \DCACHE.Addr_W_R_1 , \DCACHE.Addr_W_R_0  };
  assign { _0026_, _0025_, _0023_, _0022_, _0021_, _0020_, _0019_, _0018_, _0017_, _0016_, _0015_, _0014_, _0012_, _0011_, _0010_, _0009_, _0008_, _0007_, _0006_, _0005_, _0004_, _0003_, _0032_, _0031_, _0030_, _0029_, _0028_, _0027_, _0024_, _0013_, _0002_, _0001_ } = \DCACHE.RESET_D2_R_N  ? { _0846_, _0845_, _0843_, _0842_, _0841_, _0840_, _0839_, _0838_, _0837_, _0836_, _0835_, _0834_, _0832_, _0831_, _0830_, _0829_, _0828_, _0827_, _0826_, _0825_, _0824_, _0823_, _0852_, _0851_, _0850_, _0849_, _0848_, _0847_, _0844_, _0833_, _0822_, _0821_ } : 32'd0;
  assign { _0130_, _0129_, _0127_, _0126_, _0125_, _0124_, _0123_, _0122_, _0121_, _0120_, _0119_, _0118_, _0116_, _0115_, _0114_, _0113_, _0112_, _0111_, _0110_, _0109_, _0108_, _0107_, _0136_, _0135_, _0134_, _0133_, _0132_, _0131_, _0128_, _0117_, _0106_, _0105_ } = \DCACHE.RESET_D2_R_N  ? { _0878_, _0877_, _0875_, _0874_, _0873_, _0872_, _0871_, _0870_, _0869_, _0868_, _0867_, _0866_, _0864_, _0863_, _0862_, _0861_, _0860_, _0859_, _0858_, _0857_, _0856_, _0855_, _0884_, _0883_, _0882_, _0881_, _0880_, _0879_, _0876_, _0865_, _0854_, _0853_ } : 32'd0;
  assign _0064_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.DC_GNTRAM_P  : 1'h0;
  assign _0184_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.RdPartialReq_P  : 1'h0;
  assign _0197_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.WrPartialReq_P  : 1'h0;
  assign _0199_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.WrWordReq_P  : 1'h0;
  assign _0146_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.Kseg1_P  : 1'h0;
  assign _0182_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.Partial_P  : 1'h0;
  assign _0185_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.SX_P  : 1'h0;
  assign _0195_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.WROP_P  : 1'h0;
  assign _0183_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.RDOP_P  : 1'h0;
  assign _0072_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.DWORD_M_P  : 1'h0;
  assign { _0036_, _0035_, _0034_, _0033_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.BE_P_3 , \DCACHE.BE_P_2 , \DCACHE.BE_P_1 , \DCACHE.BE_P_0  } : 4'hf;
  assign { _0172_, _0171_, _0169_, _0168_, _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0158_, _0157_, _0156_, _0155_, _0154_, _0153_, _0152_, _0151_, _0150_, _0149_, _0178_, _0177_, _0176_, _0175_, _0174_, _0173_, _0170_, _0159_, _0148_, _0147_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.LogAddr_P_31 , \DCACHE.LogAddr_P_30 , \DCACHE.LogAddr_P_29 , \DCACHE.LogAddr_P_28 , \DCACHE.LogAddr_P_27 , \DCACHE.LogAddr_P_26 , \DCACHE.LogAddr_P_25 , \DCACHE.LogAddr_P_24 , \DCACHE.LogAddr_P_23 , \DCACHE.LogAddr_P_22 , \DCACHE.LogAddr_P_21 , \DCACHE.LogAddr_P_20 , \DCACHE.LogAddr_P_19 , \DCACHE.LogAddr_P_18 , \DCACHE.LogAddr_P_17 , \DCACHE.LogAddr_P_16 , \DCACHE.LogAddr_P_15 , \DCACHE.LogAddr_P_14 , \DCACHE.LogAddr_P_13 , \DCACHE.LogAddr_P_12 , \DCACHE.LogAddr_P_11 , \DCACHE.LogAddr_P_10 , \DCACHE.LogAddr_P_9 , \DCACHE.LogAddr_P_8 , \DCACHE.LogAddr_P_7 , \DCACHE.LogAddr_P_6 , \DCACHE.LogAddr_P_5 , \DCACHE.LogAddr_P_4 , \DCACHE.LogAddr_P_3 , \DCACHE.LogAddr_P_2 , \DCACHE.LogAddr_P_1 , \DCACHE.LogAddr_P_0  } : 32'd0;
  assign \DCACHE.RdPartialReq_P  = \DCACHE.anyBusy  ? _0449_ : _0459_;
  assign \DCACHE.WrPartialReq_P  = \DCACHE.anyBusy  ? _0448_ : _0457_;
  assign \DCACHE.WrWordReq_P  = \DCACHE.anyBusy  ? \DCACHE.WrWordReq_R  : _0455_;
  assign \DCACHE.Kseg1_P  = \DCACHE.anyBusy  ? \DCACHE.Kseg1_R  : _0453_;
  assign \DCACHE.Partial_P  = \DCACHE.anyBusy  ? \DCACHE.Partial_R  : _0542_;
  assign \DCACHE.SX_P  = \DCACHE.anyBusy  ? \DCACHE.SX_R  : NEXTSX;
  assign \DCACHE.WROP_P  = \DCACHE.anyBusy  ? _0447_ : _0451_;
  assign \DCACHE.RDOP_P  = \DCACHE.anyBusy  ? _0446_ : _0450_;
  assign \DCACHE.DWORD_M_P  = \DCACHE.anyBusy  ? \DCACHE.DWORD_M_R  : DWORD_E;
  assign { \DCACHE.BE_P_3 , \DCACHE.BE_P_2 , \DCACHE.BE_P_1 , \DCACHE.BE_P_0  } = \DCACHE.anyBusy  ? { \DCACHE.BE_R_3 , \DCACHE.BE_R_2 , \DCACHE.BE_R_1 , \DCACHE.BE_R_0  } : { NEXTBE_3, NEXTBE_2, NEXTBE_1, NEXTBE_0 };
  assign { \DCACHE.LogAddr_P_31 , \DCACHE.LogAddr_P_30 , \DCACHE.LogAddr_P_29 , \DCACHE.LogAddr_P_28 , \DCACHE.LogAddr_P_27 , \DCACHE.LogAddr_P_26 , \DCACHE.LogAddr_P_25 , \DCACHE.LogAddr_P_24 , \DCACHE.LogAddr_P_23 , \DCACHE.LogAddr_P_22 , \DCACHE.LogAddr_P_21 , \DCACHE.LogAddr_P_20 , \DCACHE.LogAddr_P_19 , \DCACHE.LogAddr_P_18 , \DCACHE.LogAddr_P_17 , \DCACHE.LogAddr_P_16 , \DCACHE.LogAddr_P_15 , \DCACHE.LogAddr_P_14 , \DCACHE.LogAddr_P_13 , \DCACHE.LogAddr_P_12 , \DCACHE.LogAddr_P_11 , \DCACHE.LogAddr_P_10 , \DCACHE.LogAddr_P_9 , \DCACHE.LogAddr_P_8 , \DCACHE.LogAddr_P_7 , \DCACHE.LogAddr_P_6 , \DCACHE.LogAddr_P_5 , \DCACHE.LogAddr_P_4 , \DCACHE.LogAddr_P_3 , \DCACHE.LogAddr_P_2 , \DCACHE.LogAddr_P_1 , \DCACHE.LogAddr_P_0  } = \DCACHE.anyBusy  ? { \DCACHE.LogAddr_R_31 , \DCACHE.LogAddr_R_30 , \DCACHE.LogAddr_R_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24 , \DCACHE.LogAddr_R_23 , \DCACHE.LogAddr_R_22 , \DCACHE.LogAddr_R_21 , \DCACHE.LogAddr_R_20 , \DCACHE.LogAddr_R_19 , \DCACHE.LogAddr_R_18 , \DCACHE.LogAddr_R_17 , \DCACHE.LogAddr_R_16 , \DCACHE.LogAddr_R_15 , \DCACHE.LogAddr_R_14 , \DCACHE.LogAddr_R_13 , \DCACHE.LogAddr_R_12 , \DCACHE.LogAddr_R_11 , \DCACHE.LogAddr_R_10 , \DCACHE.LogAddr_R_9 , \DCACHE.LogAddr_R_8 , \DCACHE.LogAddr_R_7 , \DCACHE.LogAddr_R_6 , \DCACHE.LogAddr_R_5 , \DCACHE.LogAddr_R_4 , \DCACHE.LogAddr_R_3 , \DCACHE.LogAddr_R_2 , \DCACHE.LogAddr_R_1 , \DCACHE.LogAddr_R_0  } : { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 };
  assign _0045_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.BusyRAW_P  : 1'h0;
  assign { _0070_, _0069_, _0068_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.DC_HALT_W_P , \DCACHE.DC_HALT_W_P , \DCACHE.DC_HALT_W_P  } : 3'h0;
  assign { _0067_, _0066_, _0065_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.DC_HALT_M_P , \DCACHE.DC_HALT_M_P , \DCACHE.DC_HALT_M_P  } : 3'h0;
  assign _0180_ = \DCACHE.RESET_D2_R_N  ? _0628_ : 1'h0;
  assign \DCACHE.BusyRAW_P  = _0433_ ? _0436_ : _0438_;
  assign { _0142_, _0141_, _0140_, _0139_ } = \DCACHE.RESET_D2_R_N  ? { \DCACHE.IST_P_3 , \DCACHE.IST_P_2 , \DCACHE.IST_P_1 , 1'h0 } : 4'h1;
  assign _0196_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.WasWrite_P  : 1'h0;
  assign _0145_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.InvalPending_P  : 1'h0;
  assign _0144_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.Inval1_R  : 1'h0;
  assign _0143_ = \DCACHE.RESET_D2_R_N  ? INVALIDATE : 1'h0;
  assign _0194_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.WIP_P  : 1'h0;
  assign _0063_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.DCACHE_TAG.CMP  : 1'h0;
  assign _0071_ = \DCACHE.RESET_D2_R_N  ? DC_MISS_P : 1'h0;
  assign \DCACHE.SM.otherBusy  = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, 2'h0, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign \DCACHE.SM.anyAck  = | { LACK_1, LACK_0 };
  assign { \DCACHE.dataRdMergeAlign_31 , \DCACHE.dataRdMergeAlign_30 , \DCACHE.dataRdMergeAlign_29 , \DCACHE.dataRdMergeAlign_28 , \DCACHE.dataRdMergeAlign_27 , \DCACHE.dataRdMergeAlign_26 , \DCACHE.dataRdMergeAlign_25 , \DCACHE.dataRdMergeAlign_24 , \DCACHE.dataRdMergeAlign_23 , \DCACHE.dataRdMergeAlign_22 , \DCACHE.dataRdMergeAlign_21 , \DCACHE.dataRdMergeAlign_20 , \DCACHE.dataRdMergeAlign_19 , \DCACHE.dataRdMergeAlign_18 , \DCACHE.dataRdMergeAlign_17 , \DCACHE.dataRdMergeAlign_16 , \DCACHE.dataRdMergeAlign_15 , \DCACHE.dataRdMergeAlign_14 , \DCACHE.dataRdMergeAlign_13 , \DCACHE.dataRdMergeAlign_12 , \DCACHE.dataRdMergeAlign_11 , \DCACHE.dataRdMergeAlign_10 , \DCACHE.dataRdMergeAlign_9 , \DCACHE.dataRdMergeAlign_8 , \DCACHE.dataRdMergeAlign_7 , \DCACHE.dataRdMergeAlign_6 , \DCACHE.dataRdMergeAlign_5 , \DCACHE.dataRdMergeAlign_4 , \DCACHE.dataRdMergeAlign_3 , \DCACHE.dataRdMergeAlign_2 , \DCACHE.dataRdMergeAlign_1 , \DCACHE.dataRdMergeAlign_0  } = \DCACHE.wrMergeHit  ? { \DCACHE.DataRd_R_31 , \DCACHE.DataRd_R_30 , \DCACHE.DataRd_R_29 , \DCACHE.DataRd_R_28 , \DCACHE.DataRd_R_27 , \DCACHE.DataRd_R_26 , \DCACHE.DataRd_R_25 , \DCACHE.DataRd_R_24 , \DCACHE.DataRd_R_23 , \DCACHE.DataRd_R_22 , \DCACHE.DataRd_R_21 , \DCACHE.DataRd_R_20 , \DCACHE.DataRd_R_19 , \DCACHE.DataRd_R_18 , \DCACHE.DataRd_R_17 , \DCACHE.DataRd_R_16 , \DCACHE.DataRd_R_15 , \DCACHE.DataRd_R_14 , \DCACHE.DataRd_R_13 , \DCACHE.DataRd_R_12 , \DCACHE.DataRd_R_11 , \DCACHE.DataRd_R_10 , \DCACHE.DataRd_R_9 , \DCACHE.DataRd_R_8 , \DCACHE.DataRd_R_7 , \DCACHE.DataRd_R_6 , \DCACHE.DataRd_R_5 , \DCACHE.DataRd_R_4 , \DCACHE.DataRd_R_3 , \DCACHE.DataRd_R_2 , \DCACHE.DataRd_R_1 , \DCACHE.DataRd_R_0  } : { \DCACHE.LMI_ALIGN1.DA3_7 , \DCACHE.LMI_ALIGN1.DA3_6 , \DCACHE.LMI_ALIGN1.DA3_5 , \DCACHE.LMI_ALIGN1.DA3_4 , \DCACHE.LMI_ALIGN1.DA3_3 , \DCACHE.LMI_ALIGN1.DA3_2 , \DCACHE.LMI_ALIGN1.DA3_1 , \DCACHE.LMI_ALIGN1.DA3_0 , \DCACHE.LMI_ALIGN1.DA2_7 , \DCACHE.LMI_ALIGN1.DA2_6 , \DCACHE.LMI_ALIGN1.DA2_5 , \DCACHE.LMI_ALIGN1.DA2_4 , \DCACHE.LMI_ALIGN1.DA2_3 , \DCACHE.LMI_ALIGN1.DA2_2 , \DCACHE.LMI_ALIGN1.DA2_1 , \DCACHE.LMI_ALIGN1.DA2_0 , \DCACHE.LMI_ALIGN1.DB1_7 , \DCACHE.LMI_ALIGN1.DB1_6 , \DCACHE.LMI_ALIGN1.DB1_5 , \DCACHE.LMI_ALIGN1.DB1_4 , \DCACHE.LMI_ALIGN1.DB1_3 , \DCACHE.LMI_ALIGN1.DB1_2 , \DCACHE.LMI_ALIGN1.DB1_1 , \DCACHE.LMI_ALIGN1.DB1_0 , \DCACHE.LMI_ALIGN1.DB0_7 , \DCACHE.LMI_ALIGN1.DB0_6 , \DCACHE.LMI_ALIGN1.DB0_5 , \DCACHE.LMI_ALIGN1.DB0_4 , \DCACHE.LMI_ALIGN1.DB0_3 , \DCACHE.LMI_ALIGN1.DB0_2 , \DCACHE.LMI_ALIGN1.DB0_1 , \DCACHE.LMI_ALIGN1.DB0_0  };
  assign { DATAOUT_31, DATAOUT_30, DATAOUT_29, DATAOUT_28, DATAOUT_27, DATAOUT_26, DATAOUT_25, DATAOUT_24, DATAOUT_23, DATAOUT_22, DATAOUT_21, DATAOUT_20, DATAOUT_19, DATAOUT_18, DATAOUT_17, DATAOUT_16, DATAOUT_15, DATAOUT_14, DATAOUT_13, DATAOUT_12, DATAOUT_11, DATAOUT_10, DATAOUT_9, DATAOUT_8, DATAOUT_7, DATAOUT_6, DATAOUT_5, DATAOUT_4, DATAOUT_3, DATAOUT_2, DATAOUT_1, DATAOUT_0 } = _0365_ ? { DCR_DATARD_31, DCR_DATARD_30, DCR_DATARD_29, DCR_DATARD_28, DCR_DATARD_27, DCR_DATARD_26, DCR_DATARD_25, DCR_DATARD_24, DCR_DATARD_23, DCR_DATARD_22, DCR_DATARD_21, DCR_DATARD_20, DCR_DATARD_19, DCR_DATARD_18, DCR_DATARD_17, DCR_DATARD_16, DCR_DATARD_15, DCR_DATARD_14, DCR_DATARD_13, DCR_DATARD_12, DCR_DATARD_11, DCR_DATARD_10, DCR_DATARD_9, DCR_DATARD_8, DCR_DATARD_7, DCR_DATARD_6, DCR_DATARD_5, DCR_DATARD_4, DCR_DATARD_3, DCR_DATARD_2, DCR_DATARD_1, DCR_DATARD_0 } : { \DCACHE.dataRdMergeAlign_31 , \DCACHE.dataRdMergeAlign_30 , \DCACHE.dataRdMergeAlign_29 , \DCACHE.dataRdMergeAlign_28 , \DCACHE.dataRdMergeAlign_27 , \DCACHE.dataRdMergeAlign_26 , \DCACHE.dataRdMergeAlign_25 , \DCACHE.dataRdMergeAlign_24 , \DCACHE.dataRdMergeAlign_23 , \DCACHE.dataRdMergeAlign_22 , \DCACHE.dataRdMergeAlign_21 , \DCACHE.dataRdMergeAlign_20 , \DCACHE.dataRdMergeAlign_19 , \DCACHE.dataRdMergeAlign_18 , \DCACHE.dataRdMergeAlign_17 , \DCACHE.dataRdMergeAlign_16 , \DCACHE.dataRdMergeAlign_15 , \DCACHE.dataRdMergeAlign_14 , \DCACHE.dataRdMergeAlign_13 , \DCACHE.dataRdMergeAlign_12 , \DCACHE.dataRdMergeAlign_11 , \DCACHE.dataRdMergeAlign_10 , \DCACHE.dataRdMergeAlign_9 , \DCACHE.dataRdMergeAlign_8 , \DCACHE.dataRdMergeAlign_7 , \DCACHE.dataRdMergeAlign_6 , \DCACHE.dataRdMergeAlign_5 , \DCACHE.dataRdMergeAlign_4 , \DCACHE.dataRdMergeAlign_3 , \DCACHE.dataRdMergeAlign_2 , \DCACHE.dataRdMergeAlign_1 , \DCACHE.dataRdMergeAlign_0  };
  assign { _0878_, _0877_, _0875_, _0874_, _0873_, _0872_, _0871_, _0870_, _0869_, _0868_, _0867_, _0866_, _0864_, _0863_, _0862_, _0861_, _0860_, _0859_, _0858_, _0857_, _0856_, _0855_, _0884_, _0883_, _0882_, _0881_, _0880_, _0879_, _0876_, _0865_, _0854_, _0853_ } = \DCACHE.wrMerge  ? { DC_DATAWR_31, DC_DATAWR_30, DC_DATAWR_29, DC_DATAWR_28, DC_DATAWR_27, DC_DATAWR_26, DC_DATAWR_25, DC_DATAWR_24, DC_DATAWR_23, DC_DATAWR_22, DC_DATAWR_21, DC_DATAWR_20, DC_DATAWR_19, DC_DATAWR_18, DC_DATAWR_17, DC_DATAWR_16, DC_DATAWR_15, DC_DATAWR_14, DC_DATAWR_13, DC_DATAWR_12, DC_DATAWR_11, DC_DATAWR_10, DC_DATAWR_9, DC_DATAWR_8, DC_DATAWR_7, DC_DATAWR_6, DC_DATAWR_5, DC_DATAWR_4, DC_DATAWR_3, DC_DATAWR_2, DC_DATAWR_1, DC_DATAWR_0 } : { DCR_DATARD_31, DCR_DATARD_30, DCR_DATARD_29, DCR_DATARD_28, DCR_DATARD_27, DCR_DATARD_26, DCR_DATARD_25, DCR_DATARD_24, DCR_DATARD_23, DCR_DATARD_22, DCR_DATARD_21, DCR_DATARD_20, DCR_DATARD_19, DCR_DATARD_18, DCR_DATARD_17, DCR_DATARD_16, DCR_DATARD_15, DCR_DATARD_14, DCR_DATARD_13, DCR_DATARD_12, DCR_DATARD_11, DCR_DATARD_10, DCR_DATARD_9, DCR_DATARD_8, DCR_DATARD_7, DCR_DATARD_6, DCR_DATARD_5, DCR_DATARD_4, DCR_DATARD_3, DCR_DATARD_2, DCR_DATARD_1, DCR_DATARD_0 };
  assign { _0886_, _0885_ } = { \DCACHE.FirstOffset_R_3 , \DCACHE.FirstOffset_R_2  } ^ { _0326_, _0325_ };
  assign \DCACHE.DCACHE_TAG.CMP  = \DCACHE.DCACHE_TAG.EN  & _0968_;
  assign \DCACHE.DCACHE_TAG.wrPartialHit  = _0969_ & _0963_;
  assign \DCACHE.DCACHE_TAG.wrWordHit  = _0970_ & _0967_;
  assign { _0888_, _0887_ } = ~ { _0962_, _0960_ };
  assign { _0890_, _0889_ } = ~ { _0966_, _0964_ };
  assign { _0906_, _0905_, _0904_, _0902_, _0901_, _0900_, _0899_, _0898_, _0897_, _0896_, _0895_, _0894_, _0893_, _0913_, _0912_, _0911_, _0910_, _0909_, _0908_, _0907_, _0903_, _0892_, _0891_ } = ~ { DCR_TAGRD_31, DCR_TAGRD_30, DCR_TAGRD_29, DCR_TAGRD_28, DCR_TAGRD_27, DCR_TAGRD_26, DCR_TAGRD_25, DCR_TAGRD_24, DCR_TAGRD_23, DCR_TAGRD_22, DCR_TAGRD_21, DCR_TAGRD_20, DCR_TAGRD_19, DCR_TAGRD_18, DCR_TAGRD_17, DCR_TAGRD_16, DCR_TAGRD_15, DCR_TAGRD_14, DCR_TAGRD_13, DCR_TAGRD_12, DCR_TAGRD_11, DCR_TAGRD_10, DCR_TAGRD_32 };
  assign { _0929_, _0928_, _0927_, _0925_, _0924_, _0923_, _0922_, _0921_, _0920_, _0919_, _0918_, _0917_, _0916_, _0936_, _0935_, _0934_, _0933_, _0932_, _0931_, _0930_, _0926_, _0915_, _0914_ } = ~ { _0986_, _0985_, _0984_, _0982_, _0981_, _0980_, _0979_, _0978_, _0977_, _0976_, _0975_, _0974_, _0973_, _0993_, _0992_, _0991_, _0990_, _0989_, _0988_, _0987_, _0983_, _0972_, _0971_ };
  assign { _0952_, _0951_, _0950_, _0948_, _0947_, _0946_, _0945_, _0944_, _0943_, _0942_, _0941_, _0940_, _0939_, _0959_, _0958_, _0957_, _0956_, _0955_, _0954_, _0953_, _0949_, _0938_, _0937_ } = ~ { DCR_TAGRD_31, DCR_TAGRD_30, DCR_TAGRD_29, DCR_TAGRD_28, DCR_TAGRD_27, DCR_TAGRD_26, DCR_TAGRD_25, DCR_TAGRD_24, DCR_TAGRD_23, DCR_TAGRD_22, DCR_TAGRD_21, DCR_TAGRD_20, DCR_TAGRD_19, DCR_TAGRD_18, DCR_TAGRD_17, DCR_TAGRD_16, DCR_TAGRD_15, DCR_TAGRD_14, DCR_TAGRD_13, DCR_TAGRD_12, DCR_TAGRD_11, DCR_TAGRD_10, DCR_TAGRD_32 };
  assign { _0962_, _0961_, _0960_ } = ~ { \DCACHE.DCACHE_TAG.EN , \DCACHE.DCACHE_TAG.KSEG1 , \DCACHE.DCACHE_TAG.wrPartial  };
  assign _0963_ = ~ \DCACHE.DCACHE_TAG.RAW_CMP ;
  assign { _0966_, _0965_, _0964_ } = ~ { \DCACHE.DCACHE_TAG.EN , \DCACHE.DCACHE_TAG.KSEG1 , \DCACHE.DCACHE_TAG.wrWord  };
  assign _0967_ = ~ \DCACHE.DCACHE_TAG.RAW_CMP ;
  assign _0968_ = \DCACHE.DCACHE_TAG.RAW_CMP  | \DCACHE.DCACHE_TAG.KSEG1 ;
  assign \DCACHE.DCACHE_TAG.RCMP_N  = & { _1009_, _1008_, _1007_, _1005_, _1004_, _1003_, _1002_, _1001_, _1000_, _0999_, _0998_, _0997_, _0996_, _1016_, _1015_, _1014_, _1013_, _1012_, _1011_, _1010_, _1006_, _0995_, _0994_ };
  assign _0969_ = & { _0888_, _0961_, _0887_ };
  assign _0970_ = & { _0890_, _0965_, _0889_ };
  assign \DCACHE.DCACHE_TAG.RAW_CMP  = | { _0929_, _0928_, _0927_, _0925_, _0924_, _0923_, _0922_, _0921_, _0920_, _0919_, _0918_, _0917_, _0916_, _0936_, _0935_, _0934_, _0933_, _0932_, _0931_, _0930_, _0926_, _0915_, _0914_ };
  assign { _0986_, _0985_, _0984_, _0982_, _0981_, _0980_, _0979_, _0978_, _0977_, _0976_, _0975_, _0974_, _0973_, _0993_, _0992_, _0991_, _0990_, _0989_, _0988_, _0987_, _0983_, _0972_, _0971_ } = { _0906_, _0905_, _0904_, _0902_, _0901_, _0900_, _0899_, _0898_, _0897_, _0896_, _0895_, _0894_, _0893_, _0913_, _0912_, _0911_, _0910_, _0909_, _0908_, _0907_, _0903_, _0892_, _0891_ } ^ { \DCACHE.DCACHE_TAG.ADDR_31 , \DCACHE.DCACHE_TAG.ADDR_30 , \DCACHE.DCACHE_TAG.ADDR_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24 , \DCACHE.LogAddr_R_23 , \DCACHE.LogAddr_R_22 , \DCACHE.LogAddr_R_21 , \DCACHE.LogAddr_R_20 , \DCACHE.LogAddr_R_19 , \DCACHE.LogAddr_R_18 , \DCACHE.LogAddr_R_17 , \DCACHE.LogAddr_R_16 , \DCACHE.LogAddr_R_15 , \DCACHE.LogAddr_R_14 , \DCACHE.LogAddr_R_13 , \DCACHE.LogAddr_R_12 , \DCACHE.LogAddr_R_11 , \DCACHE.DCACHE_TAG.ADDR_10 , 1'h1 };
  assign { _1009_, _1008_, _1007_, _1005_, _1004_, _1003_, _1002_, _1001_, _1000_, _0999_, _0998_, _0997_, _0996_, _1016_, _1015_, _1014_, _1013_, _1012_, _1011_, _1010_, _1006_, _0995_, _0994_ } = { _0952_, _0951_, _0950_, _0948_, _0947_, _0946_, _0945_, _0944_, _0943_, _0942_, _0941_, _0940_, _0939_, _0959_, _0958_, _0957_, _0956_, _0955_, _0954_, _0953_, _0949_, _0938_, _0937_ } ^ { \DCACHE.DCACHE_TAG.ADDR_31 , \DCACHE.DCACHE_TAG.ADDR_30 , \DCACHE.DCACHE_TAG.ADDR_29 , \DCACHE.LogAddr_R_28 , \DCACHE.LogAddr_R_27 , \DCACHE.LogAddr_R_26 , \DCACHE.LogAddr_R_25 , \DCACHE.LogAddr_R_24 , \DCACHE.LogAddr_R_23 , \DCACHE.LogAddr_R_22 , \DCACHE.LogAddr_R_21 , \DCACHE.LogAddr_R_20 , \DCACHE.LogAddr_R_19 , \DCACHE.LogAddr_R_18 , \DCACHE.LogAddr_R_17 , \DCACHE.LogAddr_R_16 , \DCACHE.LogAddr_R_15 , \DCACHE.LogAddr_R_14 , \DCACHE.LogAddr_R_13 , \DCACHE.LogAddr_R_12 , \DCACHE.LogAddr_R_11 , \DCACHE.DCACHE_TAG.ADDR_10 , 1'h1 };
  assign \DCACHE.LMI_ALIGN1.SF3  = \DCACHE.LMI_ALIGN1.SGN  & \DCACHE.LMI_ALIGN1.SX ;
  assign \DCACHE.LMI_ALIGN1.SF2  = \DCACHE.LMI_ALIGN1.SGN  & \DCACHE.LMI_ALIGN1.SX ;
  assign \DCACHE.LMI_ALIGN1.SF1  = \DCACHE.LMI_ALIGN1.SGN  & \DCACHE.LMI_ALIGN1.SX ;
  assign \DCACHE.LMI_ALIGN1.HSHIFT  = _1017_ & _1018_;
  assign \DCACHE.LMI_ALIGN1.BSHIFT  = _1019_ & _1020_;
  assign \DCACHE.LMI_ALIGN1.HFILL  = ! _1025_;
  assign _1017_ = ~ \DCACHE.BE_W_R_1 ;
  assign _1018_ = ~ \DCACHE.BE_W_R_0 ;
  assign _1019_ = ~ \DCACHE.BE_W_R_2 ;
  assign _1020_ = ~ \DCACHE.BE_W_R_0 ;
  function [7:0] _1868_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1868_ = b[7:0];
      2'b1?:
        _1868_ = b[15:8];
      default:
        _1868_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.DB0_7 , \DCACHE.LMI_ALIGN1.DB0_6 , \DCACHE.LMI_ALIGN1.DB0_5 , \DCACHE.LMI_ALIGN1.DB0_4 , \DCACHE.LMI_ALIGN1.DB0_3 , \DCACHE.LMI_ALIGN1.DB0_2 , \DCACHE.LMI_ALIGN1.DB0_1 , \DCACHE.LMI_ALIGN1.DB0_0  } = _1868_(8'hxx, { \DCACHE.LMI_ALIGN1.DA1_7 , \DCACHE.LMI_ALIGN1.DA1_6 , \DCACHE.LMI_ALIGN1.DA1_5 , \DCACHE.LMI_ALIGN1.DA1_4 , \DCACHE.LMI_ALIGN1.DA1_3 , \DCACHE.LMI_ALIGN1.DA1_2 , \DCACHE.LMI_ALIGN1.DA1_1 , \DCACHE.LMI_ALIGN1.DA1_0 , \DCACHE.LMI_ALIGN1.DA0_7 , \DCACHE.LMI_ALIGN1.DA0_6 , \DCACHE.LMI_ALIGN1.DA0_5 , \DCACHE.LMI_ALIGN1.DA0_4 , \DCACHE.LMI_ALIGN1.DA0_3 , \DCACHE.LMI_ALIGN1.DA0_2 , \DCACHE.LMI_ALIGN1.DA0_1 , \DCACHE.LMI_ALIGN1.DA0_0  }, { \DCACHE.LMI_ALIGN1.BSHIFT , _1021_ });
  assign _1021_ = ~ \DCACHE.LMI_ALIGN1.BSHIFT ;
  function [7:0] _1870_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1870_ = b[7:0];
      2'b1?:
        _1870_ = b[15:8];
      default:
        _1870_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.DB1_7 , \DCACHE.LMI_ALIGN1.DB1_6 , \DCACHE.LMI_ALIGN1.DB1_5 , \DCACHE.LMI_ALIGN1.DB1_4 , \DCACHE.LMI_ALIGN1.DB1_3 , \DCACHE.LMI_ALIGN1.DB1_2 , \DCACHE.LMI_ALIGN1.DB1_1 , \DCACHE.LMI_ALIGN1.DB1_0  } = _1870_(8'hxx, { \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.SF1 , \DCACHE.LMI_ALIGN1.DA1_7 , \DCACHE.LMI_ALIGN1.DA1_6 , \DCACHE.LMI_ALIGN1.DA1_5 , \DCACHE.LMI_ALIGN1.DA1_4 , \DCACHE.LMI_ALIGN1.DA1_3 , \DCACHE.LMI_ALIGN1.DA1_2 , \DCACHE.LMI_ALIGN1.DA1_1 , \DCACHE.LMI_ALIGN1.DA1_0  }, { \DCACHE.LMI_ALIGN1.BFILL , _1022_ });
  assign _1022_ = ~ \DCACHE.LMI_ALIGN1.BFILL ;
  function [7:0] _1872_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1872_ = b[7:0];
      2'b1?:
        _1872_ = b[15:8];
      default:
        _1872_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.DA0_7 , \DCACHE.LMI_ALIGN1.DA0_6 , \DCACHE.LMI_ALIGN1.DA0_5 , \DCACHE.LMI_ALIGN1.DA0_4 , \DCACHE.LMI_ALIGN1.DA0_3 , \DCACHE.LMI_ALIGN1.DA0_2 , \DCACHE.LMI_ALIGN1.DA0_1 , \DCACHE.LMI_ALIGN1.DA0_0  } = _1872_(8'hxx, { \DCACHE.DataRd_R_23 , \DCACHE.DataRd_R_22 , \DCACHE.DataRd_R_21 , \DCACHE.DataRd_R_20 , \DCACHE.DataRd_R_19 , \DCACHE.DataRd_R_18 , \DCACHE.DataRd_R_17 , \DCACHE.DataRd_R_16 , \DCACHE.DataRd_R_7 , \DCACHE.DataRd_R_6 , \DCACHE.DataRd_R_5 , \DCACHE.DataRd_R_4 , \DCACHE.DataRd_R_3 , \DCACHE.DataRd_R_2 , \DCACHE.DataRd_R_1 , \DCACHE.DataRd_R_0  }, { \DCACHE.LMI_ALIGN1.HSHIFT , _1023_ });
  assign _1023_ = ~ \DCACHE.LMI_ALIGN1.HSHIFT ;
  function [7:0] _1874_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1874_ = b[7:0];
      2'b1?:
        _1874_ = b[15:8];
      default:
        _1874_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.DA1_7 , \DCACHE.LMI_ALIGN1.DA1_6 , \DCACHE.LMI_ALIGN1.DA1_5 , \DCACHE.LMI_ALIGN1.DA1_4 , \DCACHE.LMI_ALIGN1.DA1_3 , \DCACHE.LMI_ALIGN1.DA1_2 , \DCACHE.LMI_ALIGN1.DA1_1 , \DCACHE.LMI_ALIGN1.DA1_0  } = _1874_(8'hxx, { \DCACHE.DataRd_R_31 , \DCACHE.DataRd_R_30 , \DCACHE.DataRd_R_29 , \DCACHE.DataRd_R_28 , \DCACHE.DataRd_R_27 , \DCACHE.DataRd_R_26 , \DCACHE.DataRd_R_25 , \DCACHE.DataRd_R_24 , \DCACHE.DataRd_R_15 , \DCACHE.DataRd_R_14 , \DCACHE.DataRd_R_13 , \DCACHE.DataRd_R_12 , \DCACHE.DataRd_R_11 , \DCACHE.DataRd_R_10 , \DCACHE.DataRd_R_9 , \DCACHE.DataRd_R_8  }, { \DCACHE.LMI_ALIGN1.HSHIFT , _1024_ });
  assign _1024_ = ~ \DCACHE.LMI_ALIGN1.HSHIFT ;
  function [7:0] _1876_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1876_ = b[7:0];
      2'b1?:
        _1876_ = b[15:8];
      default:
        _1876_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.DA2_7 , \DCACHE.LMI_ALIGN1.DA2_6 , \DCACHE.LMI_ALIGN1.DA2_5 , \DCACHE.LMI_ALIGN1.DA2_4 , \DCACHE.LMI_ALIGN1.DA2_3 , \DCACHE.LMI_ALIGN1.DA2_2 , \DCACHE.LMI_ALIGN1.DA2_1 , \DCACHE.LMI_ALIGN1.DA2_0  } = _1876_(8'hxx, { \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.LMI_ALIGN1.SF2 , \DCACHE.DataRd_R_23 , \DCACHE.DataRd_R_22 , \DCACHE.DataRd_R_21 , \DCACHE.DataRd_R_20 , \DCACHE.DataRd_R_19 , \DCACHE.DataRd_R_18 , \DCACHE.DataRd_R_17 , \DCACHE.DataRd_R_16  }, { \DCACHE.LMI_ALIGN1.HFILL , _1025_ });
  function [7:0] _1877_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1877_ = b[7:0];
      2'b1?:
        _1877_ = b[15:8];
      default:
        _1877_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.DA3_7 , \DCACHE.LMI_ALIGN1.DA3_6 , \DCACHE.LMI_ALIGN1.DA3_5 , \DCACHE.LMI_ALIGN1.DA3_4 , \DCACHE.LMI_ALIGN1.DA3_3 , \DCACHE.LMI_ALIGN1.DA3_2 , \DCACHE.LMI_ALIGN1.DA3_1 , \DCACHE.LMI_ALIGN1.DA3_0  } = _1877_(8'hxx, { \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.LMI_ALIGN1.SF3 , \DCACHE.DataRd_R_31 , \DCACHE.DataRd_R_30 , \DCACHE.DataRd_R_29 , \DCACHE.DataRd_R_28 , \DCACHE.DataRd_R_27 , \DCACHE.DataRd_R_26 , \DCACHE.DataRd_R_25 , \DCACHE.DataRd_R_24  }, { \DCACHE.LMI_ALIGN1.HFILL , _1025_ });
  function [0:0] _1878_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1878_ = b[0:0];
      4'b??1?:
        _1878_ = b[1:1];
      4'b?1??:
        _1878_ = b[2:2];
      4'b1???:
        _1878_ = b[3:3];
      default:
        _1878_ = a;
    endcase
  endfunction
  assign \DCACHE.LMI_ALIGN1.SGN  = _1878_(1'hx, { \DCACHE.DataRd_R_7 , \DCACHE.DataRd_R_15 , \DCACHE.DataRd_R_23 , \DCACHE.DataRd_R_31  }, { _1029_, _1028_, _1027_, _1026_ });
  assign _1026_ = { \DCACHE.LMI_ALIGN1.SGN_SEL_1 , \DCACHE.LMI_ALIGN1.SGN_SEL_0  } == 2'h3;
  assign _1027_ = { \DCACHE.LMI_ALIGN1.SGN_SEL_1 , \DCACHE.LMI_ALIGN1.SGN_SEL_0  } == 2'h2;
  assign _1028_ = { \DCACHE.LMI_ALIGN1.SGN_SEL_1 , \DCACHE.LMI_ALIGN1.SGN_SEL_0  } == 2'h1;
  assign _1029_ = ! { \DCACHE.LMI_ALIGN1.SGN_SEL_1 , \DCACHE.LMI_ALIGN1.SGN_SEL_0  };
  function [1:0] _1883_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1883_ = b[1:0];
      4'b??1?:
        _1883_ = b[3:2];
      4'b?1??:
        _1883_ = b[5:4];
      4'b1???:
        _1883_ = b[7:6];
      default:
        _1883_ = a;
    endcase
  endfunction
  assign { \DCACHE.LMI_ALIGN1.SGN_SEL_1 , \DCACHE.LMI_ALIGN1.SGN_SEL_0  } = _1883_(2'hx, 8'h1b, { _1032_, _1031_, _1030_, \DCACHE.BE_W_R_3  });
  assign _1030_ = { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2  } == 2'h1;
  assign _1031_ = { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2 , \DCACHE.BE_W_R_1  } == 3'h1;
  assign _1032_ = ! { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2 , \DCACHE.BE_W_R_1  };
  assign _1025_ = & { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2 , \DCACHE.BE_W_R_1 , \DCACHE.BE_W_R_0  };
  assign \DCACHE.LMI_ALIGN1.BFILL  = ^ { \DCACHE.BE_W_R_3 , \DCACHE.BE_W_R_2 , \DCACHE.BE_W_R_1 , \DCACHE.BE_W_R_0  };
  assign _1036_ = _1105_ & _1106_;
  assign _1037_ = _1036_ & _1107_;
  assign _1038_ = \DCACHE.SM.wrPartial  & \DCACHE.CST_R_1 ;
  assign _1039_ = _1038_ & _1108_;
  assign _1040_ = _1039_ & _1109_;
  assign _1041_ = _1040_ & _1170_;
  assign _1042_ = _1041_ & _1110_;
  assign \DCACHE.SM.JustWait_P  = _1037_ & _1042_;
  assign _1043_ = _1112_ & _1113_;
  assign _1044_ = \DCACHE.RDOP_R  & _1114_;
  assign _1045_ = _1043_ & _1171_;
  assign _1046_ = _1115_ & _1116_;
  assign _1047_ = _1046_ & _1117_;
  assign _1048_ = _1047_ & _1118_;
  assign _1049_ = \DCACHE.SM.anyAck  & _1119_;
  assign _1050_ = \DCACHE.SM.WR_OP  & _1179_;
  assign _1051_ = _1120_ & _1121_;
  assign _1052_ = _1051_ & _1122_;
  assign _1053_ = _1052_ & _1123_;
  assign _1054_ = \DCACHE.SM.anyAck  & _1124_;
  assign _1055_ = \DCACHE.SM.WR_OP  & _1186_;
  assign _1056_ = \DCACHE.RdPartialReq_R  & _1125_;
  assign _1057_ = _1056_ & _1126_;
  assign _1058_ = _1057_ & _1127_;
  assign _1059_ = _1058_ & _1128_;
  assign _1060_ = \DCACHE.RdPartialReq_R  & _1129_;
  assign _1061_ = _1060_ & \DCACHE.SM.anyAck ;
  assign _1062_ = _1061_ & _1130_;
  assign _1063_ = _1062_ & _1131_;
  assign _1064_ = _1132_ & _1133_;
  assign _1065_ = _1064_ & _1134_;
  assign _1066_ = _1065_ & _1135_;
  assign _1067_ = _1066_ & _1136_;
  assign _1068_ = _1067_ & _1137_;
  assign _1069_ = _1068_ & _1188_;
  assign _1070_ = \DCACHE.SM.wrPartial  & _1139_;
  assign _1071_ = _1138_ & _1187_;
  assign _1072_ = _1189_ & \DCACHE.SM.wrPartial ;
  assign _1073_ = _1072_ & _1140_;
  assign _1074_ = \DCACHE.SM.rdWordReq  & _1141_;
  assign _1075_ = _1074_ & _1142_;
  assign _1076_ = _1075_ & _1143_;
  assign _1077_ = _1076_ & _1190_;
  assign _1078_ = _1077_ & _1144_;
  assign _1079_ = \DCACHE.InvalPending_R  & _1145_;
  assign _1080_ = _1079_ & _1146_;
  assign _1081_ = _1080_ & _1147_;
  assign _1082_ = _1081_ & _1148_;
  assign _1083_ = EXT_DCREQRAM_R & _1149_;
  assign _1084_ = _1083_ & _1150_;
  assign _1085_ = _1084_ & _1151_;
  assign _1086_ = _1085_ & _1152_;
  assign _1087_ = _1086_ & _1153_;
  assign _1088_ = _1087_ & _1154_;
  assign _1089_ = _1155_ & _1156_;
  assign _1090_ = _1157_ & \DCACHE.SM.HoldWrPartial_R ;
  assign _1091_ = DS_VAL & _1099_;
  assign _1092_ = DS_VAL & _1100_;
  assign _1093_ = DS_VAL & _1101_;
  assign _1094_ = _1161_ & _1194_;
  assign _1095_ = _1162_ & _1163_;
  assign _1096_ = _1095_ & \DCACHE.SM.missO_R_N ;
  assign _1097_ = _1164_ & _1165_;
  assign _1098_ = _1097_ & _1166_;
  assign _1099_ = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } == 2'h3;
  assign _1100_ = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } == 2'h3;
  assign _1101_ = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } == 2'h3;
  assign _1102_ = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } != 2'h3;
  assign _1103_ = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } != 2'h3;
  assign _1104_ = { \DCACHE.BurstCounter_R_3 , \DCACHE.BurstCounter_R_2  } != 2'h3;
  assign _1105_ = ~ \DCACHE.SM.Uncached_M ;
  assign _1106_ = ~ DISABLEC;
  assign _1107_ = ~ EXCP;
  assign _1108_ = ~ \DCACHE.SM.anyAck ;
  assign _1109_ = ~ \DCACHE.SM.otherBusy ;
  assign _1110_ = ~ \DCACHE.SM.myBusyRAW ;
  assign _1111_ = ~ \DCACHE.IST_R_2 ;
  assign _1112_ = ~ \DCACHE.SM.Uncached_M ;
  assign _1113_ = ~ DISABLEC;
  assign _1114_ = ~ \DCACHE.Partial_R ;
  assign _1115_ = ~ \DCACHE.InvalPending_R ;
  assign _1116_ = ~ \DCACHE.RDOP_R ;
  assign _1117_ = ~ \DCACHE.SM.WR_OP ;
  assign _1118_ = ~ EXT_DCREQRAM_R;
  assign _1119_ = ~ \DCACHE.RdPartialReq_R ;
  assign _1120_ = ~ \DCACHE.InvalPending_R ;
  assign _1121_ = ~ \DCACHE.RDOP_R ;
  assign _1122_ = ~ \DCACHE.SM.WR_OP ;
  assign _1123_ = ~ EXT_DCREQRAM_R;
  assign _1124_ = ~ \DCACHE.RdPartialReq_R ;
  assign _1125_ = ~ \DCACHE.SM.otherBusy ;
  assign _1126_ = ~ \DCACHE.SM.anyAck ;
  assign _1127_ = ~ \DCACHE.SM.WasWrite ;
  assign _1128_ = ~ EXCP;
  assign _1129_ = ~ \DCACHE.SM.otherBusy ;
  assign _1130_ = ~ \DCACHE.SM.WasWrite ;
  assign _1131_ = ~ EXCP;
  assign _1132_ = ~ \DCACHE.DCACHE_TAG.RCMP_N ;
  assign _1133_ = ~ \DCACHE.SM.anyAck ;
  assign _1134_ = ~ \DCACHE.SM.otherBusy ;
  assign _1135_ = ~ \DCACHE.SM.Uncached_M ;
  assign _1136_ = ~ DISABLEC;
  assign _1137_ = ~ EXCP;
  assign _1138_ = ~ \DCACHE.SM.WasWrite ;
  assign _1139_ = ~ \DCACHE.MemPartial ;
  assign _1140_ = ~ \DCACHE.SM.myBusyRAW ;
  assign _1141_ = ~ \DCACHE.SM.otherBusy ;
  assign _1142_ = ~ \DCACHE.SM.anyAck ;
  assign _1143_ = ~ \DCACHE.SM.WasWrite ;
  assign _1144_ = ~ EXCP;
  assign _1145_ = ~ \DCACHE.RDOP_R ;
  assign _1146_ = ~ \DCACHE.SM.WR_OP ;
  assign _1147_ = ~ \DCACHE.SM.otherBusy ;
  assign _1148_ = ~ EXCP;
  assign _1149_ = ~ \DCACHE.RDOP_R ;
  assign _1150_ = ~ \DCACHE.SM.WR_OP ;
  assign _1151_ = ~ \DCACHE.SM.myBusyRAW ;
  assign _1152_ = ~ \DCACHE.SM.otherBusy ;
  assign _1153_ = ~ EXCP;
  assign _1154_ = ~ \DCACHE.InvalPending_R ;
  assign _1155_ = ~ \DCACHE.SM.JustWait_R ;
  assign _1156_ = ~ \DCACHE.SM.HoldWrPartial_R ;
  assign _1157_ = ~ \DCACHE.SM.JustWait_R ;
  assign _1158_ = ~ DS_VAL;
  assign _1159_ = ~ DS_VAL;
  assign _1160_ = ~ DS_VAL;
  assign _1161_ = ~ \DCACHE.SM.otherBusy ;
  assign _1162_ = ~ \DCACHE.SM.otherBusy ;
  assign _1163_ = ~ _1195_;
  assign _1164_ = ~ \DCACHE.SM.otherBusy ;
  assign _1165_ = ~ _1196_;
  assign _1166_ = ~ \DCACHE.SM.missO_R_N ;
  assign _1167_ = ~ DS_VAL;
  assign _1168_ = ~ \DCACHE.SM.otherBusy ;
  assign _1169_ = ~ EXT_DCREQRAM_R;
  assign \DCACHE.BusyState_P  = ~ _1198_;
  assign _1170_ = \DCACHE.SM.WasWrite  | \DCACHE.MemPartial ;
  assign _1171_ = _1044_ | \DCACHE.SM.WR_OP ;
  assign _1172_ = _1045_ | _1048_;
  assign _1173_ = _1172_ | _1049_;
  assign _1174_ = _1173_ | _1050_;
  assign _1175_ = _1174_ | \DCACHE.SM.myBusyRAW ;
  assign _1176_ = _1175_ | \DCACHE.DCACHE_TAG.wrWord ;
  assign _1177_ = _1176_ | \DCACHE.SM.otherBusy ;
  assign _1178_ = _1177_ | EXCP;
  assign _1179_ = \DCACHE.SM.Uncached_M  | DISABLEC;
  assign _1180_ = _1053_ | _1054_;
  assign _1181_ = _1180_ | _1055_;
  assign _1182_ = _1181_ | \DCACHE.SM.myBusyRAW ;
  assign _1183_ = _1182_ | \DCACHE.DCACHE_TAG.wrWord ;
  assign _1184_ = _1183_ | \DCACHE.SM.otherBusy ;
  assign _1185_ = _1184_ | EXCP;
  assign _1186_ = \DCACHE.SM.Uncached_M  | DISABLEC;
  assign _1187_ = _1070_ | \DCACHE.SM.rdWordReq ;
  assign _1188_ = _1071_ | _1073_;
  assign _1189_ = \DCACHE.SM.WasWrite  | \DCACHE.MemPartial ;
  assign _1190_ = \DCACHE.SM.Uncached_M  | DISABLEC;
  assign _1191_ = _1158_ | _1102_;
  assign _1192_ = _1159_ | _1103_;
  assign _1193_ = _1160_ | _1104_;
  assign _1194_ = DISABLEC | \DCACHE.SM.Uncached_M ;
  assign _1195_ = DISABLEC | \DCACHE.SM.Uncached_M ;
  assign _1196_ = DISABLEC | \DCACHE.SM.Uncached_M ;
  assign _1197_ = \DCACHE.CST_P_1  | \DCACHE.CST_P_12 ;
  assign _1198_ = _1197_ | \DCACHE.CST_P_14 ;
  always @(posedge CLK)
    \DCACHE.SM.JustWait_R  <= _1033_;
  always @(posedge CLK)
    \DCACHE.SM.missO_R_N  <= _1034_;
  assign _1199_ = \DCACHE.CST_R_16  ? EXT_DCREQRAM_R : 1'h0;
  assign _1200_ = \DCACHE.CST_R_11  ? 1'h0 : _1199_;
  assign _1201_ = \DCACHE.CST_R_14  ? 1'h0 : _1200_;
  assign _1202_ = \DCACHE.CST_R_10  ? 1'h0 : _1201_;
  assign _1203_ = \DCACHE.CST_R_9  ? 1'h0 : _1202_;
  assign _1204_ = \DCACHE.CST_R_13  ? 1'h0 : _1203_;
  assign _1205_ = \DCACHE.CST_R_8  ? 1'h0 : _1204_;
  assign _1206_ = \DCACHE.CST_R_7  ? 1'h0 : _1205_;
  assign _1207_ = \DCACHE.CST_R_12  ? 1'h0 : _1206_;
  assign _1208_ = \DCACHE.CST_R_6  ? 1'h0 : _1207_;
  assign _1209_ = \DCACHE.CST_R_5  ? 1'h0 : _1208_;
  assign _1210_ = \DCACHE.CST_R_4  ? 1'h0 : _1209_;
  assign _1211_ = \DCACHE.CST_R_3  ? 1'h0 : _1210_;
  assign _1212_ = \DCACHE.CST_R_2  ? 1'h0 : _1211_;
  assign _1213_ = \DCACHE.CST_R_15  ? 1'h0 : _1212_;
  assign _1214_ = \DCACHE.CST_R_1  ? _1088_ : _1213_;
  assign \DCACHE.CST_P_16  = \DCACHE.CST_R_0  ? 1'h0 : _1214_;
  assign _1215_ = \DCACHE.CST_R_12  ? \DCACHE.SM.otherBusy  : 1'h0;
  assign _1216_ = \DCACHE.CST_R_6  ? 1'h0 : _1215_;
  assign _1217_ = \DCACHE.CST_R_5  ? 1'h0 : _1216_;
  assign _1218_ = \DCACHE.CST_R_4  ? 1'h0 : _1217_;
  assign _1219_ = \DCACHE.CST_R_3  ? 1'h0 : _1218_;
  assign _1220_ = \DCACHE.CST_R_2  ? 1'h0 : _1219_;
  assign _1221_ = \DCACHE.CST_R_15  ? 1'h0 : _1220_;
  assign _1222_ = \DCACHE.CST_R_1  ? _1059_ : _1221_;
  assign \DCACHE.CST_P_12  = \DCACHE.CST_R_0  ? 1'h0 : _1222_;
  assign _1223_ = \DCACHE.CST_R_3  ? _1092_ : 1'h0;
  assign _1224_ = \DCACHE.CST_R_2  ? 1'h0 : _1223_;
  assign _1225_ = \DCACHE.CST_R_15  ? 1'h0 : _1224_;
  assign _1226_ = \DCACHE.CST_R_1  ? 1'h0 : _1225_;
  assign \DCACHE.CST_P_4  = \DCACHE.CST_R_0  ? 1'h0 : _1226_;
  assign _1227_ = \DCACHE.CST_R_10  ? _1167_ : 1'h0;
  assign _1228_ = \DCACHE.CST_R_9  ? 1'h1 : _1227_;
  assign _1229_ = \DCACHE.CST_R_13  ? 1'h0 : _1228_;
  assign _1230_ = \DCACHE.CST_R_8  ? 1'h0 : _1229_;
  assign _1231_ = \DCACHE.CST_R_7  ? 1'h0 : _1230_;
  assign _1232_ = \DCACHE.CST_R_12  ? 1'h0 : _1231_;
  assign _1233_ = \DCACHE.CST_R_6  ? 1'h0 : _1232_;
  assign _1234_ = \DCACHE.CST_R_5  ? 1'h0 : _1233_;
  assign _1235_ = \DCACHE.CST_R_4  ? 1'h0 : _1234_;
  assign _1236_ = \DCACHE.CST_R_3  ? 1'h0 : _1235_;
  assign _1237_ = \DCACHE.CST_R_2  ? 1'h0 : _1236_;
  assign _1238_ = \DCACHE.CST_R_15  ? 1'h0 : _1237_;
  assign _1239_ = \DCACHE.CST_R_1  ? 1'h0 : _1238_;
  assign \DCACHE.CST_P_10  = \DCACHE.CST_R_0  ? 1'h0 : _1239_;
  assign _1240_ = \DCACHE.CST_R_7  ? 1'h1 : 1'h0;
  assign _1241_ = \DCACHE.CST_R_12  ? 1'h0 : _1240_;
  assign _1242_ = \DCACHE.CST_R_6  ? 1'h0 : _1241_;
  assign _1243_ = \DCACHE.CST_R_5  ? 1'h0 : _1242_;
  assign _1244_ = \DCACHE.CST_R_4  ? 1'h0 : _1243_;
  assign _1245_ = \DCACHE.CST_R_3  ? 1'h0 : _1244_;
  assign _1246_ = \DCACHE.CST_R_2  ? 1'h0 : _1245_;
  assign _1247_ = \DCACHE.CST_R_15  ? 1'h0 : _1246_;
  assign _1248_ = \DCACHE.CST_R_1  ? 1'h0 : _1247_;
  assign \DCACHE.CST_P_8  = \DCACHE.CST_R_0  ? 1'h0 : _1248_;
  assign _1249_ = \DCACHE.CST_R_12  ? _1098_ : 1'h0;
  assign _1250_ = \DCACHE.CST_R_6  ? _1193_ : _1249_;
  assign _1251_ = \DCACHE.CST_R_5  ? 1'h0 : _1250_;
  assign _1252_ = \DCACHE.CST_R_4  ? 1'h0 : _1251_;
  assign _1253_ = \DCACHE.CST_R_3  ? 1'h0 : _1252_;
  assign _1254_ = \DCACHE.CST_R_2  ? 1'h0 : _1253_;
  assign _1255_ = \DCACHE.CST_R_15  ? 1'h0 : _1254_;
  assign _1256_ = \DCACHE.CST_R_1  ? 1'h0 : _1255_;
  assign \DCACHE.CST_P_6  = \DCACHE.CST_R_0  ? 1'h0 : _1256_;
  assign _1257_ = \DCACHE.CST_R_11  ? 1'h1 : 1'h0;
  assign _1258_ = \DCACHE.CST_R_14  ? _1168_ : _1257_;
  assign _1259_ = \DCACHE.CST_R_10  ? DS_VAL : _1258_;
  assign _1260_ = \DCACHE.CST_R_9  ? 1'h0 : _1259_;
  assign _1261_ = \DCACHE.CST_R_13  ? 1'h1 : _1260_;
  assign _1262_ = \DCACHE.CST_R_8  ? 1'h0 : _1261_;
  assign _1263_ = \DCACHE.CST_R_7  ? 1'h0 : _1262_;
  assign _1264_ = \DCACHE.CST_R_12  ? _1096_ : _1263_;
  assign _1265_ = \DCACHE.CST_R_6  ? 1'h0 : _1264_;
  assign _1266_ = \DCACHE.CST_R_5  ? 1'h1 : _1265_;
  assign _1267_ = \DCACHE.CST_R_4  ? 1'h0 : _1266_;
  assign _1268_ = \DCACHE.CST_R_3  ? 1'h0 : _1267_;
  assign _1269_ = \DCACHE.CST_R_2  ? 1'h0 : _1268_;
  assign _1270_ = \DCACHE.CST_R_15  ? \DCACHE.SM.JustWait_R  : _1269_;
  assign _1271_ = \DCACHE.CST_R_1  ? _1035_ : _1270_;
  assign \DCACHE.CST_P_1  = \DCACHE.CST_R_0  ? 1'h0 : _1271_;
  assign _1272_ = \DCACHE.CST_R_1  ? _1082_ : 1'h0;
  assign \DCACHE.CST_P_0  = \DCACHE.CST_R_0  ? _1111_ : _1272_;
  assign _1273_ = \DCACHE.CST_R_1  ? _1069_ : 1'h0;
  assign \DCACHE.CST_P_15  = \DCACHE.CST_R_0  ? 1'h0 : _1273_;
  assign _1274_ = \DCACHE.CST_R_8  ? 1'h1 : 1'h0;
  assign _1275_ = \DCACHE.CST_R_7  ? 1'h0 : _1274_;
  assign _1276_ = \DCACHE.CST_R_12  ? 1'h0 : _1275_;
  assign _1277_ = \DCACHE.CST_R_6  ? 1'h0 : _1276_;
  assign _1278_ = \DCACHE.CST_R_5  ? 1'h0 : _1277_;
  assign _1279_ = \DCACHE.CST_R_4  ? 1'h0 : _1278_;
  assign _1280_ = \DCACHE.CST_R_3  ? 1'h0 : _1279_;
  assign _1281_ = \DCACHE.CST_R_2  ? 1'h0 : _1280_;
  assign _1282_ = \DCACHE.CST_R_15  ? 1'h0 : _1281_;
  assign _1283_ = \DCACHE.CST_R_1  ? 1'h0 : _1282_;
  assign \DCACHE.CST_P_13  = \DCACHE.CST_R_0  ? 1'h0 : _1283_;
  assign _1284_ = \DCACHE.CST_R_12  ? _1094_ : 1'h0;
  assign _1285_ = \DCACHE.CST_R_6  ? 1'h0 : _1284_;
  assign _1286_ = \DCACHE.CST_R_5  ? 1'h0 : _1285_;
  assign _1287_ = \DCACHE.CST_R_4  ? 1'h0 : _1286_;
  assign _1288_ = \DCACHE.CST_R_3  ? 1'h0 : _1287_;
  assign _1289_ = \DCACHE.CST_R_2  ? 1'h0 : _1288_;
  assign _1290_ = \DCACHE.CST_R_15  ? 1'h0 : _1289_;
  assign _1291_ = \DCACHE.CST_R_1  ? _1078_ : _1290_;
  assign \DCACHE.CST_P_9  = \DCACHE.CST_R_0  ? 1'h0 : _1291_;
  assign _1292_ = \DCACHE.CST_R_16  ? _1169_ : 1'h0;
  assign _1293_ = \DCACHE.CST_R_11  ? 1'h0 : _1292_;
  assign _1294_ = \DCACHE.CST_R_14  ? 1'h0 : _1293_;
  assign _1295_ = \DCACHE.CST_R_10  ? 1'h0 : _1294_;
  assign _1296_ = \DCACHE.CST_R_9  ? 1'h0 : _1295_;
  assign _1297_ = \DCACHE.CST_R_13  ? 1'h0 : _1296_;
  assign _1298_ = \DCACHE.CST_R_8  ? 1'h0 : _1297_;
  assign _1299_ = \DCACHE.CST_R_7  ? 1'h0 : _1298_;
  assign _1300_ = \DCACHE.CST_R_12  ? 1'h0 : _1299_;
  assign _1301_ = \DCACHE.CST_R_6  ? 1'h0 : _1300_;
  assign _1302_ = \DCACHE.CST_R_5  ? 1'h0 : _1301_;
  assign _1303_ = \DCACHE.CST_R_4  ? 1'h0 : _1302_;
  assign _1304_ = \DCACHE.CST_R_3  ? 1'h0 : _1303_;
  assign _1305_ = \DCACHE.CST_R_2  ? _1091_ : _1304_;
  assign _1306_ = \DCACHE.CST_R_15  ? 1'h0 : _1305_;
  assign _1307_ = \DCACHE.CST_R_1  ? 1'h0 : _1306_;
  assign \DCACHE.CST_P_11  = \DCACHE.CST_R_0  ? \DCACHE.IST_R_2  : _1307_;
  assign _1308_ = \DCACHE.CST_R_14  ? \DCACHE.SM.otherBusy  : 1'h0;
  assign _1309_ = \DCACHE.CST_R_10  ? 1'h0 : _1308_;
  assign _1310_ = \DCACHE.CST_R_9  ? 1'h0 : _1309_;
  assign _1311_ = \DCACHE.CST_R_13  ? 1'h0 : _1310_;
  assign _1312_ = \DCACHE.CST_R_8  ? 1'h0 : _1311_;
  assign _1313_ = \DCACHE.CST_R_7  ? 1'h0 : _1312_;
  assign _1314_ = \DCACHE.CST_R_12  ? 1'h0 : _1313_;
  assign _1315_ = \DCACHE.CST_R_6  ? 1'h0 : _1314_;
  assign _1316_ = \DCACHE.CST_R_5  ? 1'h0 : _1315_;
  assign _1317_ = \DCACHE.CST_R_4  ? 1'h0 : _1316_;
  assign _1318_ = \DCACHE.CST_R_3  ? 1'h0 : _1317_;
  assign _1319_ = \DCACHE.CST_R_2  ? 1'h0 : _1318_;
  assign _1320_ = \DCACHE.CST_R_15  ? 1'h0 : _1319_;
  assign _1321_ = \DCACHE.CST_R_1  ? _1063_ : _1320_;
  assign \DCACHE.CST_P_14  = \DCACHE.CST_R_0  ? 1'h0 : _1321_;
  assign _1322_ = \DCACHE.CST_R_4  ? 1'h1 : 1'h0;
  assign _1323_ = \DCACHE.CST_R_3  ? 1'h0 : _1322_;
  assign _1324_ = \DCACHE.CST_R_2  ? 1'h0 : _1323_;
  assign _1325_ = \DCACHE.CST_R_15  ? 1'h0 : _1324_;
  assign _1326_ = \DCACHE.CST_R_1  ? 1'h0 : _1325_;
  assign \DCACHE.CST_P_5  = \DCACHE.CST_R_0  ? 1'h0 : _1326_;
  assign _1327_ = \DCACHE.CST_R_2  ? _1191_ : 1'h0;
  assign _1328_ = \DCACHE.CST_R_15  ? _1089_ : _1327_;
  assign _1329_ = \DCACHE.CST_R_1  ? 1'h0 : _1328_;
  assign \DCACHE.CST_P_2  = \DCACHE.CST_R_0  ? 1'h0 : _1329_;
  assign _1330_ = \DCACHE.CST_R_3  ? _1192_ : 1'h0;
  assign _1331_ = \DCACHE.CST_R_2  ? 1'h0 : _1330_;
  assign _1332_ = \DCACHE.CST_R_15  ? _1090_ : _1331_;
  assign _1333_ = \DCACHE.CST_R_1  ? 1'h0 : _1332_;
  assign \DCACHE.CST_P_3  = \DCACHE.CST_R_0  ? 1'h0 : _1333_;
  assign _1334_ = \DCACHE.DCACHE_TAG.RCMP_N  ? _1178_ : _1185_;
  assign _1335_ = \DCACHE.CST_R_1  ? _1334_ : 1'hx;
  assign _1035_ = \DCACHE.CST_R_0  ? 1'hx : _1335_;
  assign _1336_ = \DCACHE.CST_R_6  ? _1093_ : 1'h0;
  assign _1337_ = \DCACHE.CST_R_5  ? 1'h0 : _1336_;
  assign _1338_ = \DCACHE.CST_R_4  ? 1'h0 : _1337_;
  assign _1339_ = \DCACHE.CST_R_3  ? 1'h0 : _1338_;
  assign _1340_ = \DCACHE.CST_R_2  ? 1'h0 : _1339_;
  assign _1341_ = \DCACHE.CST_R_15  ? 1'h0 : _1340_;
  assign _1342_ = \DCACHE.CST_R_1  ? 1'h0 : _1341_;
  assign \DCACHE.CST_P_7  = \DCACHE.CST_R_0  ? 1'h0 : _1342_;
  assign _1034_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.DCACHE_TAG.RCMP_N  : 1'h1;
  assign _1033_ = \DCACHE.RESET_D2_R_N  ? \DCACHE.SM.JustWait_P  : 1'h0;
  assign _1343_ = ~ DATAOE;
  assign _1344_ = SEN | DATAOD;
  assign _1345_ = _1344_ | _1343_;
  assign { DC_DATADOWNO_31, DC_DATADOWNO_30, DC_DATADOWNO_29, DC_DATADOWNO_28, DC_DATADOWNO_27, DC_DATADOWNO_26, DC_DATADOWNO_25, DC_DATADOWNO_24, DC_DATADOWNO_23, DC_DATADOWNO_22, DC_DATADOWNO_21, DC_DATADOWNO_20, DC_DATADOWNO_19, DC_DATADOWNO_18, DC_DATADOWNO_17, DC_DATADOWNO_16, DC_DATADOWNO_15, DC_DATADOWNO_14, DC_DATADOWNO_13, DC_DATADOWNO_12, DC_DATADOWNO_11, DC_DATADOWNO_10, DC_DATADOWNO_9, DC_DATADOWNO_8, DC_DATADOWNO_7, DC_DATADOWNO_6, DC_DATADOWNO_5, DC_DATADOWNO_4, DC_DATADOWNO_3, DC_DATADOWNO_2, DC_DATADOWNO_1, DC_DATADOWNO_0 } = _1345_ ? { DATADOWNI_31, DATADOWNI_30, DATADOWNI_29, DATADOWNI_28, DATADOWNI_27, DATADOWNI_26, DATADOWNI_25, DATADOWNI_24, DATADOWNI_23, DATADOWNI_22, DATADOWNI_21, DATADOWNI_20, DATADOWNI_19, DATADOWNI_18, DATADOWNI_17, DATADOWNI_16, DATADOWNI_15, DATADOWNI_14, DATADOWNI_13, DATADOWNI_12, DATADOWNI_11, DATADOWNI_10, DATADOWNI_9, DATADOWNI_8, DATADOWNI_7, DATADOWNI_6, DATADOWNI_5, DATADOWNI_4, DATADOWNI_3, DATADOWNI_2, DATADOWNI_1, DATADOWNI_0 } : { DATAOUT_31, DATAOUT_30, DATAOUT_29, DATAOUT_28, DATAOUT_27, DATAOUT_26, DATAOUT_25, DATAOUT_24, DATAOUT_23, DATAOUT_22, DATAOUT_21, DATAOUT_20, DATAOUT_19, DATAOUT_18, DATAOUT_17, DATAOUT_16, DATAOUT_15, DATAOUT_14, DATAOUT_13, DATAOUT_12, DATAOUT_11, DATAOUT_10, DATAOUT_9, DATAOUT_8, DATAOUT_7, DATAOUT_6, DATAOUT_5, DATAOUT_4, DATAOUT_3, DATAOUT_2, DATAOUT_1, DATAOUT_0 };
  assign _1346_ = ~ DATAOE;
  assign _1347_ = SEN | DATAOD;
  assign _1348_ = _1347_ | _1346_;
  assign { DC_DATAUPO_31, DC_DATAUPO_30, DC_DATAUPO_29, DC_DATAUPO_28, DC_DATAUPO_27, DC_DATAUPO_26, DC_DATAUPO_25, DC_DATAUPO_24, DC_DATAUPO_23, DC_DATAUPO_22, DC_DATAUPO_21, DC_DATAUPO_20, DC_DATAUPO_19, DC_DATAUPO_18, DC_DATAUPO_17, DC_DATAUPO_16, DC_DATAUPO_15, DC_DATAUPO_14, DC_DATAUPO_13, DC_DATAUPO_12, DC_DATAUPO_11, DC_DATAUPO_10, DC_DATAUPO_9, DC_DATAUPO_8, DC_DATAUPO_7, DC_DATAUPO_6, DC_DATAUPO_5, DC_DATAUPO_4, DC_DATAUPO_3, DC_DATAUPO_2, DC_DATAUPO_1, DC_DATAUPO_0 } = _1348_ ? { DATAUPI_31, DATAUPI_30, DATAUPI_29, DATAUPI_28, DATAUPI_27, DATAUPI_26, DATAUPI_25, DATAUPI_24, DATAUPI_23, DATAUPI_22, DATAUPI_21, DATAUPI_20, DATAUPI_19, DATAUPI_18, DATAUPI_17, DATAUPI_16, DATAUPI_15, DATAUPI_14, DATAUPI_13, DATAUPI_12, DATAUPI_11, DATAUPI_10, DATAUPI_9, DATAUPI_8, DATAUPI_7, DATAUPI_6, DATAUPI_5, DATAUPI_4, DATAUPI_3, DATAUPI_2, DATAUPI_1, DATAUPI_0 } : { DATAOUT_31, DATAOUT_30, DATAOUT_29, DATAOUT_28, DATAOUT_27, DATAOUT_26, DATAOUT_25, DATAOUT_24, DATAOUT_23, DATAOUT_22, DATAOUT_21, DATAOUT_20, DATAOUT_19, DATAOUT_18, DATAOUT_17, DATAOUT_16, DATAOUT_15, DATAOUT_14, DATAOUT_13, DATAOUT_12, DATAOUT_11, DATAOUT_10, DATAOUT_9, DATAOUT_8, DATAOUT_7, DATAOUT_6, DATAOUT_5, DATAOUT_4, DATAOUT_3, DATAOUT_2, DATAOUT_1, DATAOUT_0 };
  assign _1349_ = ~ DC_HALT_W_R_0;
  assign _1350_ = ~ DC_HALT_M_R_0;
  assign _1351_ = | { LACK_1, LACK_0, X_HALT_R_6, X_HALT_R_5 };
  assign { DATAIN_31, DATAIN_30, DATAIN_29, DATAIN_28, DATAIN_27, DATAIN_26, DATAIN_25, DATAIN_24, DATAIN_23, DATAIN_22, DATAIN_21, DATAIN_20, DATAIN_19, DATAIN_18, DATAIN_17, DATAIN_16, DATAIN_15, DATAIN_14, DATAIN_13, DATAIN_12, DATAIN_11, DATAIN_10, DATAIN_9, DATAIN_8, DATAIN_7, DATAIN_6, DATAIN_5, DATAIN_4, DATAIN_3, DATAIN_2, DATAIN_1, DATAIN_0 } = \DCACHE.DC_USEPROCIN  ? { DATADOWNI_31, DATADOWNI_30, DATADOWNI_29, DATADOWNI_28, DATADOWNI_27, DATADOWNI_26, DATADOWNI_25, DATADOWNI_24, DATADOWNI_23, DATADOWNI_22, DATADOWNI_21, DATADOWNI_20, DATADOWNI_19, DATADOWNI_18, DATADOWNI_17, DATADOWNI_16, DATADOWNI_15, DATADOWNI_14, DATADOWNI_13, DATADOWNI_12, DATADOWNI_11, DATADOWNI_10, DATADOWNI_9, DATADOWNI_8, DATADOWNI_7, DATADOWNI_6, DATADOWNI_5, DATADOWNI_4, DATADOWNI_3, DATADOWNI_2, DATADOWNI_1, DATADOWNI_0 } : { DATAUPI_31, DATAUPI_30, DATAUPI_29, DATAUPI_28, DATAUPI_27, DATAUPI_26, DATAUPI_25, DATAUPI_24, DATAUPI_23, DATAUPI_22, DATAUPI_21, DATAUPI_20, DATAUPI_19, DATAUPI_18, DATAUPI_17, DATAUPI_16, DATAUPI_15, DATAUPI_14, DATAUPI_13, DATAUPI_12, DATAUPI_11, DATAUPI_10, DATAUPI_9, DATAUPI_8, DATAUPI_7, DATAUPI_6, DATAUPI_5, DATAUPI_4, DATAUPI_3, DATAUPI_2, DATAUPI_1, DATAUPI_0 };
  assign \DCACHE.DCACHE_TAG.ADDR_11  = \DCACHE.LogAddr_R_11 ;
  assign \DCACHE.DCACHE_TAG.ADDR_12  = \DCACHE.LogAddr_R_12 ;
  assign \DCACHE.DCACHE_TAG.ADDR_13  = \DCACHE.LogAddr_R_13 ;
  assign \DCACHE.DCACHE_TAG.ADDR_14  = \DCACHE.LogAddr_R_14 ;
  assign \DCACHE.DCACHE_TAG.ADDR_15  = \DCACHE.LogAddr_R_15 ;
  assign \DCACHE.DCACHE_TAG.ADDR_16  = \DCACHE.LogAddr_R_16 ;
  assign \DCACHE.DCACHE_TAG.ADDR_17  = \DCACHE.LogAddr_R_17 ;
  assign \DCACHE.DCACHE_TAG.ADDR_18  = \DCACHE.LogAddr_R_18 ;
  assign \DCACHE.DCACHE_TAG.ADDR_19  = \DCACHE.LogAddr_R_19 ;
  assign \DCACHE.DCACHE_TAG.ADDR_20  = \DCACHE.LogAddr_R_20 ;
  assign \DCACHE.DCACHE_TAG.ADDR_21  = \DCACHE.LogAddr_R_21 ;
  assign \DCACHE.DCACHE_TAG.ADDR_22  = \DCACHE.LogAddr_R_22 ;
  assign \DCACHE.DCACHE_TAG.ADDR_23  = \DCACHE.LogAddr_R_23 ;
  assign \DCACHE.DCACHE_TAG.ADDR_24  = \DCACHE.LogAddr_R_24 ;
  assign \DCACHE.DCACHE_TAG.ADDR_25  = \DCACHE.LogAddr_R_25 ;
  assign \DCACHE.DCACHE_TAG.ADDR_26  = \DCACHE.LogAddr_R_26 ;
  assign \DCACHE.DCACHE_TAG.ADDR_27  = \DCACHE.LogAddr_R_27 ;
  assign \DCACHE.DCACHE_TAG.ADDR_28  = \DCACHE.LogAddr_R_28 ;
  assign \DCACHE.IST_P_0  = 1'h0;
  assign DC_TAGWR_10 = DC_TAGINDEX_10;
  assign DC_RPALGNIFB = \DCACHE.CST_R_12 ;
  assign DC_RPQUIETIFB = \DCACHE.CST_R_14 ;
endmodule
