--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.312 ns
From           : reset
To             : unidadeControle:inst17|xchgctrl
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 18.856 ns
From           : unidadeControle:inst17|muxalusrcb[1]
To             : aluresult[31]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 7.153 ns
From           : reset
To             : resetD2
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.375 ns
From           : reset
To             : unidadeControle:inst17|shiftcontrol[1]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 65.12 MHz ( period = 15.356 ns )
From           : regDST:inst15|regDSTOut[4]
To             : Banco_reg:inst6|Reg26[9]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Registrador:AluOut|Saida[15]
To             : memToReg:inst7|memToRegOut[15]
From Clock     : clk
To Clock       : clk
Failed Paths   : 363

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 363

--------------------------------------------------------------------------------------

