# do av1_verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:40 on Apr 03,2021
# vlog -work work av1_verilog.vo 
# -- Compiling module final
# 
# Top level modules:
# 	final
# End time: 15:52:40 on Apr 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:40 on Apr 03,2021
# vlog -work work atv1_verilog_Waveform.vwf.vt 
# -- Compiling module final_vlg_vec_tst
# 
# Top level modules:
# 	final_vlg_vec_tst
# End time: 15:52:40 on Apr 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.final_vlg_vec_tst 
# Start time: 15:52:40 on Apr 03,2021
# Loading work.final_vlg_vec_tst
# Loading work.final
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from av1_verilog_v.sdo
# Loading timing data from av1_verilog_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_vlg_vec_tst File: atv1_verilog_Waveform.vwf.vt
# after#25
# ** Note: $finish    : atv1_verilog_Waveform.vwf.vt(77)
#    Time: 331039 ps  Iteration: 0  Instance: /final_vlg_vec_tst
# End time: 15:52:41 on Apr 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
