// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MLP_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_x_dout,
        p_x_empty_n,
        p_x_read,
        l_data_din,
        l_data_full_n,
        l_data_write,
        l_numElem_cast_loc_dout,
        l_numElem_cast_loc_empty_n,
        l_numElem_cast_loc_read,
        p_mulIters_dout,
        p_mulIters_empty_n,
        p_mulIters_read,
        l_numElem_cast_loc_out_din,
        l_numElem_cast_loc_out_full_n,
        l_numElem_cast_loc_out_write,
        p_mulIters_out_din,
        p_mulIters_out_full_n,
        p_mulIters_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state15 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] p_x_dout;
input   p_x_empty_n;
output   p_x_read;
output  [31:0] l_data_din;
input   l_data_full_n;
output   l_data_write;
input  [29:0] l_numElem_cast_loc_dout;
input   l_numElem_cast_loc_empty_n;
output   l_numElem_cast_loc_read;
input  [31:0] p_mulIters_dout;
input   p_mulIters_empty_n;
output   p_mulIters_read;
output  [29:0] l_numElem_cast_loc_out_din;
input   l_numElem_cast_loc_out_full_n;
output   l_numElem_cast_loc_out_write;
output  [31:0] p_mulIters_out_din;
input   p_mulIters_out_full_n;
output   p_mulIters_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_x_read;
reg l_data_write;
reg l_numElem_cast_loc_read;
reg p_mulIters_read;
reg l_numElem_cast_loc_out_write;
reg p_mulIters_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_x_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln50_reg_220;
reg    l_data_blk_n;
reg    ap_enable_reg_pp0_iter12;
reg   [0:0] icmp_ln50_reg_220_pp0_iter11_reg;
reg    l_numElem_cast_loc_blk_n;
reg    p_mulIters_blk_n;
reg    l_numElem_cast_loc_out_blk_n;
reg    p_mulIters_out_blk_n;
reg   [61:0] indvar_flatten_reg_113;
wire   [61:0] mul_ln43_fu_144_p2;
reg   [61:0] mul_ln43_reg_215;
reg    ap_block_state1;
wire   [0:0] icmp_ln50_fu_150_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
reg    ap_block_state14_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln50_reg_220_pp0_iter1_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter2_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter3_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter4_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter5_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter6_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter7_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter8_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter9_reg;
reg   [0:0] icmp_ln50_reg_220_pp0_iter10_reg;
wire   [61:0] add_ln50_fu_155_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] trunc_ln674_fu_161_p1;
reg   [31:0] trunc_ln674_reg_229;
reg   [31:0] p_Result_i_i_reg_234;
reg   [31:0] p_Result_6_i_i_reg_239;
reg   [31:0] p_Result_7_i_i_reg_244;
wire   [31:0] grp_fu_124_p2;
reg   [31:0] add_i_i_i_i_reg_269;
wire   [31:0] grp_fu_128_p2;
reg   [31:0] add_i2_i_i_i_reg_274;
wire   [31:0] grp_fu_132_p2;
reg   [31:0] l_sum_reg_279;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_124_p0;
wire   [31:0] grp_fu_124_p1;
wire   [31:0] grp_fu_128_p0;
wire   [31:0] grp_fu_128_p1;
wire   [29:0] mul_ln43_fu_144_p0;
wire   [31:0] mul_ln43_fu_144_p1;
reg    grp_fu_124_ce;
reg    grp_fu_128_ce;
reg    grp_fu_132_ce;
wire    ap_CS_fsm_state15;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [61:0] mul_ln43_fu_144_p00;
wire   [61:0] mul_ln43_fu_144_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

MLP_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_124_p0),
    .din1(grp_fu_124_p1),
    .ce(grp_fu_124_ce),
    .dout(grp_fu_124_p2)
);

MLP_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_128_p0),
    .din1(grp_fu_128_p1),
    .ce(grp_fu_128_ce),
    .dout(grp_fu_128_p2)
);

MLP_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_i_i_i_i_reg_269),
    .din1(add_i2_i_i_i_reg_274),
    .ce(grp_fu_132_ce),
    .dout(grp_fu_132_p2)
);

MLP_mul_30ns_32ns_62_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_30ns_32ns_62_1_1_U53(
    .din0(mul_ln43_fu_144_p0),
    .din1(mul_ln43_fu_144_p1),
    .dout(mul_ln43_fu_144_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln50_fu_150_p2 == 1'd0))) begin
        indvar_flatten_reg_113 <= add_ln50_fu_155_p2;
    end else if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_113 <= 62'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln50_reg_220_pp0_iter5_reg == 1'd0))) begin
        add_i2_i_i_i_reg_274 <= grp_fu_128_p2;
        add_i_i_i_i_reg_269 <= grp_fu_124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln50_reg_220 <= icmp_ln50_fu_150_p2;
        icmp_ln50_reg_220_pp0_iter1_reg <= icmp_ln50_reg_220;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln50_reg_220_pp0_iter10_reg <= icmp_ln50_reg_220_pp0_iter9_reg;
        icmp_ln50_reg_220_pp0_iter11_reg <= icmp_ln50_reg_220_pp0_iter10_reg;
        icmp_ln50_reg_220_pp0_iter2_reg <= icmp_ln50_reg_220_pp0_iter1_reg;
        icmp_ln50_reg_220_pp0_iter3_reg <= icmp_ln50_reg_220_pp0_iter2_reg;
        icmp_ln50_reg_220_pp0_iter4_reg <= icmp_ln50_reg_220_pp0_iter3_reg;
        icmp_ln50_reg_220_pp0_iter5_reg <= icmp_ln50_reg_220_pp0_iter4_reg;
        icmp_ln50_reg_220_pp0_iter6_reg <= icmp_ln50_reg_220_pp0_iter5_reg;
        icmp_ln50_reg_220_pp0_iter7_reg <= icmp_ln50_reg_220_pp0_iter6_reg;
        icmp_ln50_reg_220_pp0_iter8_reg <= icmp_ln50_reg_220_pp0_iter7_reg;
        icmp_ln50_reg_220_pp0_iter9_reg <= icmp_ln50_reg_220_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln50_reg_220_pp0_iter10_reg == 1'd0))) begin
        l_sum_reg_279 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln43_reg_215 <= mul_ln43_fu_144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_220 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_6_i_i_reg_239 <= {{p_x_dout[95:64]}};
        p_Result_7_i_i_reg_244 <= {{p_x_dout[127:96]}};
        p_Result_i_i_reg_234 <= {{p_x_dout[63:32]}};
        trunc_ln674_reg_229 <= trunc_ln674_fu_161_p1;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_150_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_124_ce = 1'b1;
    end else begin
        grp_fu_124_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_128_ce = 1'b1;
    end else begin
        grp_fu_128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_132_ce = 1'b1;
    end else begin
        grp_fu_132_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_220_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l_data_blk_n = l_data_full_n;
    end else begin
        l_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_220_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l_data_write = 1'b1;
    end else begin
        l_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_numElem_cast_loc_blk_n = l_numElem_cast_loc_empty_n;
    end else begin
        l_numElem_cast_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_numElem_cast_loc_out_blk_n = l_numElem_cast_loc_out_full_n;
    end else begin
        l_numElem_cast_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_numElem_cast_loc_out_write = 1'b1;
    end else begin
        l_numElem_cast_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_numElem_cast_loc_read = 1'b1;
    end else begin
        l_numElem_cast_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_mulIters_blk_n = p_mulIters_empty_n;
    end else begin
        p_mulIters_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_mulIters_out_blk_n = p_mulIters_out_full_n;
    end else begin
        p_mulIters_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_mulIters_out_write = 1'b1;
    end else begin
        p_mulIters_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_mulIters_read = 1'b1;
    end else begin
        p_mulIters_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_220 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_x_blk_n = p_x_empty_n;
    end else begin
        p_x_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_220 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_x_read = 1'b1;
    end else begin
        p_x_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln50_fu_150_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln50_fu_150_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln50_fu_155_p2 = (indvar_flatten_reg_113 + 62'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln50_reg_220_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (l_data_full_n == 1'b0)) | ((icmp_ln50_reg_220 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_x_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln50_reg_220_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (l_data_full_n == 1'b0)) | ((icmp_ln50_reg_220 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_x_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln50_reg_220_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (l_data_full_n == 1'b0)) | ((icmp_ln50_reg_220 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_x_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (p_mulIters_out_full_n == 1'b0) | (l_numElem_cast_loc_out_full_n == 1'b0) | (p_mulIters_empty_n == 1'b0) | (l_numElem_cast_loc_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter12 = ((icmp_ln50_reg_220_pp0_iter11_reg == 1'd0) & (l_data_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln50_reg_220 == 1'd0) & (p_x_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_fu_124_p0 = trunc_ln674_reg_229;

assign grp_fu_124_p1 = p_Result_i_i_reg_234;

assign grp_fu_128_p0 = p_Result_6_i_i_reg_239;

assign grp_fu_128_p1 = p_Result_7_i_i_reg_244;

assign icmp_ln50_fu_150_p2 = ((indvar_flatten_reg_113 == mul_ln43_reg_215) ? 1'b1 : 1'b0);

assign l_data_din = l_sum_reg_279;

assign l_numElem_cast_loc_out_din = l_numElem_cast_loc_dout;

assign mul_ln43_fu_144_p0 = mul_ln43_fu_144_p00;

assign mul_ln43_fu_144_p00 = l_numElem_cast_loc_dout;

assign mul_ln43_fu_144_p1 = mul_ln43_fu_144_p10;

assign mul_ln43_fu_144_p10 = p_mulIters_dout;

assign p_mulIters_out_din = p_mulIters_dout;

assign start_out = real_start;

assign trunc_ln674_fu_161_p1 = p_x_dout[31:0];

endmodule //MLP_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45
