\hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e}{}\doxysection{Channel -\/ Sampling time}
\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e}\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}{ADC\+\_\+\+SAMPLETIME\+\_\+2\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+2\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaabd7a273d843f02be0a6dbfe712fa59b}{ADC\+\_\+\+SAMPLETIME\+\_\+6\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+6\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga4ec313f4ced6fff99856fe0acf97e83d}{ADC\+\_\+\+SAMPLETIME\+\_\+12\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+12\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaa174ef6a01bfcfac268abbf1acd666d4}{ADC\+\_\+\+SAMPLETIME\+\_\+24\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+24\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga327b080bb0ed6865057be04c9a0188cd}{ADC\+\_\+\+SAMPLETIME\+\_\+47\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+47\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaa9ead4cac32fec831090e507d2dc8f04}{ADC\+\_\+\+SAMPLETIME\+\_\+92\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+92\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga9c8ef195740ae88df08196306c0d24bc}{ADC\+\_\+\+SAMPLETIME\+\_\+247\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+247\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf6c21c0cb07c5dd457c520bbb0dcb935}{ADC\+\_\+\+SAMPLETIME\+\_\+640\+CYCLES\+\_\+5}}~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+640\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga26686bf41328f04a94e1943afd24eb18}{ADC\+\_\+\+SAMPLETIME\+\_\+3\+CYCLES\+\_\+5}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS}} $\vert$ LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+2\+CYCLES\+\_\+5)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga4ec313f4ced6fff99856fe0acf97e83d}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga4ec313f4ced6fff99856fe0acf97e83d}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_12CYCLES\_5@{ADC\_SAMPLETIME\_12CYCLES\_5}}
\index{ADC\_SAMPLETIME\_12CYCLES\_5@{ADC\_SAMPLETIME\_12CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_12CYCLES\_5}{ADC\_SAMPLETIME\_12CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+12\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+12\+CYCLES\+\_\+5)}

Sampling time 12.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga9c8ef195740ae88df08196306c0d24bc}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga9c8ef195740ae88df08196306c0d24bc}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_247CYCLES\_5@{ADC\_SAMPLETIME\_247CYCLES\_5}}
\index{ADC\_SAMPLETIME\_247CYCLES\_5@{ADC\_SAMPLETIME\_247CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_247CYCLES\_5}{ADC\_SAMPLETIME\_247CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+247\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+247\+CYCLES\+\_\+5)}

Sampling time 247.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaa174ef6a01bfcfac268abbf1acd666d4}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaa174ef6a01bfcfac268abbf1acd666d4}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_24CYCLES\_5@{ADC\_SAMPLETIME\_24CYCLES\_5}}
\index{ADC\_SAMPLETIME\_24CYCLES\_5@{ADC\_SAMPLETIME\_24CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_24CYCLES\_5}{ADC\_SAMPLETIME\_24CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+24\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+24\+CYCLES\+\_\+5)}

Sampling time 24.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_2CYCLES\_5@{ADC\_SAMPLETIME\_2CYCLES\_5}}
\index{ADC\_SAMPLETIME\_2CYCLES\_5@{ADC\_SAMPLETIME\_2CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_2CYCLES\_5}{ADC\_SAMPLETIME\_2CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+2\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+2\+CYCLES\+\_\+5)}

Sampling time 2.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga26686bf41328f04a94e1943afd24eb18}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga26686bf41328f04a94e1943afd24eb18}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_3CYCLES\_5@{ADC\_SAMPLETIME\_3CYCLES\_5}}
\index{ADC\_SAMPLETIME\_3CYCLES\_5@{ADC\_SAMPLETIME\_3CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_3CYCLES\_5}{ADC\_SAMPLETIME\_3CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+3\+CYCLES\+\_\+5~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS}} $\vert$ LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+2\+CYCLES\+\_\+5)}

Sampling time 3.\+5 ADC clock cycles. If selected, this sampling time replaces all sampling time 2.\+5 ADC clock cycles. These 2 sampling times cannot be used simultaneously. \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga327b080bb0ed6865057be04c9a0188cd}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga327b080bb0ed6865057be04c9a0188cd}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_47CYCLES\_5@{ADC\_SAMPLETIME\_47CYCLES\_5}}
\index{ADC\_SAMPLETIME\_47CYCLES\_5@{ADC\_SAMPLETIME\_47CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_47CYCLES\_5}{ADC\_SAMPLETIME\_47CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+47\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+47\+CYCLES\+\_\+5)}

Sampling time 47.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf6c21c0cb07c5dd457c520bbb0dcb935}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf6c21c0cb07c5dd457c520bbb0dcb935}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_640CYCLES\_5@{ADC\_SAMPLETIME\_640CYCLES\_5}}
\index{ADC\_SAMPLETIME\_640CYCLES\_5@{ADC\_SAMPLETIME\_640CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_640CYCLES\_5}{ADC\_SAMPLETIME\_640CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+640\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+640\+CYCLES\+\_\+5)}

Sampling time 640.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaabd7a273d843f02be0a6dbfe712fa59b}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaabd7a273d843f02be0a6dbfe712fa59b}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_6CYCLES\_5@{ADC\_SAMPLETIME\_6CYCLES\_5}}
\index{ADC\_SAMPLETIME\_6CYCLES\_5@{ADC\_SAMPLETIME\_6CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_6CYCLES\_5}{ADC\_SAMPLETIME\_6CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+6\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+6\+CYCLES\+\_\+5)}

Sampling time 6.\+5 ADC clock cycles \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaa9ead4cac32fec831090e507d2dc8f04}\label{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaa9ead4cac32fec831090e507d2dc8f04}} 
\index{Channel -\/ Sampling time@{Channel -\/ Sampling time}!ADC\_SAMPLETIME\_92CYCLES\_5@{ADC\_SAMPLETIME\_92CYCLES\_5}}
\index{ADC\_SAMPLETIME\_92CYCLES\_5@{ADC\_SAMPLETIME\_92CYCLES\_5}!Channel -\/ Sampling time@{Channel -\/ Sampling time}}
\doxysubsubsection{\texorpdfstring{ADC\_SAMPLETIME\_92CYCLES\_5}{ADC\_SAMPLETIME\_92CYCLES\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SAMPLETIME\+\_\+92\+CYCLES\+\_\+5~(LL\+\_\+\+ADC\+\_\+\+SAMPLINGTIME\+\_\+92\+CYCLES\+\_\+5)}

Sampling time 92.\+5 ADC clock cycles 