==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
ERROR: [HLS 200-1023] Part 'xcvu11p-flga2577-1-e' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 163.841 MB.
INFO: [HLS 200-10] Analyzing design file 'MedianFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 165.260 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MedianFilter.cpp:65:26)
WARNING: [HLS 214-167] The program may have out of bound array access (MedianFilter.cpp:66:26)
WARNING: [HLS 214-167] The program may have out of bound array access (MedianFilter.cpp:67:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.498 seconds; current allocated memory: 167.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 167.146 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 168.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 167.798 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MedianFilter' (MedianFilter.cpp:43).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_1' (MedianFilter.cpp:56) in function 'MedianFilter' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_2' (MedianFilter.cpp:57) in function 'MedianFilter' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_3' (MedianFilter.cpp:69) in function 'MedianFilter' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'sortBuffer' (MedianFilter.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'pixelWindowBuffer' automatically.
INFO: [XFORM 203-602] Inlining function 'OptMedian9' into 'MedianFilter' (MedianFilter.cpp:73) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 188.032 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 179.999 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MedianFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MedianFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MedianFilter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'MedianFilter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 180.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 180.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MedianFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MedianFilter/row1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MedianFilter/row2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MedianFilter/row3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MedianFilter/V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MedianFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'pixelWindowBuffer_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixelWindowBuffer_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixelWindowBuffer_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixelWindowBuffer_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixelWindowBuffer_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixelWindowBuffer_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MedianFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 181.160 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.609 seconds; current allocated memory: 187.745 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MedianFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for MedianFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 139.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.736 seconds; current allocated memory: 187.897 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.986 seconds; peak allocated memory: 188.032 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.048 seconds; current allocated memory: 170.937 MB.
