// Seed: 1068182907
module module_0 (
    input  tri0 id_0,
    output wand id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  wire id_4,
    input  wor  id_5
);
  assign id_1 = id_3 == 1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd68
) (
    output wand  _id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  wand  id_6,
    input  tri0  id_7
);
  wire id_9[id_0];
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6,
      id_1,
      id_7,
      id_5
  );
endmodule
