/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */

#include "agx_pbe_agx3_core.h"

#include <string.h>

#define AGX_PBE_DIMENSION_2D 2u
#define AGX_PBE_LAYOUT_LINEAR 0u
#define AGX_PBE_LAYOUT_TWIDDLED 1u
#define AGX_PBE_LAYOUT_GPU 2u

static void
store_le64(uint8_t *dst, uint64_t value)
{
   for (unsigned i = 0; i < 8; ++i)
      dst[i] = (uint8_t)(value >> (i * 8));
}

static uint64_t
load_le64(const uint8_t *src)
{
   uint64_t value = 0;
   for (unsigned i = 0; i < 8; ++i)
      value |= (uint64_t)src[i] << (i * 8);
   return value;
}

static bool
channel_is_uncompressed(uint8_t channels)
{
   switch (channels) {
   case 0x00: /* R8 */
   case 0x09: /* R16 */
   case 0x0a: /* R8G8 */
   case 0x0b: /* R5G6B5 */
   case 0x0c: /* R4G4B4A4 */
   case 0x0d: /* A1R5G5B5 */
   case 0x0e: /* R5G5B5A1 */
   case 0x21: /* R32 */
   case 0x23: /* R16G16 */
   case 0x25: /* R11G11B10 */
   case 0x26: /* R10G10B10A2 */
   case 0x27: /* R9G9B9E5 */
   case 0x28: /* R8G8B8A8 */
   case 0x31: /* R32G32 */
   case 0x32: /* R16G16B16A16 */
   case 0x38: /* R32G32B32A32 */
      return true;
   default:
      return false;
   }
}

static bool
generation_geometry(uint32_t generation, unsigned *height_shift,
                    unsigned *dimension_bits)
{
   switch (generation) {
   case AGX_PBE_AGX3_GENERATION_9:
      *height_shift = 38;
      *dimension_bits = 14;
      return true;
   case AGX_PBE_AGX3_GENERATION_10:
      *height_shift = 39;
      *dimension_bits = 15;
      return true;
   default:
      *height_shift = 0;
      *dimension_bits = 0;
      return false;
   }
}

static bool
fields_valid(uint32_t generation,
             const struct agx_pbe_agx3_2d_fields *fields)
{
   unsigned height_shift, dimension_bits;
   if (!fields ||
       !generation_geometry(generation, &height_shift, &dimension_bits))
      return false;

   const uint32_t maximum_dimension = UINT32_C(1) << dimension_bits;
   const bool linear = fields->layout == AGX_PBE_LAYOUT_LINEAR;
   const bool stride_valid =
      linear ? fields->stride_B >= 16 && !(fields->stride_B & 0xf) &&
                  fields->stride_B - 16 < (UINT32_C(1) << 21)
             : fields->stride_B == 0;
   const bool address_valid =
      fields->buffer && !(fields->buffer & 0xf) &&
      !(fields->buffer >> (linear ? 44 : 48));
   return (!fields->samples_log2 ||
           (generation == 9 && !linear && fields->samples_log2 <= 2)) &&
          (!linear || generation == AGX_PBE_AGX3_GENERATION_9) &&
          (linear || fields->layout == AGX_PBE_LAYOUT_TWIDDLED ||
           fields->layout == AGX_PBE_LAYOUT_GPU) &&
          channel_is_uncompressed(fields->channels) && fields->type <= 5 &&
          fields->swizzle_r <= 3 && fields->swizzle_g <= 3 &&
          fields->swizzle_b <= 3 && fields->swizzle_a <= 3 && fields->width &&
          fields->width <= maximum_dimension && fields->height &&
          fields->height <= maximum_dimension && address_valid && stride_valid;
}

bool
agx_pbe_agx3_2d_pack(uint32_t generation,
                     const struct agx_pbe_agx3_2d_fields *fields,
                     struct agx_pbe_agx3_descriptor *out)
{
   if (out)
      memset(out, 0, sizeof(*out));

   if (!out || !fields_valid(generation, fields))
      return false;

   unsigned height_shift, dimension_bits;
   if (!generation_geometry(generation, &height_shift, &dimension_bits))
      return false;

   uint64_t word0 = fields->samples_log2 ? 4 : AGX_PBE_DIMENSION_2D;
   /* Pinned G16G constructor 0x33620c, table 0x7c5e58. */
   word0 |= (uint64_t)fields->samples_log2 << 54;
   word0 |= (uint64_t)fields->layout << 4;
   word0 |= (uint64_t)fields->channels << 6;
   word0 |= (uint64_t)fields->type << 13;
   word0 |= (uint64_t)fields->swizzle_r << 16;
   word0 |= (uint64_t)fields->swizzle_g << 18;
   word0 |= (uint64_t)fields->swizzle_b << 20;
   word0 |= (uint64_t)fields->swizzle_a << 22;
   word0 |= (uint64_t)(fields->width - 1u) << 24;
   word0 |= (uint64_t)(fields->height - 1u) << height_shift;

   /* Gen9 StateFields (0x34f188..0x34f1f8) only writes word1 bit60 for
    * array/type-flagged or kind3/4 images. This codec admits ordinary kind2,
    * one layer only: its implicit extent and bit60 remain zero, even when
    * the allocator padded that layer to a page. The legacy allocator flag
    * is not that Gen9 field. Preserve the existing Gen10 encoding.
    */
   const bool layer_flag = generation == AGX_PBE_AGX3_GENERATION_10 &&
                           fields->page_aligned_layers;
   uint64_t word1 = fields->buffer >> 4;
   if (fields->layout == AGX_PBE_LAYOUT_LINEAR)
      word1 |= (uint64_t)(fields->stride_B - 16) << 40;
   else
      word1 |= (uint64_t)layer_flag << 60;
   store_le64(&out->bytes[0], word0);
   store_le64(&out->bytes[8], word1);
   out->length = AGX_PBE_AGX3_DESCRIPTOR_LENGTH;
   return true;
}

bool
agx_pbe_agx3_2d_mip_pack(
   uint32_t generation, const struct agx_pbe_agx3_2d_fields *fields,
   uint32_t level, uint32_t levels, struct agx_pbe_agx3_descriptor *out)
{
   if (out)
      memset(out, 0, sizeof(*out));
   if (generation != AGX_PBE_AGX3_GENERATION_9 || !levels || levels > 16 ||
       (fields && (fields->layout == AGX_PBE_LAYOUT_LINEAR ||
                   fields->samples_log2) &&
        (level || levels != 1)) ||
       level >= levels || !agx_pbe_agx3_2d_pack(generation, fields, out))
      return false;

   /* PBEStateEncoderGen9::StateFields 0x34ef68 and 0x34f00c..0x34f028:
    * level | (levels - 1) selects the extended descriptor. The level is
    * word2[47:44], levels-1 is word2[51:48], with word0 bit58 and word1
    * bit63 marking the extension. All other word2/word3 bits remain zero.
    * Using the native chain fields preserves the allocation's mip tail
    * addressing rather than pretending each level is a standalone image.
    */
   if (level || levels > 1) {
      store_le64(&out->bytes[0], load_le64(&out->bytes[0]) | (UINT64_C(1) << 58));
      store_le64(&out->bytes[8], load_le64(&out->bytes[8]) | (UINT64_C(1) << 63));
      store_le64(&out->bytes[16], ((uint64_t)level << 44) |
                                     ((uint64_t)(levels - 1) << 48));
   }
   return true;
}

bool
agx_pbe_agx3_2d_unpack(uint32_t generation, const void *bytes, size_t size,
                       struct agx_pbe_agx3_2d_fields *fields)
{
   if (fields)
      memset(fields, 0, sizeof(*fields));

   unsigned height_shift, dimension_bits;
   if (!bytes || !fields || size != AGX_PBE_AGX3_DESCRIPTOR_LENGTH ||
       !generation_geometry(generation, &height_shift, &dimension_bits))
      return false;

   const uint8_t *raw = bytes;
   const uint64_t word0 = load_le64(&raw[0]);
   const uint64_t word1 = load_le64(&raw[8]);
   const uint64_t word2 = load_le64(&raw[16]);
   const uint64_t word3 = load_le64(&raw[24]);
   const uint64_t word0_mask =
      generation == AGX_PBE_AGX3_GENERATION_9
         ? ((UINT64_C(1) << 52) - 1) | (UINT64_C(3) << 54)
         : (UINT64_C(1) << 54) - 1;

   const uint8_t layout = (word0 >> 4) & 0x3;
   const uint64_t word1_mask = layout == AGX_PBE_LAYOUT_LINEAR
      ? (UINT64_C(1) << 61) - 1
      : ((UINT64_C(1) << 44) - 1) |
           (generation == AGX_PBE_AGX3_GENERATION_10 ? UINT64_C(1) << 60 : 0);
   const unsigned samples_log2 = generation == 9 ? (word0 >> 54) & 3 : 0;
   if ((word0 & 0xf) != (samples_log2 ? 4 : AGX_PBE_DIMENSION_2D) ||
       (word0 & ~word0_mask) || (word1 & ~word1_mask) || word2 || word3)
      return false;

   fields->samples_log2 = samples_log2;
   fields->layout = layout;
   fields->channels = (word0 >> 6) & 0x7f;
   fields->type = (word0 >> 13) & 0x7;
   fields->swizzle_r = (word0 >> 16) & 0x3;
   fields->swizzle_g = (word0 >> 18) & 0x3;
   fields->swizzle_b = (word0 >> 20) & 0x3;
   fields->swizzle_a = (word0 >> 22) & 0x3;
   fields->width = ((word0 >> 24) & ((UINT64_C(1) << dimension_bits) - 1)) + 1;
   fields->height =
      ((word0 >> height_shift) & ((UINT64_C(1) << dimension_bits) - 1)) + 1;
   if (layout == AGX_PBE_LAYOUT_LINEAR) {
      fields->buffer = (word1 & ((UINT64_C(1) << 40) - 1)) << 4;
      fields->stride_B = ((word1 >> 40) & ((UINT64_C(1) << 21) - 1)) + 16;
   } else {
      fields->buffer = (word1 & ((UINT64_C(1) << 44) - 1)) << 4;
      fields->page_aligned_layers = (word1 >> 60) & 1;
   }

   if (!fields_valid(generation, fields)) {
      memset(fields, 0, sizeof(*fields));
      return false;
   }

   return true;
}
