$date
	Sat Oct 22 22:11:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#511417
b10001 !
1"
#511418
b10001 &
b10001 %
1$
#511419
0"
#511422
b110100 &
b110100 %
#511426
b11010 &
b11010 %
#511430
b1101 &
b1101 %
#511434
b101000 &
b101000 %
#511438
b10100 &
b10100 %
#511442
b1010 &
b1010 %
#511446
b101 &
b101 %
#511450
b10000 &
b10000 %
#511454
b1000 &
b1000 %
#511458
b100 &
b100 %
#511462
b10 &
b10 %
#511466
b1 &
b1 %
1#
#511470
b0 &
0#
b0 %
0$
#1454630
b1010 &
b1010 %
1$
b1010 !
1"
#1454631
0"
#1454634
b101 &
b101 %
#1454638
b10000 &
b10000 %
#1454642
b1000 &
b1000 %
#1454646
b100 &
b100 %
#1454650
b10 &
b10 %
#1454654
b1 &
1#
b1 %
#1454658
b0 &
b0 %
0#
0$
#2519687
b10101 !
1"
#2519690
b10101 &
b10101 %
1$
#2519691
0"
#2519694
b1000000 &
b1000000 %
#2519698
b100000 &
b100000 %
#2519702
b10000 &
b10000 %
#2519706
b1000 &
b1000 %
#2519710
b100 &
b100 %
#2519714
b10 &
b10 %
#2519718
b1 &
1#
b1 %
#2519722
b0 &
b0 %
0#
0$
#4500012
