$comment
	File created using the following command:
		vcd file encoder.msim.vcd -direction
$end
$date
	Thu Nov 29 22:50:27 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module encoder_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " m $end
$var wire 1 # x $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * x~output_o $end
$var wire 1 + m~input_o $end
$var wire 1 , clk~input_o $end
$var wire 1 - clk~inputclkctrl_outclk $end
$var wire 1 . controlado1rp1|cout[0]~3_combout $end
$var wire 1 / controlado1rp1|cout[1]~2_combout $end
$var wire 1 0 controlado1rp1|cout[2]~0_combout $end
$var wire 1 1 controlado1rp1|Equal0~0_combout $end
$var wire 1 2 controlado1rp1|cout[3]~1_combout $end
$var wire 1 3 flipflop1|nQ~q $end
$var wire 1 4 controladorp2|Mux0~0_combout $end
$var wire 1 5 xor1|y~combout $end
$var wire 1 6 flipflop2|nQ~q $end
$var wire 1 7 controladorp2|Mux1~0_combout $end
$var wire 1 8 xor2|y~combout $end
$var wire 1 9 flipflop4|nQ~q $end
$var wire 1 : controladorp2|Mux3~0_combout $end
$var wire 1 ; xor4|y~combout $end
$var wire 1 < mux2_1|dataOut~0_combout $end
$var wire 1 = flipflop3|nQ~q $end
$var wire 1 > controladorp2|Mux2~0_combout $end
$var wire 1 ? xor3|y~combout $end
$var wire 1 @ mux2_1|dataOut~1_combout $end
$var wire 1 A mux2_1|dataOut~2_combout $end
$var wire 1 B controlado1rp1|cout [3] $end
$var wire 1 C controlado1rp1|cout [2] $end
$var wire 1 D controlado1rp1|cout [1] $end
$var wire 1 E controlado1rp1|cout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
1.
0/
00
01
02
03
04
15
06
07
18
09
0:
1;
0<
0=
0>
1?
0@
0A
0E
0D
0C
0B
$end
#20000
1"
1+
1A
1*
1#
#25000
1!
1,
1-
1=
19
16
13
1E
1>
1:
17
14
0?
0;
08
05
1/
0.
1<
1?
1;
18
15
1@
0<
0@
#50000
0!
0,
0-
#75000
1!
1,
1-
0E
1D
1<
0:
1.
0;
#100000
0!
0,
0-
#125000
1!
1,
1-
09
1E
1@
0>
1:
1;
10
0/
0.
0<
0?
0;
0@
1<
1@
#150000
0!
0,
0-
#175000
1!
1,
1-
0=
0E
1C
0D
0<
0:
1?
1.
0@
1;
#200000
0!
0,
0-
#225000
1!
1,
1-
1=
19
1E
1>
1:
07
0?
0;
1/
0.
1?
1;
08
1<
1@
#250000
0!
0,
0-
#275000
1!
1,
1-
06
0E
1D
0@
0:
18
1.
0;
#290000
0"
0+
0A
0?
05
0*
1@
0#
#300000
0!
0,
0-
#325000
1!
1,
1-
0=
09
16
03
1E
0>
1:
1?
1;
08
15
12
00
0/
0.
0<
0@
#340000
1"
1+
1A
0;
05
1*
1<
1#
1@
#350000
0!
0,
0-
#375000
1!
1,
1-
1=
06
1B
0E
0C
0D
1>
17
04
0@
0<
0?
18
1.
1@
1?
08
15
0@
#390000
0"
0+
0A
0?
1;
18
0*
0#
#400000
0!
0,
0-
#425000
1!
1,
1-
0=
19
16
13
1E
0:
1?
0;
08
05
1/
0.
1<
1@
#450000
1"
0!
1+
0,
0-
1A
0?
18
1*
0<
1#
0@
#475000
1!
1,
1-
09
03
0E
1D
1@
0>
1<
1:
1;
15
1.
1?
0;
0@
#500000
0!
0,
0-
#525000
1!
1,
1-
1=
13
1E
1@
1>
07
0?
05
10
0/
0.
1?
08
#550000
0"
0!
0+
0,
0-
0A
0?
1;
0*
0<
0#
0@
#575000
1!
1,
1-
0=
19
06
03
0E
1C
0D
1@
0>
0:
1?
0;
18
15
1.
0@
1A
1*
1#
0A
0*
0#
#600000
0!
0,
0-
#625000
1!
1,
1-
1=
09
16
13
1E
0?
1;
08
05
1/
0.
1<
1@
1A
1*
1#
#650000
0!
0,
0-
#675000
1!
1,
1-
0=
19
06
03
0E
1D
1?
0;
18
15
1.
0@
0A
0*
0#
#700000
0!
0,
0-
#725000
1!
1,
1-
1=
09
16
13
1E
1@
11
0?
1;
08
05
02
00
0/
0.
0<
1A
1*
0@
1#
0A
0*
0#
0D
0C
0E
0B
01
1@
1.
#750000
0!
0,
0-
#775000
1!
1,
1-
0=
19
06
03
1E
0@
1>
1<
1:
17
14
1?
0;
18
15
1/
0.
1@
0<
0@
#800000
0!
0,
0-
#825000
1!
1,
1-
1=
09
16
13
0E
1D
1<
0:
0?
1;
08
05
1.
1@
#850000
0!
0,
0-
#875000
1!
1,
1-
0=
19
06
03
1E
0>
0<
1:
1?
0;
18
15
10
0/
0.
0@
1<
1@
#900000
0!
0,
0-
#925000
1!
1,
1-
1=
09
16
13
0E
1C
0D
0@
0<
0:
0?
1;
08
05
1.
1@
#950000
0!
0,
0-
#975000
1!
1,
1-
0=
19
06
03
1E
0@
1>
1<
1:
07
1?
0;
18
15
1/
0.
1@
0<
0@
#1000000
