
*** Running vivado
    with args -log lab10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab10.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec  8 20:44:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab10.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/utils_1/imports/synth_1/lab10.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/utils_1/imports/synth_1/lab10.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab10 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.746 ; gain = 448.012
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'water_pos2', assumed default net type 'wire' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:732]
INFO: [Synth 8-11241] undeclared symbol 'juice_pos2', assumed default net type 'wire' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:733]
INFO: [Synth 8-11241] undeclared symbol 'tea_pos2', assumed default net type 'wire' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:734]
INFO: [Synth 8-11241] undeclared symbol 'coke_pos2', assumed default net type 'wire' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:735]
WARNING: [Synth 8-6901] identifier 'BLOCK_W' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:388]
WARNING: [Synth 8-6901] identifier 'BLOCK_W' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:390]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:445]
WARNING: [Synth 8-6901] identifier 'S_MAIN_BUY' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:445]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:449]
WARNING: [Synth 8-6901] identifier 'S_MAIN_PAY' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:449]
WARNING: [Synth 8-6901] identifier 'water_pos_reg' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:808]
WARNING: [Synth 8-6901] identifier 'tea_pos_reg' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:809]
WARNING: [Synth 8-6901] identifier 'juice_pos_reg' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:810]
WARNING: [Synth 8-6901] identifier 'coke_pos_reg' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:811]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:819]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:819]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:819]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:839]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:839]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:839]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:856]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:856]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:856]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:897]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:897]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:897]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:897]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:917]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:917]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:917]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:917]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:934]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:934]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:934]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:934]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:965]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:965]
WARNING: [Synth 8-6901] identifier 'remain_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:965]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:965]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:965]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:985]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:985]
WARNING: [Synth 8-6901] identifier 'remain_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:985]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:985]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:985]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1002]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1002]
WARNING: [Synth 8-6901] identifier 'remain_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1002]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1002]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1002]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1033]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1033]
WARNING: [Synth 8-6901] identifier 'remain_coke_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1033]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1033]
WARNING: [Synth 8-6901] identifier 'remain_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1033]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1033]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1053]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1053]
WARNING: [Synth 8-6901] identifier 'remain_coke_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1053]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1053]
WARNING: [Synth 8-6901] identifier 'remain_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1053]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1053]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1070]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1070]
WARNING: [Synth 8-6901] identifier 'remain_coke_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1070]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1070]
WARNING: [Synth 8-6901] identifier 'remain_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1070]
WARNING: [Synth 8-6901] identifier 'remain_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1070]
WARNING: [Synth 8-6901] identifier 'mach_coin_one' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1526]
WARNING: [Synth 8-6901] identifier 'mach_coin_five' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1532]
WARNING: [Synth 8-6901] identifier 'mach_coin_ten' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1538]
WARNING: [Synth 8-6901] identifier 'mach_coin_hundred' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1544]
WARNING: [Synth 8-6901] identifier 'used_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1550]
WARNING: [Synth 8-6901] identifier 'water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1555]
WARNING: [Synth 8-6901] identifier 'used_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1560]
WARNING: [Synth 8-6901] identifier 'juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1565]
WARNING: [Synth 8-6901] identifier 'used_tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1570]
WARNING: [Synth 8-6901] identifier 'tea_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1575]
WARNING: [Synth 8-6901] identifier 'used_coke_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1580]
WARNING: [Synth 8-6901] identifier 'coke_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1585]
WARNING: [Synth 8-6901] identifier 'used_coin_one' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1590]
WARNING: [Synth 8-6901] identifier 'coin_one' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1595]
WARNING: [Synth 8-6901] identifier 'used_coin_five' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1600]
WARNING: [Synth 8-6901] identifier 'coin_five' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1605]
WARNING: [Synth 8-6901] identifier 'used_coin_ten' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1610]
WARNING: [Synth 8-6901] identifier 'coin_ten' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1615]
WARNING: [Synth 8-6901] identifier 'used_coin_hundred' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1620]
WARNING: [Synth 8-6901] identifier 'coin_hundred' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1625]
WARNING: [Synth 8-6901] identifier 'hundreds_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1630]
WARNING: [Synth 8-6901] identifier 'tens_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1635]
WARNING: [Synth 8-6901] identifier 'ones_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1640]
WARNING: [Synth 8-6901] identifier 'time_tens_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1645]
WARNING: [Synth 8-6901] identifier 'time_ones_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1650]
WARNING: [Synth 8-6901] identifier 'ret_coin_one' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1655]
WARNING: [Synth 8-6901] identifier 'ret_coin_five' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1660]
WARNING: [Synth 8-6901] identifier 'ret_coin_ten' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1665]
WARNING: [Synth 8-6901] identifier 'ret_coin_hundred' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1670]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1675]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1675]
WARNING: [Synth 8-6901] identifier 'used_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1676]
WARNING: [Synth 8-6901] identifier 'remain_water_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1676]
WARNING: [Synth 8-6901] identifier 'P' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1685]
WARNING: [Synth 8-6901] identifier 'S_MAIN_DROP' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1685]
WARNING: [Synth 8-6901] identifier 'used_juice_num' is used before its declaration [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:1686]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'lab10' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/vga_sync.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/imports/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/imports/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 17630 - type: integer 
	Parameter FILE bound to: images.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:611]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:612]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 9500 - type: integer 
	Parameter FILE bound to: images2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images2.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized0' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:616]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized0' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:617]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized1' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 9500 - type: integer 
	Parameter FILE bound to: images3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images3.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized1' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized1' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:621]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized1' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:622]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized2' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 1080 - type: integer 
	Parameter FILE bound to: images4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images4.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized2' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized2' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:627]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized2' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:628]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized3' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 684 - type: integer 
	Parameter FILE bound to: images5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images5.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized3' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized3' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:632]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized3' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:633]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized4' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 4063 - type: integer 
	Parameter FILE bound to: images6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images6.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized4' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized4' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:638]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized4' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:639]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized5' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 1080 - type: integer 
	Parameter FILE bound to: images7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images7.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized5' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized5' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:644]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized5' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:645]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized6' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 684 - type: integer 
	Parameter FILE bound to: images8.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images8.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized6' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized6' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:649]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized6' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:650]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized7' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 399 - type: integer 
	Parameter FILE bound to: images9.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'images9.mem' is read successfully [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized7' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/sram.v:8]
WARNING: [Synth 8-689] width (21) of port connection 'addr_1' does not match port width (18) of module 'sram__parameterized7' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:654]
WARNING: [Synth 8-689] width (21) of port connection 'addr_2' does not match port width (18) of module 'sram__parameterized7' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:655]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:2434]
INFO: [Synth 8-6155] done synthesizing module 'lab10' (0#1) [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:23]
WARNING: [Synth 8-6014] Unused sequential element refund_reg was removed.  [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:2306]
WARNING: [Synth 8-3848] Net sram_tmp_addr in module/entity lab10 does not have driver. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:605]
WARNING: [Synth 8-3848] Net data_tmp_in in module/entity lab10 does not have driver. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:606]
WARNING: [Synth 8-7129] Port addr_1[17] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[14] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[13] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[12] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[11] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[10] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[9] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[14] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[13] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[12] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[11] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[10] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[9] in module sram__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[17] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[14] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[13] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[12] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[11] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[10] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[14] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[13] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[12] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[11] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[10] in module sram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[17] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[14] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[13] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[12] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[11] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[14] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[13] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[12] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[11] in module sram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[17] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[14] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[13] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[12] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[14] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[13] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[12] in module sram__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[17] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[14] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[14] in module sram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[17] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[14] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[14] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[17] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[16] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_1[15] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[17] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[16] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_2[15] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_sw[2] in module lab10 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.516 ; gain = 648.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.516 ; gain = 648.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.516 ; gain = 648.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1564.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/constrs_1/imports/constrs_1/lab10.xdc]
Finished Parsing XDC File [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/constrs_1/imports/constrs_1/lab10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/constrs_1/imports/constrs_1/lab10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1576.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1576.641 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1576.641 ; gain = 660.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1576.641 ; gain = 660.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1576.641 ; gain = 660.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'num_time_1_vpos_reg' [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:446]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1576.641 ; gain = 660.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 28    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 8     
	   3 Input   21 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 4     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 24    
	   3 Input    4 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 13    
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 37    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---RAMs : 
	             206K Bit	(17630 X 12 bit)          RAMs := 1     
	             111K Bit	(9500 X 12 bit)          RAMs := 2     
	              47K Bit	(4063 X 12 bit)          RAMs := 1     
	              12K Bit	(1080 X 12 bit)          RAMs := 2     
	               8K Bit	(684 X 12 bit)          RAMs := 2     
	               4K Bit	(399 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 14    
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 86    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 20    
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 27    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 83    
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_water_addr_reg' and it is trimmed from '21' to '11' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:678]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_tea_addr_reg' and it is trimmed from '21' to '10' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:682]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_juice_addr_reg' and it is trimmed from '21' to '11' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:680]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_coke_addr_reg' and it is trimmed from '21' to '10' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:684]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_select_top_addr_reg' and it is trimmed from '21' to '14' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:696]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_num_addr_reg' and it is trimmed from '21' to '15' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:705]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_slash_addr_reg' and it is trimmed from '21' to '12' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:711]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_coke_addr2_reg' and it is trimmed from '21' to '10' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:693]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_money_top_addr_reg' and it is trimmed from '21' to '14' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:700]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_money_addr_reg' and it is trimmed from '21' to '14' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:702]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_select_addr_reg' and it is trimmed from '21' to '14' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_rest_addr_reg' and it is trimmed from '21' to '12' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_error_addr_reg' and it is trimmed from '21' to '9' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:714]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_tea_addr2_reg' and it is trimmed from '21' to '10' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:691]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_water_addr2_reg' and it is trimmed from '21' to '11' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:687]
WARNING: [Synth 8-3936] Found unconnected internal register 'pixel_juice_addr2_reg' and it is trimmed from '21' to '11' bits. [D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.srcs/sources_1/imports/sources_1/lab10.v:689]
DSP Report: Generating DSP pixel_vend_addr_reg, operation Mode is: C+A*(B:0x64).
DSP Report: register pixel_vend_addr_reg is absorbed into DSP pixel_vend_addr_reg.
DSP Report: operator pixel_vend_addr0 is absorbed into DSP pixel_vend_addr_reg.
DSP Report: operator pixel_vend_addr1 is absorbed into DSP pixel_vend_addr_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_1/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_select_top_addr_reg, operation Mode is: C+A*(B:0xbe).
DSP Report: register pixel_select_top_addr_reg is absorbed into DSP pixel_select_top_addr_reg.
DSP Report: operator pixel_select_top_addr0 is absorbed into DSP pixel_select_top_addr_reg.
DSP Report: operator pixel_select_top_addr1 is absorbed into DSP pixel_select_top_addr_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (D+A)*(B:0xbe).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator pixel_select_addr3 is absorbed into DSP p_0_out.
DSP Report: Generating DSP pixel_select_addr_reg, operation Mode is: PCIN+(A:0x0):B+(C:0x76c).
DSP Report: register pixel_select_addr_reg is absorbed into DSP pixel_select_addr_reg.
DSP Report: operator p_2_out is absorbed into DSP pixel_select_addr_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_2/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_money_top_addr_reg, operation Mode is: C+(D+(A:0x3fffffbd))*(B:0xbe).
DSP Report: register pixel_money_top_addr_reg is absorbed into DSP pixel_money_top_addr_reg.
DSP Report: operator pixel_money_top_addr0 is absorbed into DSP pixel_money_top_addr_reg.
DSP Report: operator pixel_money_top_addr1 is absorbed into DSP pixel_money_top_addr_reg.
DSP Report: operator pixel_money_top_addr2 is absorbed into DSP pixel_money_top_addr_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (D+A)*(B:0xbe).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator pixel_money_addr3 is absorbed into DSP p_0_out.
DSP Report: Generating DSP pixel_money_addr_reg, operation Mode is: PCIN+(A:0x0):B+(C:0x76c).
DSP Report: register pixel_money_addr_reg is absorbed into DSP pixel_money_addr_reg.
DSP Report: operator p_2_out is absorbed into DSP pixel_money_addr_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_3/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_water_addr2_reg, operation Mode is: C+A*(B:0x12).
DSP Report: register pixel_water_addr2_reg is absorbed into DSP pixel_water_addr2_reg.
DSP Report: operator pixel_water_addr20 is absorbed into DSP pixel_water_addr2_reg.
DSP Report: operator pixel_water_addr21 is absorbed into DSP pixel_water_addr2_reg.
DSP Report: Generating DSP pixel_juice_addr22, operation Mode is: A*(B:0x16).
DSP Report: operator pixel_juice_addr22 is absorbed into DSP pixel_juice_addr22.
DSP Report: Generating DSP pixel_juice_addr2_reg, operation Mode is: PCIN+(A:0x0):B+(C:0x1e6).
DSP Report: register pixel_juice_addr2_reg is absorbed into DSP pixel_juice_addr2_reg.
DSP Report: operator pixel_juice_addr20 is absorbed into DSP pixel_juice_addr2_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_4/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_tea_addr2_reg, operation Mode is: C+(D+(A:0x3fffff8f))*(B:0x16).
DSP Report: register pixel_tea_addr2_reg is absorbed into DSP pixel_tea_addr2_reg.
DSP Report: operator pixel_tea_addr20 is absorbed into DSP pixel_tea_addr2_reg.
DSP Report: operator pixel_tea_addr21 is absorbed into DSP pixel_tea_addr2_reg.
DSP Report: operator pixel_tea_addr22 is absorbed into DSP pixel_tea_addr2_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_5/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_rest_addr_reg, operation Mode is: C+(D+(A:0x3fffff42))*(B:0x64).
DSP Report: register pixel_rest_addr_reg is absorbed into DSP pixel_rest_addr_reg.
DSP Report: operator pixel_rest_addr0 is absorbed into DSP pixel_rest_addr_reg.
DSP Report: operator pixel_rest_addr1 is absorbed into DSP pixel_rest_addr_reg.
DSP Report: operator pixel_rest_addr2 is absorbed into DSP pixel_rest_addr_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_6/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_water_addr_reg, operation Mode is: C+A*(B:0x12).
DSP Report: register pixel_water_addr_reg is absorbed into DSP pixel_water_addr_reg.
DSP Report: operator pixel_water_addr0 is absorbed into DSP pixel_water_addr_reg.
DSP Report: operator pixel_water_addr1 is absorbed into DSP pixel_water_addr_reg.
DSP Report: Generating DSP pixel_juice_addr2, operation Mode is: A*(B:0x16).
DSP Report: operator pixel_juice_addr2 is absorbed into DSP pixel_juice_addr2.
DSP Report: Generating DSP pixel_juice_addr_reg, operation Mode is: PCIN+(A:0x0):B+(C:0x1e6).
DSP Report: register pixel_juice_addr_reg is absorbed into DSP pixel_juice_addr_reg.
DSP Report: operator pixel_juice_addr0 is absorbed into DSP pixel_juice_addr_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_7/RAM_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP pixel_tea_addr_reg, operation Mode is: C+A*(B:0x16).
DSP Report: register pixel_tea_addr_reg is absorbed into DSP pixel_tea_addr_reg.
DSP Report: operator pixel_tea_addr0 is absorbed into DSP pixel_tea_addr_reg.
DSP Report: operator pixel_tea_addr1 is absorbed into DSP pixel_tea_addr_reg.
INFO: [Synth 8-3971] The signal "lab10/ram_8/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_9/RAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-7129] Port usr_sw[2] in module lab10 is either unconnected or has no load
INFO: [Synth 8-3971] The signal "lab10/ram_1/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_2/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_3/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_4/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_5/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_6/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_7/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_8/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lab10/ram_9/RAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (num_time_1_vpos_reg[30]) is unused and will be removed from module lab10.
WARNING: [Synth 8-3332] Sequential element (num_time_1_vpos_reg[5]) is unused and will be removed from module lab10.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1576.641 ; gain = 660.906
---------------------------------------------------------------------------------
 Sort Area is  pixel_vend_addr_reg_0 : 0 0 : 435 435 : Used 1 time 0
 Sort Area is  p_0_out_2 : 0 0 : 318 401 : Used 1 time 0
 Sort Area is  p_0_out_2 : 0 1 : 83 401 : Used 1 time 0
 Sort Area is  p_0_out_7 : 0 0 : 318 401 : Used 1 time 0
 Sort Area is  p_0_out_7 : 0 1 : 83 401 : Used 1 time 0
 Sort Area is  pixel_money_top_addr_reg_8 : 0 0 : 360 360 : Used 1 time 0
 Sort Area is  pixel_select_top_addr_reg_5 : 0 0 : 332 332 : Used 1 time 0
 Sort Area is  pixel_rest_addr_reg_11 : 0 0 : 293 293 : Used 1 time 0
 Sort Area is  pixel_juice_addr22_a : 0 0 : 105 171 : Used 1 time 0
 Sort Area is  pixel_juice_addr22_a : 0 1 : 66 171 : Used 1 time 0
 Sort Area is  pixel_juice_addr2_13 : 0 0 : 105 171 : Used 1 time 0
 Sort Area is  pixel_juice_addr2_13 : 0 1 : 66 171 : Used 1 time 0
 Sort Area is  pixel_tea_addr2_reg_f : 0 0 : 160 160 : Used 1 time 0
 Sort Area is  pixel_tea_addr_reg_15 : 0 0 : 137 137 : Used 1 time 0
 Sort Area is  pixel_water_addr2_reg_d : 0 0 : 90 90 : Used 1 time 0
 Sort Area is  pixel_water_addr_reg_14 : 0 0 : 90 90 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab10       | ram_1/RAM_reg | 17 K x 12(WRITE_FIRST) | W | R | 17 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 12     | 
|lab10       | ram_2/RAM_reg | 9 K x 12(WRITE_FIRST)  | W | R | 9 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 6      | 
|lab10       | ram_3/RAM_reg | 9 K x 12(WRITE_FIRST)  | W | R | 9 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 6      | 
|lab10       | ram_4/RAM_reg | 1 K x 12(WRITE_FIRST)  | W | R | 1 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|lab10       | ram_5/RAM_reg | 684 x 12(WRITE_FIRST)  | W | R | 684 x 12(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|lab10       | ram_6/RAM_reg | 3 K x 12(WRITE_FIRST)  | W | R | 3 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|lab10       | ram_7/RAM_reg | 1 K x 12(WRITE_FIRST)  | W | R | 1 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|lab10       | ram_8/RAM_reg | 684 x 12(WRITE_FIRST)  | W | R | 684 x 12(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|lab10       | ram_9/RAM_reg | 399 x 12(WRITE_FIRST)  | W | R | 399 x 12(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab10       | C+A*(B:0x64)                  | 21     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | C+A*(B:0xbe)                  | 14     | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | (D+A)*(B:0xbe)                | 14     | 8      | -      | 9      | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B+(C:0x76c)      | 30     | 14     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | C+(D+(A:0x3fffffbd))*(B:0xbe) | 14     | 8      | 14     | 9      | 14     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|lab10       | (D+A)*(B:0xbe)                | 14     | 8      | -      | 9      | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B+(C:0x76c)      | 30     | 14     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | C+A*(B:0x12)                  | 11     | 5      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | A*(B:0x16)                    | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B+(C:0x1e6)      | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | C+(D+(A:0x3fffff8f))*(B:0x16) | 10     | 5      | 10     | 9      | 10     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|lab10       | C+(D+(A:0x3fffff42))*(B:0x64) | 12     | 7      | 12     | 9      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|lab10       | C+A*(B:0x12)                  | 11     | 5      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | A*(B:0x16)                    | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | PCIN+(A:0x0):B+(C:0x1e6)      | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | C+A*(B:0x16)                  | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1593.758 ; gain = 678.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1864.703 ; gain = 948.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab10       | ram_1/RAM_reg | 17 K x 12(WRITE_FIRST) | W | R | 17 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 12     | 
|lab10       | ram_2/RAM_reg | 9 K x 12(WRITE_FIRST)  | W | R | 9 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 6      | 
|lab10       | ram_3/RAM_reg | 9 K x 12(WRITE_FIRST)  | W | R | 9 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 6      | 
|lab10       | ram_4/RAM_reg | 1 K x 12(WRITE_FIRST)  | W | R | 1 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|lab10       | ram_5/RAM_reg | 684 x 12(WRITE_FIRST)  | W | R | 684 x 12(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|lab10       | ram_6/RAM_reg | 3 K x 12(WRITE_FIRST)  | W | R | 3 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 1      | 1      | 
|lab10       | ram_7/RAM_reg | 1 K x 12(WRITE_FIRST)  | W | R | 1 K x 12(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|lab10       | ram_8/RAM_reg | 684 x 12(WRITE_FIRST)  | W | R | 684 x 12(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|lab10       | ram_9/RAM_reg | 399 x 12(WRITE_FIRST)  | W | R | 399 x 12(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_1/RAM_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_2/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_3/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_4/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_4/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_5/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_5/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_6/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_6/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_6/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_6/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_8/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_8/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ram_9/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab10       | (C+A*B)'      | 21     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | (C+A*B)'      | 14     | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | D+A*B         | 30     | 8      | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|lab10       | (PCIN+A:B+C)' | 0      | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lab10       | (C+D+A*B)'    | 30     | 8      | 14     | 9      | 14     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|lab10       | D+A*B         | 30     | 8      | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|lab10       | (PCIN+A:B+C)' | 0      | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lab10       | (C+A*B)'      | 11     | 5      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | A*B           | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | (PCIN+A:B+C)' | 0      | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lab10       | (C+D+A*B)'    | 30     | 5      | 10     | 9      | 10     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|lab10       | (C+D+A*B)'    | 30     | 7      | 12     | 9      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|lab10       | (C+A*B)'      | 11     | 5      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|lab10       | A*B           | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lab10       | (PCIN+A:B+C)' | 0      | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lab10       | (C+A*B)'      | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   265|
|3     |DSP48E1  |    16|
|8     |LUT1     |   108|
|9     |LUT2     |   486|
|10    |LUT3     |   290|
|11    |LUT4     |   462|
|12    |LUT5     |   455|
|13    |LUT6     |   908|
|14    |RAMB18E1 |     4|
|17    |RAMB36E1 |    27|
|43    |FDCE     |    21|
|44    |FDPE     |    19|
|45    |FDRE     |   478|
|46    |FDSE     |    48|
|47    |LDC      |     1|
|48    |LDP      |     1|
|49    |IBUF     |     9|
|50    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1873.836 ; gain = 945.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.836 ; gain = 958.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1873.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instance 
  LDP => LDPE: 1 instance 

Synth Design complete | Checksum: 10bb097
INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 1873.836 ; gain = 1356.281
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1873.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Coding/GitHub/NYCU_DCL-Final-Project/DCL_final_project_team03/DCL_final_project_team03.runs/synth_1/lab10.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab10_utilization_synth.rpt -pb lab10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 20:45:39 2024...
