var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"filter_low_pass_simulink","ref":false,"current":[],"files":[{"name":"Altera/Cyclone_V/5CSXFC6D6F31C8/F200/alterafpf_add_single.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\Altera\\Cyclone_V\\5CSXFC6D6F31C8\\F200","tag":"","groupDisplay":"Model files","code":"-- ------------------------------------------------------------------------- \r\n-- High Level Design Compiler for Intel(R) FPGAs Version 24.1std (Release Build #1077)\r\n-- Quartus Prime development tool and MATLAB/Simulink Interface\r\n-- \r\n-- Legal Notice: Copyright 2025 Intel Corporation.  All rights reserved.\r\n-- Your use of  Intel Corporation's design tools,  logic functions and other\r\n-- software and  tools, and its AMPP partner logic functions, and any output\r\n-- files any  of the foregoing (including  device programming  or simulation\r\n-- files), and  any associated  documentation  or information  are expressly\r\n-- subject  to the terms and  conditions of the  Intel FPGA Software License\r\n-- Agreement, Intel MegaCore Function License Agreement, or other applicable\r\n-- license agreement,  including,  without limitation,  that your use is for\r\n-- the  sole  purpose of  programming  logic devices  manufactured by  Intel\r\n-- and  sold by Intel  or its authorized  distributors. Please refer  to the\r\n-- applicable agreement for further details.\r\n-- ---------------------------------------------------------------------------\r\n\r\n-- VHDL created from alterafpf_add_single\r\n-- VHDL created on Wed Sep 10 16:42:18 2025\r\n\r\n\r\nlibrary IEEE;\r\nuse IEEE.std_logic_1164.all;\r\nuse IEEE.NUMERIC_STD.all;\r\nuse IEEE.MATH_REAL.all;\r\nuse std.TextIO.all;\r\nuse work.dspba_library_package.all;\r\n\r\nLIBRARY altera_mf;\r\nUSE altera_mf.altera_mf_components.all;\r\nLIBRARY altera_lnsim;\r\nUSE altera_lnsim.altera_lnsim_components.altera_syncram;\r\nLIBRARY lpm;\r\nUSE lpm.lpm_components.all;\r\n\r\nentity alterafpf_add_single is\r\n    port (\r\n        a : in std_logic_vector(31 downto 0);  -- float32_m23\r\n        b : in std_logic_vector(31 downto 0);  -- float32_m23\r\n        en : in std_logic_vector(0 downto 0);  -- ufix1\r\n        q : out std_logic_vector(31 downto 0);  -- float32_m23\r\n        clk : in std_logic;\r\n        areset : in std_logic\r\n    );\r\nend alterafpf_add_single;\r\n\r\narchitecture normal of alterafpf_add_single is\r\n\r\n    attribute altera_attribute : string;\r\n    attribute altera_attribute of normal : architecture is \"-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007\";\r\n    \r\n    signal GND_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal VCC_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal expFracX_uid6_fpAddTest_b : STD_LOGIC_VECTOR (30 downto 0);\r\n    signal expFracY_uid7_fpAddTest_b : STD_LOGIC_VECTOR (30 downto 0);\r\n    signal xGTEy_uid8_fpAddTest_a : STD_LOGIC_VECTOR (32 downto 0);\r\n    signal xGTEy_uid8_fpAddTest_b : STD_LOGIC_VECTOR (32 downto 0);\r\n    signal xGTEy_uid8_fpAddTest_o : STD_LOGIC_VECTOR (32 downto 0);\r\n    signal xGTEy_uid8_fpAddTest_n : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal sigY_uid9_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracY_uid10_fpAddTest_b : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal expY_uid11_fpAddTest_b : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal ypn_uid12_fpAddTest_q : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal aSig_uid16_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal aSig_uid16_fpAddTest_q : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal bSig_uid17_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal bSig_uid17_fpAddTest_q : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal cstAllOWE_uid18_fpAddTest_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal cstZeroWF_uid19_fpAddTest_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal cstAllZWE_uid20_fpAddTest_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal exp_aSig_uid21_fpAddTest_in : STD_LOGIC_VECTOR (30 downto 0);\r\n    signal exp_aSig_uid21_fpAddTest_b : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal frac_aSig_uid22_fpAddTest_in : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal frac_aSig_uid22_fpAddTest_b : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal excZ_aSig_uid16_uid23_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excZ_aSig_uid16_uid23_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal expXIsMax_uid24_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal expXIsMax_uid24_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracXIsZero_uid25_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracXIsZero_uid25_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracXIsNotZero_uid26_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excI_aSig_uid27_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excN_aSig_uid28_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excN_aSig_uid28_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal invExpXIsMax_uid29_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal InvExpXIsZero_uid30_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excR_aSig_uid31_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal exp_bSig_uid35_fpAddTest_in : STD_LOGIC_VECTOR (30 downto 0);\r\n    signal exp_bSig_uid35_fpAddTest_b : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal frac_bSig_uid36_fpAddTest_in : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal frac_bSig_uid36_fpAddTest_b : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal excZ_bSig_uid17_uid37_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excZ_bSig_uid17_uid37_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal expXIsMax_uid38_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal expXIsMax_uid38_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracXIsZero_uid39_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracXIsZero_uid39_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracXIsNotZero_uid40_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excI_bSig_uid41_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excN_bSig_uid42_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excN_bSig_uid42_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal invExpXIsMax_uid43_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal InvExpXIsZero_uid44_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excR_bSig_uid45_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal sigA_uid50_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal sigB_uid51_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal effSub_uid52_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal effSub_uid52_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracBz_uid56_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracBz_uid56_fpAddTest_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal oFracB_uid59_fpAddTest_q : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal expAmExpB_uid60_fpAddTest_a : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expAmExpB_uid60_fpAddTest_b : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expAmExpB_uid60_fpAddTest_o : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expAmExpB_uid60_fpAddTest_q : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal cWFP2_uid61_fpAddTest_q : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal shiftedOut_uid63_fpAddTest_a : STD_LOGIC_VECTOR (10 downto 0);\r\n    signal shiftedOut_uid63_fpAddTest_b : STD_LOGIC_VECTOR (10 downto 0);\r\n    signal shiftedOut_uid63_fpAddTest_o : STD_LOGIC_VECTOR (10 downto 0);\r\n    signal shiftedOut_uid63_fpAddTest_c : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal padConst_uid64_fpAddTest_q : STD_LOGIC_VECTOR (24 downto 0);\r\n    signal rightPaddedIn_uid65_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal iShiftedOut_uid67_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal alignFracBPostShiftOut_uid68_fpAddTest_b : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal alignFracBPostShiftOut_uid68_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal cmpEQ_stickyBits_cZwF_uid71_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal cmpEQ_stickyBits_cZwF_uid71_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal effSubInvSticky_uid74_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal zocst_uid76_fpAddTest_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal fracAAddOp_uid77_fpAddTest_q : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal fracBAddOp_uid80_fpAddTest_q : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal fracBAddOpPostXor_uid81_fpAddTest_b : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal fracBAddOpPostXor_uid81_fpAddTest_q : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal fracAddResult_uid82_fpAddTest_a : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal fracAddResult_uid82_fpAddTest_b : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal fracAddResult_uid82_fpAddTest_o : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal fracAddResult_uid82_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_in : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal fracGRS_uid84_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal cAmA_uid86_fpAddTest_q : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal aMinusA_uid87_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracPostNorm_uid89_fpAddTest_b : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal oneCST_uid90_fpAddTest_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal expInc_uid91_fpAddTest_a : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expInc_uid91_fpAddTest_b : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expInc_uid91_fpAddTest_o : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expInc_uid91_fpAddTest_q : STD_LOGIC_VECTOR (8 downto 0);\r\n    signal expPostNorm_uid92_fpAddTest_a : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal expPostNorm_uid92_fpAddTest_b : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal expPostNorm_uid92_fpAddTest_o : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal expPostNorm_uid92_fpAddTest_q : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal Sticky0_uid93_fpAddTest_in : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal Sticky0_uid93_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal Sticky1_uid94_fpAddTest_in : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal Sticky1_uid94_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal Round_uid95_fpAddTest_in : STD_LOGIC_VECTOR (2 downto 0);\r\n    signal Round_uid95_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal Guard_uid96_fpAddTest_in : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal Guard_uid96_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal LSB_uid97_fpAddTest_in : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal LSB_uid97_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rndBitCond_uid98_fpAddTest_q : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal cRBit_uid99_fpAddTest_q : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal rBi_uid100_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rBi_uid100_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal roundBit_uid101_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracPostNormRndRange_uid102_fpAddTest_in : STD_LOGIC_VECTOR (25 downto 0);\r\n    signal fracPostNormRndRange_uid102_fpAddTest_b : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal expFracR_uid103_fpAddTest_q : STD_LOGIC_VECTOR (33 downto 0);\r\n    signal rndExpFrac_uid104_fpAddTest_a : STD_LOGIC_VECTOR (34 downto 0);\r\n    signal rndExpFrac_uid104_fpAddTest_b : STD_LOGIC_VECTOR (34 downto 0);\r\n    signal rndExpFrac_uid104_fpAddTest_o : STD_LOGIC_VECTOR (34 downto 0);\r\n    signal rndExpFrac_uid104_fpAddTest_q : STD_LOGIC_VECTOR (34 downto 0);\r\n    signal wEP2AllOwE_uid105_fpAddTest_q : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal rndExp_uid106_fpAddTest_in : STD_LOGIC_VECTOR (33 downto 0);\r\n    signal rndExp_uid106_fpAddTest_b : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal rOvfEQMax_uid107_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rndExpFracOvfBits_uid109_fpAddTest_in : STD_LOGIC_VECTOR (33 downto 0);\r\n    signal rndExpFracOvfBits_uid109_fpAddTest_b : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rOvfExtraBits_uid110_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rOvf_uid111_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal wEP2AllZ_uid112_fpAddTest_q : STD_LOGIC_VECTOR (9 downto 0);\r\n    signal rUdfEQMin_uid113_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rUdfExtraBit_uid114_fpAddTest_in : STD_LOGIC_VECTOR (33 downto 0);\r\n    signal rUdfExtraBit_uid114_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rUdf_uid115_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal fracRPreExc_uid116_fpAddTest_in : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal fracRPreExc_uid116_fpAddTest_b : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal expRPreExc_uid117_fpAddTest_in : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal expRPreExc_uid117_fpAddTest_b : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal regInputs_uid118_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal regInputs_uid118_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excRZeroVInC_uid119_fpAddTest_q : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal excRZero_uid120_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rInfOvf_uid121_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rInfOvf_uid121_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excRInfVInC_uid122_fpAddTest_q : STD_LOGIC_VECTOR (5 downto 0);\r\n    signal excRInf_uid123_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excRNaN2_uid124_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excAIBISub_uid125_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excRNaN_uid126_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal concExc_uid127_fpAddTest_q : STD_LOGIC_VECTOR (2 downto 0);\r\n    signal excREnc_uid128_fpAddTest_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal invAMinusA_uid129_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal signRReg_uid130_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal sigBBInf_uid131_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal sigAAInf_uid132_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal signRInf_uid133_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excAZBZSigASigB_uid134_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal excBZARSigA_uid135_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal signRZero_uid136_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal signRInfRZRReg_uid137_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal signRInfRZRReg_uid137_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal invExcRNaN_uid138_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal signRPostExc_uid139_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal oneFracRPostExc2_uid140_fpAddTest_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal fracRPostExc_uid143_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal fracRPostExc_uid143_fpAddTest_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal expRPostExc_uid147_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal expRPostExc_uid147_fpAddTest_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal R_uid148_fpAddTest_q : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal zs_uid150_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (15 downto 0);\r\n    signal rVStage_uid151_lzCountVal_uid85_fpAddTest_b : STD_LOGIC_VECTOR (15 downto 0);\r\n    signal vCount_uid152_lzCountVal_uid85_fpAddTest_qi : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vCount_uid152_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal mO_uid153_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal vStage_uid154_lzCountVal_uid85_fpAddTest_in : STD_LOGIC_VECTOR (11 downto 0);\r\n    signal vStage_uid154_lzCountVal_uid85_fpAddTest_b : STD_LOGIC_VECTOR (11 downto 0);\r\n    signal cStage_uid155_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (15 downto 0);\r\n    signal vStagei_uid157_lzCountVal_uid85_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid157_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (15 downto 0);\r\n    signal vCount_uid160_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid163_lzCountVal_uid85_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid163_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal zs_uid164_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal vCount_uid166_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid169_lzCountVal_uid85_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid169_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal zs_uid170_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal vCount_uid172_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid175_lzCountVal_uid85_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vStagei_uid175_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rVStage_uid177_lzCountVal_uid85_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal vCount_uid178_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal r_uid179_lzCountVal_uid85_fpAddTest_q : STD_LOGIC_VECTOR (4 downto 0);\r\n    signal wIntCst_uid183_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (5 downto 0);\r\n    signal shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_a : STD_LOGIC_VECTOR (10 downto 0);\r\n    signal shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (10 downto 0);\r\n    signal shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o : STD_LOGIC_VECTOR (10 downto 0);\r\n    signal shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_n : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rightShiftStage0Idx1Rng16_uid185_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (32 downto 0);\r\n    signal rightShiftStage0Idx1_uid187_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage0Idx2Rng32_uid188_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (16 downto 0);\r\n    signal rightShiftStage0Idx2Pad32_uid189_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal rightShiftStage0Idx2_uid190_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage0Idx3Rng48_uid191_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal rightShiftStage0Idx3Pad48_uid192_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (47 downto 0);\r\n    signal rightShiftStage0Idx3_uid193_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage1Idx1Rng4_uid196_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (44 downto 0);\r\n    signal rightShiftStage1Idx1_uid198_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage1Idx2Rng8_uid199_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (40 downto 0);\r\n    signal rightShiftStage1Idx2_uid201_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage1Idx3Rng12_uid202_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (36 downto 0);\r\n    signal rightShiftStage1Idx3Pad12_uid203_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (11 downto 0);\r\n    signal rightShiftStage1Idx3_uid204_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage2Idx1Rng1_uid207_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (47 downto 0);\r\n    signal rightShiftStage2Idx1_uid209_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage2Idx2Rng2_uid210_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (46 downto 0);\r\n    signal rightShiftStage2Idx2_uid212_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage2Idx3Rng3_uid213_alignmentShifter_uid64_fpAddTest_b : STD_LOGIC_VECTOR (45 downto 0);\r\n    signal rightShiftStage2Idx3Pad3_uid214_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (2 downto 0);\r\n    signal rightShiftStage2Idx3_uid215_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal zeroOutCst_uid218_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal r_uid219_alignmentShifter_uid64_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal r_uid219_alignmentShifter_uid64_fpAddTest_q : STD_LOGIC_VECTOR (48 downto 0);\r\n    signal leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest_in : STD_LOGIC_VECTOR (19 downto 0);\r\n    signal leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest_b : STD_LOGIC_VECTOR (19 downto 0);\r\n    signal leftShiftStage0Idx1_uid225_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage0Idx2_uid228_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage0Idx3Pad24_uid229_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest_in : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest_b : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal leftShiftStage0Idx3_uid231_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest_in : STD_LOGIC_VECTOR (25 downto 0);\r\n    signal leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest_b : STD_LOGIC_VECTOR (25 downto 0);\r\n    signal leftShiftStage1Idx1_uid236_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest_in : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest_b : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal leftShiftStage1Idx2_uid239_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage1Idx3Pad6_uid240_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (5 downto 0);\r\n    signal leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest_in : STD_LOGIC_VECTOR (21 downto 0);\r\n    signal leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest_b : STD_LOGIC_VECTOR (21 downto 0);\r\n    signal leftShiftStage1Idx3_uid242_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_s : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest_in : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest_b : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal leftShiftStage2Idx1_uid247_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_in : STD_LOGIC_VECTOR (5 downto 0);\r\n    signal rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_d : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal stickyBits_uid69_fpAddTest_merged_bit_select_b : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal stickyBits_uid69_fpAddTest_merged_bit_select_c : STD_LOGIC_VECTOR (25 downto 0);\r\n    signal rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_b : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_c : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);\r\n    signal rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_d : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (25 downto 0);\r\n    signal redist1_rVStage_uid177_lzCountVal_uid85_fpAddTest_b_1_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist2_vCount_uid172_lzCountVal_uid85_fpAddTest_q_1_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist3_vCount_uid166_lzCountVal_uid85_fpAddTest_q_1_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist4_vCount_uid160_lzCountVal_uid85_fpAddTest_q_2_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist5_vStage_uid154_lzCountVal_uid85_fpAddTest_b_2_q : STD_LOGIC_VECTOR (11 downto 0);\r\n    signal redist6_vCount_uid152_lzCountVal_uid85_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist7_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1_q : STD_LOGIC_VECTOR (15 downto 0);\r\n    signal redist8_signRInfRZRReg_uid137_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist9_regInputs_uid118_fpAddTest_q_2_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist10_expRPreExc_uid117_fpAddTest_b_1_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal redist11_fracRPreExc_uid116_fpAddTest_b_1_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal redist12_fracPostNormRndRange_uid102_fpAddTest_b_1_q : STD_LOGIC_VECTOR (23 downto 0);\r\n    signal redist13_aMinusA_uid87_fpAddTest_q_2_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist14_fracGRS_uid84_fpAddTest_q_1_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal redist15_fracGRS_uid84_fpAddTest_q_3_q : STD_LOGIC_VECTOR (27 downto 0);\r\n    signal redist16_rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b_1_q : STD_LOGIC_VECTOR (26 downto 0);\r\n    signal redist17_effSub_uid52_fpAddTest_q_8_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist18_sigB_uid51_fpAddTest_b_2_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist19_sigB_uid51_fpAddTest_b_7_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist20_sigA_uid50_fpAddTest_b_2_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist21_sigA_uid50_fpAddTest_b_7_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist22_InvExpXIsZero_uid44_fpAddTest_q_6_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist23_excN_bSig_uid42_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist24_excI_bSig_uid41_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist25_fracXIsZero_uid39_fpAddTest_q_6_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist26_expXIsMax_uid38_fpAddTest_q_7_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist28_excZ_bSig_uid17_uid37_fpAddTest_q_9_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist29_frac_bSig_uid36_fpAddTest_b_1_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal redist30_excN_aSig_uid28_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist31_excI_aSig_uid27_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist32_fracXIsZero_uid25_fpAddTest_q_4_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist33_excZ_aSig_uid16_uid23_fpAddTest_q_3_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist34_frac_aSig_uid22_fpAddTest_b_3_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal redist36_expY_uid11_fpAddTest_b_1_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal redist37_fracY_uid10_fpAddTest_b_1_q : STD_LOGIC_VECTOR (22 downto 0);\r\n    signal redist38_sigY_uid9_fpAddTest_b_1_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist39_xIn_a_1_q : STD_LOGIC_VECTOR (31 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_reset0 : std_logic;\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_ia : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_aa : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_ab : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_iq : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_q : STD_LOGIC_VECTOR (7 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_i : UNSIGNED (1 downto 0);\r\n    attribute preserve : boolean;\r\n    attribute preserve of redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_i : signal is true;\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_s : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_q : STD_LOGIC_VECTOR (1 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_mem_last_q : STD_LOGIC_VECTOR (2 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_cmp_b : STD_LOGIC_VECTOR (2 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_cmp_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_cmpReg_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_notEnable_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_nor_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_q : STD_LOGIC_VECTOR (0 downto 0);\r\n    attribute dont_merge : boolean;\r\n    attribute dont_merge of redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_q : signal is true;\r\n    signal redist35_exp_aSig_uid21_fpAddTest_b_6_enaAnd_q : STD_LOGIC_VECTOR (0 downto 0);\r\n\r\nbegin\r\n\r\n\r\n    -- cAmA_uid86_fpAddTest(CONSTANT,85)\r\n    cAmA_uid86_fpAddTest_q <= \"11100\";\r\n\r\n    -- zs_uid150_lzCountVal_uid85_fpAddTest(CONSTANT,149)\r\n    zs_uid150_lzCountVal_uid85_fpAddTest_q <= \"0000000000000000\";\r\n\r\n    -- sigY_uid9_fpAddTest(BITSELECT,8)@0\r\n    sigY_uid9_fpAddTest_b <= STD_LOGIC_VECTOR(b(31 downto 31));\r\n\r\n    -- redist38_sigY_uid9_fpAddTest_b_1(DELAY,294)\r\n    redist38_sigY_uid9_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => sigY_uid9_fpAddTest_b, xout => redist38_sigY_uid9_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- expY_uid11_fpAddTest(BITSELECT,10)@0\r\n    expY_uid11_fpAddTest_b <= b(30 downto 23);\r\n\r\n    -- redist36_expY_uid11_fpAddTest_b_1(DELAY,292)\r\n    redist36_expY_uid11_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 8, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => expY_uid11_fpAddTest_b, xout => redist36_expY_uid11_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracY_uid10_fpAddTest(BITSELECT,9)@0\r\n    fracY_uid10_fpAddTest_b <= b(22 downto 0);\r\n\r\n    -- redist37_fracY_uid10_fpAddTest_b_1(DELAY,293)\r\n    redist37_fracY_uid10_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 23, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracY_uid10_fpAddTest_b, xout => redist37_fracY_uid10_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- ypn_uid12_fpAddTest(BITJOIN,11)@1\r\n    ypn_uid12_fpAddTest_q <= redist38_sigY_uid9_fpAddTest_b_1_q & redist36_expY_uid11_fpAddTest_b_1_q & redist37_fracY_uid10_fpAddTest_b_1_q;\r\n\r\n    -- redist39_xIn_a_1(DELAY,295)\r\n    redist39_xIn_a_1 : dspba_delay\r\n    GENERIC MAP ( width => 32, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => a, xout => redist39_xIn_a_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- GND(CONSTANT,0)\r\n    GND_q <= \"0\";\r\n\r\n    -- expFracY_uid7_fpAddTest(BITSELECT,6)@0\r\n    expFracY_uid7_fpAddTest_b <= b(30 downto 0);\r\n\r\n    -- expFracX_uid6_fpAddTest(BITSELECT,5)@0\r\n    expFracX_uid6_fpAddTest_b <= a(30 downto 0);\r\n\r\n    -- xGTEy_uid8_fpAddTest(COMPARE,7)@0 + 1\r\n    xGTEy_uid8_fpAddTest_a <= STD_LOGIC_VECTOR(\"00\" & expFracX_uid6_fpAddTest_b);\r\n    xGTEy_uid8_fpAddTest_b <= STD_LOGIC_VECTOR(\"00\" & expFracY_uid7_fpAddTest_b);\r\n    xGTEy_uid8_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            xGTEy_uid8_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                xGTEy_uid8_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xGTEy_uid8_fpAddTest_a) - UNSIGNED(xGTEy_uid8_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    xGTEy_uid8_fpAddTest_n(0) <= not (xGTEy_uid8_fpAddTest_o(32));\r\n\r\n    -- bSig_uid17_fpAddTest(MUX,16)@1\r\n    bSig_uid17_fpAddTest_s <= xGTEy_uid8_fpAddTest_n;\r\n    bSig_uid17_fpAddTest_combproc: PROCESS (bSig_uid17_fpAddTest_s, en, redist39_xIn_a_1_q, ypn_uid12_fpAddTest_q)\r\n    BEGIN\r\n        CASE (bSig_uid17_fpAddTest_s) IS\r\n            WHEN \"0\" => bSig_uid17_fpAddTest_q <= redist39_xIn_a_1_q;\r\n            WHEN \"1\" => bSig_uid17_fpAddTest_q <= ypn_uid12_fpAddTest_q;\r\n            WHEN OTHERS => bSig_uid17_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- sigB_uid51_fpAddTest(BITSELECT,50)@1\r\n    sigB_uid51_fpAddTest_b <= STD_LOGIC_VECTOR(bSig_uid17_fpAddTest_q(31 downto 31));\r\n\r\n    -- redist18_sigB_uid51_fpAddTest_b_2(DELAY,274)\r\n    redist18_sigB_uid51_fpAddTest_b_2 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => sigB_uid51_fpAddTest_b, xout => redist18_sigB_uid51_fpAddTest_b_2_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- aSig_uid16_fpAddTest(MUX,15)@1\r\n    aSig_uid16_fpAddTest_s <= xGTEy_uid8_fpAddTest_n;\r\n    aSig_uid16_fpAddTest_combproc: PROCESS (aSig_uid16_fpAddTest_s, en, ypn_uid12_fpAddTest_q, redist39_xIn_a_1_q)\r\n    BEGIN\r\n        CASE (aSig_uid16_fpAddTest_s) IS\r\n            WHEN \"0\" => aSig_uid16_fpAddTest_q <= ypn_uid12_fpAddTest_q;\r\n            WHEN \"1\" => aSig_uid16_fpAddTest_q <= redist39_xIn_a_1_q;\r\n            WHEN OTHERS => aSig_uid16_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- sigA_uid50_fpAddTest(BITSELECT,49)@1\r\n    sigA_uid50_fpAddTest_b <= STD_LOGIC_VECTOR(aSig_uid16_fpAddTest_q(31 downto 31));\r\n\r\n    -- redist20_sigA_uid50_fpAddTest_b_2(DELAY,276)\r\n    redist20_sigA_uid50_fpAddTest_b_2 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => sigA_uid50_fpAddTest_b, xout => redist20_sigA_uid50_fpAddTest_b_2_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- effSub_uid52_fpAddTest(LOGICAL,51)@3 + 1\r\n    effSub_uid52_fpAddTest_qi <= redist20_sigA_uid50_fpAddTest_b_2_q xor redist18_sigB_uid51_fpAddTest_b_2_q;\r\n    effSub_uid52_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => effSub_uid52_fpAddTest_qi, xout => effSub_uid52_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- exp_bSig_uid35_fpAddTest(BITSELECT,34)@1\r\n    exp_bSig_uid35_fpAddTest_in <= bSig_uid17_fpAddTest_q(30 downto 0);\r\n    exp_bSig_uid35_fpAddTest_b <= exp_bSig_uid35_fpAddTest_in(30 downto 23);\r\n\r\n    -- exp_aSig_uid21_fpAddTest(BITSELECT,20)@1\r\n    exp_aSig_uid21_fpAddTest_in <= aSig_uid16_fpAddTest_q(30 downto 0);\r\n    exp_aSig_uid21_fpAddTest_b <= exp_aSig_uid21_fpAddTest_in(30 downto 23);\r\n\r\n    -- expAmExpB_uid60_fpAddTest(SUB,59)@1 + 1\r\n    expAmExpB_uid60_fpAddTest_a <= STD_LOGIC_VECTOR(\"0\" & exp_aSig_uid21_fpAddTest_b);\r\n    expAmExpB_uid60_fpAddTest_b <= STD_LOGIC_VECTOR(\"0\" & exp_bSig_uid35_fpAddTest_b);\r\n    expAmExpB_uid60_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            expAmExpB_uid60_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                expAmExpB_uid60_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expAmExpB_uid60_fpAddTest_a) - UNSIGNED(expAmExpB_uid60_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    expAmExpB_uid60_fpAddTest_q <= expAmExpB_uid60_fpAddTest_o(8 downto 0);\r\n\r\n    -- cWFP2_uid61_fpAddTest(CONSTANT,60)\r\n    cWFP2_uid61_fpAddTest_q <= \"11001\";\r\n\r\n    -- shiftedOut_uid63_fpAddTest(COMPARE,62)@2 + 1\r\n    shiftedOut_uid63_fpAddTest_a <= STD_LOGIC_VECTOR(\"000000\" & cWFP2_uid61_fpAddTest_q);\r\n    shiftedOut_uid63_fpAddTest_b <= STD_LOGIC_VECTOR(\"00\" & expAmExpB_uid60_fpAddTest_q);\r\n    shiftedOut_uid63_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            shiftedOut_uid63_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                shiftedOut_uid63_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftedOut_uid63_fpAddTest_a) - UNSIGNED(shiftedOut_uid63_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    shiftedOut_uid63_fpAddTest_c(0) <= shiftedOut_uid63_fpAddTest_o(10);\r\n\r\n    -- iShiftedOut_uid67_fpAddTest(LOGICAL,66)@3\r\n    iShiftedOut_uid67_fpAddTest_q <= not (shiftedOut_uid63_fpAddTest_c);\r\n\r\n    -- zeroOutCst_uid218_alignmentShifter_uid64_fpAddTest(CONSTANT,217)\r\n    zeroOutCst_uid218_alignmentShifter_uid64_fpAddTest_q <= \"0000000000000000000000000000000000000000000000000\";\r\n\r\n    -- rightShiftStage2Idx3Pad3_uid214_alignmentShifter_uid64_fpAddTest(CONSTANT,213)\r\n    rightShiftStage2Idx3Pad3_uid214_alignmentShifter_uid64_fpAddTest_q <= \"000\";\r\n\r\n    -- rightShiftStage2Idx3Rng3_uid213_alignmentShifter_uid64_fpAddTest(BITSELECT,212)@2\r\n    rightShiftStage2Idx3Rng3_uid213_alignmentShifter_uid64_fpAddTest_b <= rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q(48 downto 3);\r\n\r\n    -- rightShiftStage2Idx3_uid215_alignmentShifter_uid64_fpAddTest(BITJOIN,214)@2\r\n    rightShiftStage2Idx3_uid215_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage2Idx3Pad3_uid214_alignmentShifter_uid64_fpAddTest_q & rightShiftStage2Idx3Rng3_uid213_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- zs_uid170_lzCountVal_uid85_fpAddTest(CONSTANT,169)\r\n    zs_uid170_lzCountVal_uid85_fpAddTest_q <= \"00\";\r\n\r\n    -- rightShiftStage2Idx2Rng2_uid210_alignmentShifter_uid64_fpAddTest(BITSELECT,209)@2\r\n    rightShiftStage2Idx2Rng2_uid210_alignmentShifter_uid64_fpAddTest_b <= rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q(48 downto 2);\r\n\r\n    -- rightShiftStage2Idx2_uid212_alignmentShifter_uid64_fpAddTest(BITJOIN,211)@2\r\n    rightShiftStage2Idx2_uid212_alignmentShifter_uid64_fpAddTest_q <= zs_uid170_lzCountVal_uid85_fpAddTest_q & rightShiftStage2Idx2Rng2_uid210_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- rightShiftStage2Idx1Rng1_uid207_alignmentShifter_uid64_fpAddTest(BITSELECT,206)@2\r\n    rightShiftStage2Idx1Rng1_uid207_alignmentShifter_uid64_fpAddTest_b <= rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q(48 downto 1);\r\n\r\n    -- rightShiftStage2Idx1_uid209_alignmentShifter_uid64_fpAddTest(BITJOIN,208)@2\r\n    rightShiftStage2Idx1_uid209_alignmentShifter_uid64_fpAddTest_q <= GND_q & rightShiftStage2Idx1Rng1_uid207_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- rightShiftStage1Idx3Pad12_uid203_alignmentShifter_uid64_fpAddTest(CONSTANT,202)\r\n    rightShiftStage1Idx3Pad12_uid203_alignmentShifter_uid64_fpAddTest_q <= \"000000000000\";\r\n\r\n    -- rightShiftStage1Idx3Rng12_uid202_alignmentShifter_uid64_fpAddTest(BITSELECT,201)@2\r\n    rightShiftStage1Idx3Rng12_uid202_alignmentShifter_uid64_fpAddTest_b <= rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q(48 downto 12);\r\n\r\n    -- rightShiftStage1Idx3_uid204_alignmentShifter_uid64_fpAddTest(BITJOIN,203)@2\r\n    rightShiftStage1Idx3_uid204_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage1Idx3Pad12_uid203_alignmentShifter_uid64_fpAddTest_q & rightShiftStage1Idx3Rng12_uid202_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- cstAllZWE_uid20_fpAddTest(CONSTANT,19)\r\n    cstAllZWE_uid20_fpAddTest_q <= \"00000000\";\r\n\r\n    -- rightShiftStage1Idx2Rng8_uid199_alignmentShifter_uid64_fpAddTest(BITSELECT,198)@2\r\n    rightShiftStage1Idx2Rng8_uid199_alignmentShifter_uid64_fpAddTest_b <= rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q(48 downto 8);\r\n\r\n    -- rightShiftStage1Idx2_uid201_alignmentShifter_uid64_fpAddTest(BITJOIN,200)@2\r\n    rightShiftStage1Idx2_uid201_alignmentShifter_uid64_fpAddTest_q <= cstAllZWE_uid20_fpAddTest_q & rightShiftStage1Idx2Rng8_uid199_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- zs_uid164_lzCountVal_uid85_fpAddTest(CONSTANT,163)\r\n    zs_uid164_lzCountVal_uid85_fpAddTest_q <= \"0000\";\r\n\r\n    -- rightShiftStage1Idx1Rng4_uid196_alignmentShifter_uid64_fpAddTest(BITSELECT,195)@2\r\n    rightShiftStage1Idx1Rng4_uid196_alignmentShifter_uid64_fpAddTest_b <= rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q(48 downto 4);\r\n\r\n    -- rightShiftStage1Idx1_uid198_alignmentShifter_uid64_fpAddTest(BITJOIN,197)@2\r\n    rightShiftStage1Idx1_uid198_alignmentShifter_uid64_fpAddTest_q <= zs_uid164_lzCountVal_uid85_fpAddTest_q & rightShiftStage1Idx1Rng4_uid196_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- rightShiftStage0Idx3Pad48_uid192_alignmentShifter_uid64_fpAddTest(CONSTANT,191)\r\n    rightShiftStage0Idx3Pad48_uid192_alignmentShifter_uid64_fpAddTest_q <= \"000000000000000000000000000000000000000000000000\";\r\n\r\n    -- rightShiftStage0Idx3Rng48_uid191_alignmentShifter_uid64_fpAddTest(BITSELECT,190)@2\r\n    rightShiftStage0Idx3Rng48_uid191_alignmentShifter_uid64_fpAddTest_b <= rightPaddedIn_uid65_fpAddTest_q(48 downto 48);\r\n\r\n    -- rightShiftStage0Idx3_uid193_alignmentShifter_uid64_fpAddTest(BITJOIN,192)@2\r\n    rightShiftStage0Idx3_uid193_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage0Idx3Pad48_uid192_alignmentShifter_uid64_fpAddTest_q & rightShiftStage0Idx3Rng48_uid191_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- rightShiftStage0Idx2Pad32_uid189_alignmentShifter_uid64_fpAddTest(CONSTANT,188)\r\n    rightShiftStage0Idx2Pad32_uid189_alignmentShifter_uid64_fpAddTest_q <= \"00000000000000000000000000000000\";\r\n\r\n    -- rightShiftStage0Idx2Rng32_uid188_alignmentShifter_uid64_fpAddTest(BITSELECT,187)@2\r\n    rightShiftStage0Idx2Rng32_uid188_alignmentShifter_uid64_fpAddTest_b <= rightPaddedIn_uid65_fpAddTest_q(48 downto 32);\r\n\r\n    -- rightShiftStage0Idx2_uid190_alignmentShifter_uid64_fpAddTest(BITJOIN,189)@2\r\n    rightShiftStage0Idx2_uid190_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage0Idx2Pad32_uid189_alignmentShifter_uid64_fpAddTest_q & rightShiftStage0Idx2Rng32_uid188_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- rightShiftStage0Idx1Rng16_uid185_alignmentShifter_uid64_fpAddTest(BITSELECT,184)@2\r\n    rightShiftStage0Idx1Rng16_uid185_alignmentShifter_uid64_fpAddTest_b <= rightPaddedIn_uid65_fpAddTest_q(48 downto 16);\r\n\r\n    -- rightShiftStage0Idx1_uid187_alignmentShifter_uid64_fpAddTest(BITJOIN,186)@2\r\n    rightShiftStage0Idx1_uid187_alignmentShifter_uid64_fpAddTest_q <= zs_uid150_lzCountVal_uid85_fpAddTest_q & rightShiftStage0Idx1Rng16_uid185_alignmentShifter_uid64_fpAddTest_b;\r\n\r\n    -- excZ_bSig_uid17_uid37_fpAddTest(LOGICAL,36)@1 + 1\r\n    excZ_bSig_uid17_uid37_fpAddTest_qi <= \"1\" WHEN exp_bSig_uid35_fpAddTest_b = cstAllZWE_uid20_fpAddTest_q ELSE \"0\";\r\n    excZ_bSig_uid17_uid37_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excZ_bSig_uid17_uid37_fpAddTest_qi, xout => excZ_bSig_uid17_uid37_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- InvExpXIsZero_uid44_fpAddTest(LOGICAL,43)@2\r\n    InvExpXIsZero_uid44_fpAddTest_q <= not (excZ_bSig_uid17_uid37_fpAddTest_q);\r\n\r\n    -- cstZeroWF_uid19_fpAddTest(CONSTANT,18)\r\n    cstZeroWF_uid19_fpAddTest_q <= \"00000000000000000000000\";\r\n\r\n    -- frac_bSig_uid36_fpAddTest(BITSELECT,35)@1\r\n    frac_bSig_uid36_fpAddTest_in <= bSig_uid17_fpAddTest_q(22 downto 0);\r\n    frac_bSig_uid36_fpAddTest_b <= frac_bSig_uid36_fpAddTest_in(22 downto 0);\r\n\r\n    -- redist29_frac_bSig_uid36_fpAddTest_b_1(DELAY,285)\r\n    redist29_frac_bSig_uid36_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 23, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => frac_bSig_uid36_fpAddTest_b, xout => redist29_frac_bSig_uid36_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracBz_uid56_fpAddTest(MUX,55)@2\r\n    fracBz_uid56_fpAddTest_s <= excZ_bSig_uid17_uid37_fpAddTest_q;\r\n    fracBz_uid56_fpAddTest_combproc: PROCESS (fracBz_uid56_fpAddTest_s, en, redist29_frac_bSig_uid36_fpAddTest_b_1_q, cstZeroWF_uid19_fpAddTest_q)\r\n    BEGIN\r\n        CASE (fracBz_uid56_fpAddTest_s) IS\r\n            WHEN \"0\" => fracBz_uid56_fpAddTest_q <= redist29_frac_bSig_uid36_fpAddTest_b_1_q;\r\n            WHEN \"1\" => fracBz_uid56_fpAddTest_q <= cstZeroWF_uid19_fpAddTest_q;\r\n            WHEN OTHERS => fracBz_uid56_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- oFracB_uid59_fpAddTest(BITJOIN,58)@2\r\n    oFracB_uid59_fpAddTest_q <= InvExpXIsZero_uid44_fpAddTest_q & fracBz_uid56_fpAddTest_q;\r\n\r\n    -- padConst_uid64_fpAddTest(CONSTANT,63)\r\n    padConst_uid64_fpAddTest_q <= \"0000000000000000000000000\";\r\n\r\n    -- rightPaddedIn_uid65_fpAddTest(BITJOIN,64)@2\r\n    rightPaddedIn_uid65_fpAddTest_q <= oFracB_uid59_fpAddTest_q & padConst_uid64_fpAddTest_q;\r\n\r\n    -- rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest(MUX,194)@2\r\n    rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_s <= rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_b;\r\n    rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_combproc: PROCESS (rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_s, en, rightPaddedIn_uid65_fpAddTest_q, rightShiftStage0Idx1_uid187_alignmentShifter_uid64_fpAddTest_q, rightShiftStage0Idx2_uid190_alignmentShifter_uid64_fpAddTest_q, rightShiftStage0Idx3_uid193_alignmentShifter_uid64_fpAddTest_q)\r\n    BEGIN\r\n        CASE (rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_s) IS\r\n            WHEN \"00\" => rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q <= rightPaddedIn_uid65_fpAddTest_q;\r\n            WHEN \"01\" => rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage0Idx1_uid187_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN \"10\" => rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage0Idx2_uid190_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN \"11\" => rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage0Idx3_uid193_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN OTHERS => rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest(MUX,205)@2\r\n    rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_s <= rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_c;\r\n    rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_combproc: PROCESS (rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_s, en, rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q, rightShiftStage1Idx1_uid198_alignmentShifter_uid64_fpAddTest_q, rightShiftStage1Idx2_uid201_alignmentShifter_uid64_fpAddTest_q, rightShiftStage1Idx3_uid204_alignmentShifter_uid64_fpAddTest_q)\r\n    BEGIN\r\n        CASE (rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_s) IS\r\n            WHEN \"00\" => rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage0_uid195_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN \"01\" => rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage1Idx1_uid198_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN \"10\" => rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage1Idx2_uid201_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN \"11\" => rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage1Idx3_uid204_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN OTHERS => rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select(BITSELECT,250)@2\r\n    rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_in <= expAmExpB_uid60_fpAddTest_q(5 downto 0);\r\n    rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_b <= rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_in(5 downto 4);\r\n    rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_c <= rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_in(3 downto 2);\r\n    rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_d <= rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_in(1 downto 0);\r\n\r\n    -- rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest(MUX,216)@2 + 1\r\n    rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_s <= rightShiftStageSel5Dto4_uid194_alignmentShifter_uid64_fpAddTest_merged_bit_select_d;\r\n    rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                CASE (rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_s) IS\r\n                    WHEN \"00\" => rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage1_uid206_alignmentShifter_uid64_fpAddTest_q;\r\n                    WHEN \"01\" => rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage2Idx1_uid209_alignmentShifter_uid64_fpAddTest_q;\r\n                    WHEN \"10\" => rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage2Idx2_uid212_alignmentShifter_uid64_fpAddTest_q;\r\n                    WHEN \"11\" => rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage2Idx3_uid215_alignmentShifter_uid64_fpAddTest_q;\r\n                    WHEN OTHERS => rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q <= (others => '0');\r\n                END CASE;\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n\r\n    -- wIntCst_uid183_alignmentShifter_uid64_fpAddTest(CONSTANT,182)\r\n    wIntCst_uid183_alignmentShifter_uid64_fpAddTest_q <= \"110001\";\r\n\r\n    -- shiftedOut_uid184_alignmentShifter_uid64_fpAddTest(COMPARE,183)@2 + 1\r\n    shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_a <= STD_LOGIC_VECTOR(\"00\" & expAmExpB_uid60_fpAddTest_q);\r\n    shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_b <= STD_LOGIC_VECTOR(\"00000\" & wIntCst_uid183_alignmentShifter_uid64_fpAddTest_q);\r\n    shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_a) - UNSIGNED(shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_n(0) <= not (shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_o(10));\r\n\r\n    -- r_uid219_alignmentShifter_uid64_fpAddTest(MUX,218)@3\r\n    r_uid219_alignmentShifter_uid64_fpAddTest_s <= shiftedOut_uid184_alignmentShifter_uid64_fpAddTest_n;\r\n    r_uid219_alignmentShifter_uid64_fpAddTest_combproc: PROCESS (r_uid219_alignmentShifter_uid64_fpAddTest_s, en, rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q, zeroOutCst_uid218_alignmentShifter_uid64_fpAddTest_q)\r\n    BEGIN\r\n        CASE (r_uid219_alignmentShifter_uid64_fpAddTest_s) IS\r\n            WHEN \"0\" => r_uid219_alignmentShifter_uid64_fpAddTest_q <= rightShiftStage2_uid217_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN \"1\" => r_uid219_alignmentShifter_uid64_fpAddTest_q <= zeroOutCst_uid218_alignmentShifter_uid64_fpAddTest_q;\r\n            WHEN OTHERS => r_uid219_alignmentShifter_uid64_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- alignFracBPostShiftOut_uid68_fpAddTest(LOGICAL,67)@3\r\n    alignFracBPostShiftOut_uid68_fpAddTest_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((48 downto 1 => iShiftedOut_uid67_fpAddTest_q(0)) & iShiftedOut_uid67_fpAddTest_q));\r\n    alignFracBPostShiftOut_uid68_fpAddTest_q <= r_uid219_alignmentShifter_uid64_fpAddTest_q and alignFracBPostShiftOut_uid68_fpAddTest_b;\r\n\r\n    -- stickyBits_uid69_fpAddTest_merged_bit_select(BITSELECT,251)@3\r\n    stickyBits_uid69_fpAddTest_merged_bit_select_b <= alignFracBPostShiftOut_uid68_fpAddTest_q(22 downto 0);\r\n    stickyBits_uid69_fpAddTest_merged_bit_select_c <= alignFracBPostShiftOut_uid68_fpAddTest_q(48 downto 23);\r\n\r\n    -- redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1(DELAY,256)\r\n    redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 : dspba_delay\r\n    GENERIC MAP ( width => 26, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => stickyBits_uid69_fpAddTest_merged_bit_select_c, xout => redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracBAddOp_uid80_fpAddTest(BITJOIN,79)@4\r\n    fracBAddOp_uid80_fpAddTest_q <= GND_q & redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1_q;\r\n\r\n    -- fracBAddOpPostXor_uid81_fpAddTest(LOGICAL,80)@4\r\n    fracBAddOpPostXor_uid81_fpAddTest_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((26 downto 1 => effSub_uid52_fpAddTest_q(0)) & effSub_uid52_fpAddTest_q));\r\n    fracBAddOpPostXor_uid81_fpAddTest_q <= fracBAddOp_uid80_fpAddTest_q xor fracBAddOpPostXor_uid81_fpAddTest_b;\r\n\r\n    -- zocst_uid76_fpAddTest(CONSTANT,75)\r\n    zocst_uid76_fpAddTest_q <= \"01\";\r\n\r\n    -- frac_aSig_uid22_fpAddTest(BITSELECT,21)@1\r\n    frac_aSig_uid22_fpAddTest_in <= aSig_uid16_fpAddTest_q(22 downto 0);\r\n    frac_aSig_uid22_fpAddTest_b <= frac_aSig_uid22_fpAddTest_in(22 downto 0);\r\n\r\n    -- redist34_frac_aSig_uid22_fpAddTest_b_3(DELAY,290)\r\n    redist34_frac_aSig_uid22_fpAddTest_b_3 : dspba_delay\r\n    GENERIC MAP ( width => 23, depth => 3, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => frac_aSig_uid22_fpAddTest_b, xout => redist34_frac_aSig_uid22_fpAddTest_b_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- cmpEQ_stickyBits_cZwF_uid71_fpAddTest(LOGICAL,70)@3 + 1\r\n    cmpEQ_stickyBits_cZwF_uid71_fpAddTest_qi <= \"1\" WHEN stickyBits_uid69_fpAddTest_merged_bit_select_b = cstZeroWF_uid19_fpAddTest_q ELSE \"0\";\r\n    cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => cmpEQ_stickyBits_cZwF_uid71_fpAddTest_qi, xout => cmpEQ_stickyBits_cZwF_uid71_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- effSubInvSticky_uid74_fpAddTest(LOGICAL,73)@4\r\n    effSubInvSticky_uid74_fpAddTest_q <= effSub_uid52_fpAddTest_q and cmpEQ_stickyBits_cZwF_uid71_fpAddTest_q;\r\n\r\n    -- fracAAddOp_uid77_fpAddTest(BITJOIN,76)@4\r\n    fracAAddOp_uid77_fpAddTest_q <= zocst_uid76_fpAddTest_q & redist34_frac_aSig_uid22_fpAddTest_b_3_q & GND_q & effSubInvSticky_uid74_fpAddTest_q;\r\n\r\n    -- fracAddResult_uid82_fpAddTest(ADD,81)@4\r\n    fracAddResult_uid82_fpAddTest_a <= STD_LOGIC_VECTOR(\"0\" & fracAAddOp_uid77_fpAddTest_q);\r\n    fracAddResult_uid82_fpAddTest_b <= STD_LOGIC_VECTOR(\"0\" & fracBAddOpPostXor_uid81_fpAddTest_q);\r\n    fracAddResult_uid82_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(fracAddResult_uid82_fpAddTest_a) + UNSIGNED(fracAddResult_uid82_fpAddTest_b));\r\n    fracAddResult_uid82_fpAddTest_q <= fracAddResult_uid82_fpAddTest_o(27 downto 0);\r\n\r\n    -- rangeFracAddResultMwfp3Dto0_uid83_fpAddTest(BITSELECT,82)@4\r\n    rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_in <= fracAddResult_uid82_fpAddTest_q(26 downto 0);\r\n    rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b <= rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_in(26 downto 0);\r\n\r\n    -- redist16_rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b_1(DELAY,272)\r\n    redist16_rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 27, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b, xout => redist16_rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- invCmpEQ_stickyBits_cZwF_uid72_fpAddTest(LOGICAL,71)@4 + 1\r\n    invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_qi <= not (cmpEQ_stickyBits_cZwF_uid71_fpAddTest_q);\r\n    invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_qi, xout => invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracGRS_uid84_fpAddTest(BITJOIN,83)@5\r\n    fracGRS_uid84_fpAddTest_q <= redist16_rangeFracAddResultMwfp3Dto0_uid83_fpAddTest_b_1_q & invCmpEQ_stickyBits_cZwF_uid72_fpAddTest_q;\r\n\r\n    -- rVStage_uid151_lzCountVal_uid85_fpAddTest(BITSELECT,150)@5\r\n    rVStage_uid151_lzCountVal_uid85_fpAddTest_b <= fracGRS_uid84_fpAddTest_q(27 downto 12);\r\n\r\n    -- vCount_uid152_lzCountVal_uid85_fpAddTest(LOGICAL,151)@5 + 1\r\n    vCount_uid152_lzCountVal_uid85_fpAddTest_qi <= \"1\" WHEN rVStage_uid151_lzCountVal_uid85_fpAddTest_b = zs_uid150_lzCountVal_uid85_fpAddTest_q ELSE \"0\";\r\n    vCount_uid152_lzCountVal_uid85_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => vCount_uid152_lzCountVal_uid85_fpAddTest_qi, xout => vCount_uid152_lzCountVal_uid85_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist6_vCount_uid152_lzCountVal_uid85_fpAddTest_q_3(DELAY,262)\r\n    redist6_vCount_uid152_lzCountVal_uid85_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => vCount_uid152_lzCountVal_uid85_fpAddTest_q, xout => redist6_vCount_uid152_lzCountVal_uid85_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist14_fracGRS_uid84_fpAddTest_q_1(DELAY,270)\r\n    redist14_fracGRS_uid84_fpAddTest_q_1 : dspba_delay\r\n    GENERIC MAP ( width => 28, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracGRS_uid84_fpAddTest_q, xout => redist14_fracGRS_uid84_fpAddTest_q_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- vStage_uid154_lzCountVal_uid85_fpAddTest(BITSELECT,153)@6\r\n    vStage_uid154_lzCountVal_uid85_fpAddTest_in <= redist14_fracGRS_uid84_fpAddTest_q_1_q(11 downto 0);\r\n    vStage_uid154_lzCountVal_uid85_fpAddTest_b <= vStage_uid154_lzCountVal_uid85_fpAddTest_in(11 downto 0);\r\n\r\n    -- mO_uid153_lzCountVal_uid85_fpAddTest(CONSTANT,152)\r\n    mO_uid153_lzCountVal_uid85_fpAddTest_q <= \"1111\";\r\n\r\n    -- cStage_uid155_lzCountVal_uid85_fpAddTest(BITJOIN,154)@6\r\n    cStage_uid155_lzCountVal_uid85_fpAddTest_q <= vStage_uid154_lzCountVal_uid85_fpAddTest_b & mO_uid153_lzCountVal_uid85_fpAddTest_q;\r\n\r\n    -- redist7_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1(DELAY,263)\r\n    redist7_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 16, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => rVStage_uid151_lzCountVal_uid85_fpAddTest_b, xout => redist7_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- vStagei_uid157_lzCountVal_uid85_fpAddTest(MUX,156)@6\r\n    vStagei_uid157_lzCountVal_uid85_fpAddTest_s <= vCount_uid152_lzCountVal_uid85_fpAddTest_q;\r\n    vStagei_uid157_lzCountVal_uid85_fpAddTest_combproc: PROCESS (vStagei_uid157_lzCountVal_uid85_fpAddTest_s, en, redist7_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1_q, cStage_uid155_lzCountVal_uid85_fpAddTest_q)\r\n    BEGIN\r\n        CASE (vStagei_uid157_lzCountVal_uid85_fpAddTest_s) IS\r\n            WHEN \"0\" => vStagei_uid157_lzCountVal_uid85_fpAddTest_q <= redist7_rVStage_uid151_lzCountVal_uid85_fpAddTest_b_1_q;\r\n            WHEN \"1\" => vStagei_uid157_lzCountVal_uid85_fpAddTest_q <= cStage_uid155_lzCountVal_uid85_fpAddTest_q;\r\n            WHEN OTHERS => vStagei_uid157_lzCountVal_uid85_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select(BITSELECT,252)@6\r\n    rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_b <= vStagei_uid157_lzCountVal_uid85_fpAddTest_q(15 downto 8);\r\n    rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_c <= vStagei_uid157_lzCountVal_uid85_fpAddTest_q(7 downto 0);\r\n\r\n    -- vCount_uid160_lzCountVal_uid85_fpAddTest(LOGICAL,159)@6\r\n    vCount_uid160_lzCountVal_uid85_fpAddTest_q <= \"1\" WHEN rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_b = cstAllZWE_uid20_fpAddTest_q ELSE \"0\";\r\n\r\n    -- redist4_vCount_uid160_lzCountVal_uid85_fpAddTest_q_2(DELAY,260)\r\n    redist4_vCount_uid160_lzCountVal_uid85_fpAddTest_q_2 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => vCount_uid160_lzCountVal_uid85_fpAddTest_q, xout => redist4_vCount_uid160_lzCountVal_uid85_fpAddTest_q_2_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- vStagei_uid163_lzCountVal_uid85_fpAddTest(MUX,162)@6 + 1\r\n    vStagei_uid163_lzCountVal_uid85_fpAddTest_s <= vCount_uid160_lzCountVal_uid85_fpAddTest_q;\r\n    vStagei_uid163_lzCountVal_uid85_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            vStagei_uid163_lzCountVal_uid85_fpAddTest_q <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                CASE (vStagei_uid163_lzCountVal_uid85_fpAddTest_s) IS\r\n                    WHEN \"0\" => vStagei_uid163_lzCountVal_uid85_fpAddTest_q <= rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_b;\r\n                    WHEN \"1\" => vStagei_uid163_lzCountVal_uid85_fpAddTest_q <= rVStage_uid159_lzCountVal_uid85_fpAddTest_merged_bit_select_c;\r\n                    WHEN OTHERS => vStagei_uid163_lzCountVal_uid85_fpAddTest_q <= (others => '0');\r\n                END CASE;\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n\r\n    -- rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select(BITSELECT,253)@7\r\n    rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b <= vStagei_uid163_lzCountVal_uid85_fpAddTest_q(7 downto 4);\r\n    rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c <= vStagei_uid163_lzCountVal_uid85_fpAddTest_q(3 downto 0);\r\n\r\n    -- vCount_uid166_lzCountVal_uid85_fpAddTest(LOGICAL,165)@7\r\n    vCount_uid166_lzCountVal_uid85_fpAddTest_q <= \"1\" WHEN rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b = zs_uid164_lzCountVal_uid85_fpAddTest_q ELSE \"0\";\r\n\r\n    -- redist3_vCount_uid166_lzCountVal_uid85_fpAddTest_q_1(DELAY,259)\r\n    redist3_vCount_uid166_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => vCount_uid166_lzCountVal_uid85_fpAddTest_q, xout => redist3_vCount_uid166_lzCountVal_uid85_fpAddTest_q_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- vStagei_uid169_lzCountVal_uid85_fpAddTest(MUX,168)@7\r\n    vStagei_uid169_lzCountVal_uid85_fpAddTest_s <= vCount_uid166_lzCountVal_uid85_fpAddTest_q;\r\n    vStagei_uid169_lzCountVal_uid85_fpAddTest_combproc: PROCESS (vStagei_uid169_lzCountVal_uid85_fpAddTest_s, en, rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b, rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c)\r\n    BEGIN\r\n        CASE (vStagei_uid169_lzCountVal_uid85_fpAddTest_s) IS\r\n            WHEN \"0\" => vStagei_uid169_lzCountVal_uid85_fpAddTest_q <= rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_b;\r\n            WHEN \"1\" => vStagei_uid169_lzCountVal_uid85_fpAddTest_q <= rVStage_uid165_lzCountVal_uid85_fpAddTest_merged_bit_select_c;\r\n            WHEN OTHERS => vStagei_uid169_lzCountVal_uid85_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select(BITSELECT,254)@7\r\n    rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_b <= vStagei_uid169_lzCountVal_uid85_fpAddTest_q(3 downto 2);\r\n    rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_c <= vStagei_uid169_lzCountVal_uid85_fpAddTest_q(1 downto 0);\r\n\r\n    -- vCount_uid172_lzCountVal_uid85_fpAddTest(LOGICAL,171)@7\r\n    vCount_uid172_lzCountVal_uid85_fpAddTest_q <= \"1\" WHEN rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_b = zs_uid170_lzCountVal_uid85_fpAddTest_q ELSE \"0\";\r\n\r\n    -- redist2_vCount_uid172_lzCountVal_uid85_fpAddTest_q_1(DELAY,258)\r\n    redist2_vCount_uid172_lzCountVal_uid85_fpAddTest_q_1 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => vCount_uid172_lzCountVal_uid85_fpAddTest_q, xout => redist2_vCount_uid172_lzCountVal_uid85_fpAddTest_q_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- vStagei_uid175_lzCountVal_uid85_fpAddTest(MUX,174)@7\r\n    vStagei_uid175_lzCountVal_uid85_fpAddTest_s <= vCount_uid172_lzCountVal_uid85_fpAddTest_q;\r\n    vStagei_uid175_lzCountVal_uid85_fpAddTest_combproc: PROCESS (vStagei_uid175_lzCountVal_uid85_fpAddTest_s, en, rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_b, rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_c)\r\n    BEGIN\r\n        CASE (vStagei_uid175_lzCountVal_uid85_fpAddTest_s) IS\r\n            WHEN \"0\" => vStagei_uid175_lzCountVal_uid85_fpAddTest_q <= rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_b;\r\n            WHEN \"1\" => vStagei_uid175_lzCountVal_uid85_fpAddTest_q <= rVStage_uid171_lzCountVal_uid85_fpAddTest_merged_bit_select_c;\r\n            WHEN OTHERS => vStagei_uid175_lzCountVal_uid85_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- rVStage_uid177_lzCountVal_uid85_fpAddTest(BITSELECT,176)@7\r\n    rVStage_uid177_lzCountVal_uid85_fpAddTest_b <= vStagei_uid175_lzCountVal_uid85_fpAddTest_q(1 downto 1);\r\n\r\n    -- redist1_rVStage_uid177_lzCountVal_uid85_fpAddTest_b_1(DELAY,257)\r\n    redist1_rVStage_uid177_lzCountVal_uid85_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => rVStage_uid177_lzCountVal_uid85_fpAddTest_b, xout => redist1_rVStage_uid177_lzCountVal_uid85_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- vCount_uid178_lzCountVal_uid85_fpAddTest(LOGICAL,177)@8\r\n    vCount_uid178_lzCountVal_uid85_fpAddTest_q <= \"1\" WHEN redist1_rVStage_uid177_lzCountVal_uid85_fpAddTest_b_1_q = GND_q ELSE \"0\";\r\n\r\n    -- r_uid179_lzCountVal_uid85_fpAddTest(BITJOIN,178)@8\r\n    r_uid179_lzCountVal_uid85_fpAddTest_q <= redist6_vCount_uid152_lzCountVal_uid85_fpAddTest_q_3_q & redist4_vCount_uid160_lzCountVal_uid85_fpAddTest_q_2_q & redist3_vCount_uid166_lzCountVal_uid85_fpAddTest_q_1_q & redist2_vCount_uid172_lzCountVal_uid85_fpAddTest_q_1_q & vCount_uid178_lzCountVal_uid85_fpAddTest_q;\r\n\r\n    -- aMinusA_uid87_fpAddTest(LOGICAL,86)@8\r\n    aMinusA_uid87_fpAddTest_q <= \"1\" WHEN r_uid179_lzCountVal_uid85_fpAddTest_q = cAmA_uid86_fpAddTest_q ELSE \"0\";\r\n\r\n    -- invAMinusA_uid129_fpAddTest(LOGICAL,128)@8\r\n    invAMinusA_uid129_fpAddTest_q <= not (aMinusA_uid87_fpAddTest_q);\r\n\r\n    -- redist21_sigA_uid50_fpAddTest_b_7(DELAY,277)\r\n    redist21_sigA_uid50_fpAddTest_b_7 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 5, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => redist20_sigA_uid50_fpAddTest_b_2_q, xout => redist21_sigA_uid50_fpAddTest_b_7_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- cstAllOWE_uid18_fpAddTest(CONSTANT,17)\r\n    cstAllOWE_uid18_fpAddTest_q <= \"11111111\";\r\n\r\n    -- expXIsMax_uid38_fpAddTest(LOGICAL,37)@1 + 1\r\n    expXIsMax_uid38_fpAddTest_qi <= \"1\" WHEN exp_bSig_uid35_fpAddTest_b = cstAllOWE_uid18_fpAddTest_q ELSE \"0\";\r\n    expXIsMax_uid38_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => expXIsMax_uid38_fpAddTest_qi, xout => expXIsMax_uid38_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist26_expXIsMax_uid38_fpAddTest_q_7(DELAY,282)\r\n    redist26_expXIsMax_uid38_fpAddTest_q_7 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 6, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => expXIsMax_uid38_fpAddTest_q, xout => redist26_expXIsMax_uid38_fpAddTest_q_7_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- invExpXIsMax_uid43_fpAddTest(LOGICAL,42)@8\r\n    invExpXIsMax_uid43_fpAddTest_q <= not (redist26_expXIsMax_uid38_fpAddTest_q_7_q);\r\n\r\n    -- redist22_InvExpXIsZero_uid44_fpAddTest_q_6(DELAY,278)\r\n    redist22_InvExpXIsZero_uid44_fpAddTest_q_6 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 6, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => InvExpXIsZero_uid44_fpAddTest_q, xout => redist22_InvExpXIsZero_uid44_fpAddTest_q_6_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excR_bSig_uid45_fpAddTest(LOGICAL,44)@8\r\n    excR_bSig_uid45_fpAddTest_q <= redist22_InvExpXIsZero_uid44_fpAddTest_q_6_q and invExpXIsMax_uid43_fpAddTest_q;\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_notEnable(LOGICAL,304)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_notEnable_q <= STD_LOGIC_VECTOR(not (en));\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_nor(LOGICAL,305)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_nor_q <= not (redist35_exp_aSig_uid21_fpAddTest_b_6_notEnable_q or redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_q);\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_mem_last(CONSTANT,301)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_last_q <= \"010\";\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_cmp(LOGICAL,302)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_cmp_b <= STD_LOGIC_VECTOR(\"0\" & redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q);\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_cmp_q <= \"1\" WHEN redist35_exp_aSig_uid21_fpAddTest_b_6_mem_last_q = redist35_exp_aSig_uid21_fpAddTest_b_6_cmp_b ELSE \"0\";\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_cmpReg(REG,303)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_cmpReg_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            redist35_exp_aSig_uid21_fpAddTest_b_6_cmpReg_q <= \"0\";\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                redist35_exp_aSig_uid21_fpAddTest_b_6_cmpReg_q <= STD_LOGIC_VECTOR(redist35_exp_aSig_uid21_fpAddTest_b_6_cmp_q);\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena(REG,306)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_q <= \"0\";\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (redist35_exp_aSig_uid21_fpAddTest_b_6_nor_q = \"1\") THEN\r\n                redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_q <= STD_LOGIC_VECTOR(redist35_exp_aSig_uid21_fpAddTest_b_6_cmpReg_q);\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_enaAnd(LOGICAL,307)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_enaAnd_q <= redist35_exp_aSig_uid21_fpAddTest_b_6_sticky_ena_q and en;\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt(COUNTER,298)\r\n    -- low=0, high=3, step=1, init=0\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_i <= TO_UNSIGNED(0, 2);\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_i <= redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_i + 1;\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_q <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR(RESIZE(redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_i, 2)));\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux(MUX,299)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_s <= en;\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_combproc: PROCESS (redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_s, redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_q, redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_q)\r\n    BEGIN\r\n        CASE (redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_s) IS\r\n            WHEN \"0\" => redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q <= redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_q;\r\n            WHEN \"1\" => redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q <= redist35_exp_aSig_uid21_fpAddTest_b_6_rdcnt_q;\r\n            WHEN OTHERS => redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- VCC(CONSTANT,1)\r\n    VCC_q <= \"1\";\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr(REG,300)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_q <= \"11\";\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_q <= STD_LOGIC_VECTOR(redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q);\r\n        END IF;\r\n    END PROCESS;\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_mem(DUALMEM,297)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_ia <= STD_LOGIC_VECTOR(exp_aSig_uid21_fpAddTest_b);\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_aa <= redist35_exp_aSig_uid21_fpAddTest_b_6_wraddr_q;\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_ab <= redist35_exp_aSig_uid21_fpAddTest_b_6_rdmux_q;\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_reset0 <= areset;\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_dmem : altera_syncram\r\n    GENERIC MAP (\r\n        ram_block_type => \"MLAB\",\r\n        operation_mode => \"DUAL_PORT\",\r\n        width_a => 8,\r\n        widthad_a => 2,\r\n        numwords_a => 4,\r\n        width_b => 8,\r\n        widthad_b => 2,\r\n        numwords_b => 4,\r\n        lpm_type => \"altera_syncram\",\r\n        width_byteena_a => 1,\r\n        address_reg_b => \"CLOCK0\",\r\n        indata_reg_b => \"CLOCK0\",\r\n        rdcontrol_reg_b => \"CLOCK0\",\r\n        byteena_reg_b => \"CLOCK0\",\r\n        outdata_reg_b => \"CLOCK1\",\r\n        outdata_aclr_b => \"CLEAR1\",\r\n        clock_enable_input_a => \"NORMAL\",\r\n        clock_enable_input_b => \"NORMAL\",\r\n        clock_enable_output_b => \"NORMAL\",\r\n        read_during_write_mode_mixed_ports => \"DONT_CARE\",\r\n        power_up_uninitialized => \"TRUE\",\r\n        intended_device_family => \"Cyclone V\"\r\n    )\r\n    PORT MAP (\r\n        clocken1 => redist35_exp_aSig_uid21_fpAddTest_b_6_enaAnd_q(0),\r\n        clocken0 => VCC_q(0),\r\n        clock0 => clk,\r\n        aclr1 => redist35_exp_aSig_uid21_fpAddTest_b_6_mem_reset0,\r\n        clock1 => clk,\r\n        address_a => redist35_exp_aSig_uid21_fpAddTest_b_6_mem_aa,\r\n        data_a => redist35_exp_aSig_uid21_fpAddTest_b_6_mem_ia,\r\n        wren_a => en(0),\r\n        address_b => redist35_exp_aSig_uid21_fpAddTest_b_6_mem_ab,\r\n        q_b => redist35_exp_aSig_uid21_fpAddTest_b_6_mem_iq\r\n    );\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_mem_q <= redist35_exp_aSig_uid21_fpAddTest_b_6_mem_iq(7 downto 0);\r\n\r\n    -- redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg(DELAY,296)\r\n    redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg : dspba_delay\r\n    GENERIC MAP ( width => 8, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => redist35_exp_aSig_uid21_fpAddTest_b_6_mem_q, xout => redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- expXIsMax_uid24_fpAddTest(LOGICAL,23)@7 + 1\r\n    expXIsMax_uid24_fpAddTest_qi <= \"1\" WHEN redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg_q = cstAllOWE_uid18_fpAddTest_q ELSE \"0\";\r\n    expXIsMax_uid24_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => expXIsMax_uid24_fpAddTest_qi, xout => expXIsMax_uid24_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- invExpXIsMax_uid29_fpAddTest(LOGICAL,28)@8\r\n    invExpXIsMax_uid29_fpAddTest_q <= not (expXIsMax_uid24_fpAddTest_q);\r\n\r\n    -- excZ_aSig_uid16_uid23_fpAddTest(LOGICAL,22)@7 + 1\r\n    excZ_aSig_uid16_uid23_fpAddTest_qi <= \"1\" WHEN redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg_q = cstAllZWE_uid20_fpAddTest_q ELSE \"0\";\r\n    excZ_aSig_uid16_uid23_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excZ_aSig_uid16_uid23_fpAddTest_qi, xout => excZ_aSig_uid16_uid23_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- InvExpXIsZero_uid30_fpAddTest(LOGICAL,29)@8\r\n    InvExpXIsZero_uid30_fpAddTest_q <= not (excZ_aSig_uid16_uid23_fpAddTest_q);\r\n\r\n    -- excR_aSig_uid31_fpAddTest(LOGICAL,30)@8\r\n    excR_aSig_uid31_fpAddTest_q <= InvExpXIsZero_uid30_fpAddTest_q and invExpXIsMax_uid29_fpAddTest_q;\r\n\r\n    -- signRReg_uid130_fpAddTest(LOGICAL,129)@8\r\n    signRReg_uid130_fpAddTest_q <= excR_aSig_uid31_fpAddTest_q and excR_bSig_uid45_fpAddTest_q and redist21_sigA_uid50_fpAddTest_b_7_q and invAMinusA_uid129_fpAddTest_q;\r\n\r\n    -- redist19_sigB_uid51_fpAddTest_b_7(DELAY,275)\r\n    redist19_sigB_uid51_fpAddTest_b_7 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 5, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => redist18_sigB_uid51_fpAddTest_b_2_q, xout => redist19_sigB_uid51_fpAddTest_b_7_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7(DELAY,283)\r\n    redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 6, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excZ_bSig_uid17_uid37_fpAddTest_q, xout => redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excAZBZSigASigB_uid134_fpAddTest(LOGICAL,133)@8\r\n    excAZBZSigASigB_uid134_fpAddTest_q <= excZ_aSig_uid16_uid23_fpAddTest_q and redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7_q and redist21_sigA_uid50_fpAddTest_b_7_q and redist19_sigB_uid51_fpAddTest_b_7_q;\r\n\r\n    -- excBZARSigA_uid135_fpAddTest(LOGICAL,134)@8\r\n    excBZARSigA_uid135_fpAddTest_q <= redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7_q and excR_aSig_uid31_fpAddTest_q and redist21_sigA_uid50_fpAddTest_b_7_q;\r\n\r\n    -- signRZero_uid136_fpAddTest(LOGICAL,135)@8\r\n    signRZero_uid136_fpAddTest_q <= excBZARSigA_uid135_fpAddTest_q or excAZBZSigASigB_uid134_fpAddTest_q;\r\n\r\n    -- fracXIsZero_uid39_fpAddTest(LOGICAL,38)@2 + 1\r\n    fracXIsZero_uid39_fpAddTest_qi <= \"1\" WHEN cstZeroWF_uid19_fpAddTest_q = redist29_frac_bSig_uid36_fpAddTest_b_1_q ELSE \"0\";\r\n    fracXIsZero_uid39_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracXIsZero_uid39_fpAddTest_qi, xout => fracXIsZero_uid39_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist25_fracXIsZero_uid39_fpAddTest_q_6(DELAY,281)\r\n    redist25_fracXIsZero_uid39_fpAddTest_q_6 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 5, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracXIsZero_uid39_fpAddTest_q, xout => redist25_fracXIsZero_uid39_fpAddTest_q_6_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excI_bSig_uid41_fpAddTest(LOGICAL,40)@8\r\n    excI_bSig_uid41_fpAddTest_q <= redist26_expXIsMax_uid38_fpAddTest_q_7_q and redist25_fracXIsZero_uid39_fpAddTest_q_6_q;\r\n\r\n    -- sigBBInf_uid131_fpAddTest(LOGICAL,130)@8\r\n    sigBBInf_uid131_fpAddTest_q <= redist19_sigB_uid51_fpAddTest_b_7_q and excI_bSig_uid41_fpAddTest_q;\r\n\r\n    -- fracXIsZero_uid25_fpAddTest(LOGICAL,24)@4 + 1\r\n    fracXIsZero_uid25_fpAddTest_qi <= \"1\" WHEN cstZeroWF_uid19_fpAddTest_q = redist34_frac_aSig_uid22_fpAddTest_b_3_q ELSE \"0\";\r\n    fracXIsZero_uid25_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracXIsZero_uid25_fpAddTest_qi, xout => fracXIsZero_uid25_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist32_fracXIsZero_uid25_fpAddTest_q_4(DELAY,288)\r\n    redist32_fracXIsZero_uid25_fpAddTest_q_4 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 3, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracXIsZero_uid25_fpAddTest_q, xout => redist32_fracXIsZero_uid25_fpAddTest_q_4_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excI_aSig_uid27_fpAddTest(LOGICAL,26)@8\r\n    excI_aSig_uid27_fpAddTest_q <= expXIsMax_uid24_fpAddTest_q and redist32_fracXIsZero_uid25_fpAddTest_q_4_q;\r\n\r\n    -- sigAAInf_uid132_fpAddTest(LOGICAL,131)@8\r\n    sigAAInf_uid132_fpAddTest_q <= redist21_sigA_uid50_fpAddTest_b_7_q and excI_aSig_uid27_fpAddTest_q;\r\n\r\n    -- signRInf_uid133_fpAddTest(LOGICAL,132)@8\r\n    signRInf_uid133_fpAddTest_q <= sigAAInf_uid132_fpAddTest_q or sigBBInf_uid131_fpAddTest_q;\r\n\r\n    -- signRInfRZRReg_uid137_fpAddTest(LOGICAL,136)@8 + 1\r\n    signRInfRZRReg_uid137_fpAddTest_qi <= signRInf_uid133_fpAddTest_q or signRZero_uid136_fpAddTest_q or signRReg_uid130_fpAddTest_q;\r\n    signRInfRZRReg_uid137_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => signRInfRZRReg_uid137_fpAddTest_qi, xout => signRInfRZRReg_uid137_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist8_signRInfRZRReg_uid137_fpAddTest_q_3(DELAY,264)\r\n    redist8_signRInfRZRReg_uid137_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => signRInfRZRReg_uid137_fpAddTest_q, xout => redist8_signRInfRZRReg_uid137_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracXIsNotZero_uid40_fpAddTest(LOGICAL,39)@8\r\n    fracXIsNotZero_uid40_fpAddTest_q <= not (redist25_fracXIsZero_uid39_fpAddTest_q_6_q);\r\n\r\n    -- excN_bSig_uid42_fpAddTest(LOGICAL,41)@8 + 1\r\n    excN_bSig_uid42_fpAddTest_qi <= redist26_expXIsMax_uid38_fpAddTest_q_7_q and fracXIsNotZero_uid40_fpAddTest_q;\r\n    excN_bSig_uid42_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excN_bSig_uid42_fpAddTest_qi, xout => excN_bSig_uid42_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist23_excN_bSig_uid42_fpAddTest_q_3(DELAY,279)\r\n    redist23_excN_bSig_uid42_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excN_bSig_uid42_fpAddTest_q, xout => redist23_excN_bSig_uid42_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracXIsNotZero_uid26_fpAddTest(LOGICAL,25)@8\r\n    fracXIsNotZero_uid26_fpAddTest_q <= not (redist32_fracXIsZero_uid25_fpAddTest_q_4_q);\r\n\r\n    -- excN_aSig_uid28_fpAddTest(LOGICAL,27)@8 + 1\r\n    excN_aSig_uid28_fpAddTest_qi <= expXIsMax_uid24_fpAddTest_q and fracXIsNotZero_uid26_fpAddTest_q;\r\n    excN_aSig_uid28_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excN_aSig_uid28_fpAddTest_qi, xout => excN_aSig_uid28_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist30_excN_aSig_uid28_fpAddTest_q_3(DELAY,286)\r\n    redist30_excN_aSig_uid28_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excN_aSig_uid28_fpAddTest_q, xout => redist30_excN_aSig_uid28_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excRNaN2_uid124_fpAddTest(LOGICAL,123)@11\r\n    excRNaN2_uid124_fpAddTest_q <= redist30_excN_aSig_uid28_fpAddTest_q_3_q or redist23_excN_bSig_uid42_fpAddTest_q_3_q;\r\n\r\n    -- redist17_effSub_uid52_fpAddTest_q_8(DELAY,273)\r\n    redist17_effSub_uid52_fpAddTest_q_8 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 7, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => effSub_uid52_fpAddTest_q, xout => redist17_effSub_uid52_fpAddTest_q_8_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist24_excI_bSig_uid41_fpAddTest_q_3(DELAY,280)\r\n    redist24_excI_bSig_uid41_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 3, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excI_bSig_uid41_fpAddTest_q, xout => redist24_excI_bSig_uid41_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist31_excI_aSig_uid27_fpAddTest_q_3(DELAY,287)\r\n    redist31_excI_aSig_uid27_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 3, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excI_aSig_uid27_fpAddTest_q, xout => redist31_excI_aSig_uid27_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excAIBISub_uid125_fpAddTest(LOGICAL,124)@11\r\n    excAIBISub_uid125_fpAddTest_q <= redist31_excI_aSig_uid27_fpAddTest_q_3_q and redist24_excI_bSig_uid41_fpAddTest_q_3_q and redist17_effSub_uid52_fpAddTest_q_8_q;\r\n\r\n    -- excRNaN_uid126_fpAddTest(LOGICAL,125)@11\r\n    excRNaN_uid126_fpAddTest_q <= excAIBISub_uid125_fpAddTest_q or excRNaN2_uid124_fpAddTest_q;\r\n\r\n    -- invExcRNaN_uid138_fpAddTest(LOGICAL,137)@11\r\n    invExcRNaN_uid138_fpAddTest_q <= not (excRNaN_uid126_fpAddTest_q);\r\n\r\n    -- signRPostExc_uid139_fpAddTest(LOGICAL,138)@11\r\n    signRPostExc_uid139_fpAddTest_q <= invExcRNaN_uid138_fpAddTest_q and redist8_signRInfRZRReg_uid137_fpAddTest_q_3_q;\r\n\r\n    -- cRBit_uid99_fpAddTest(CONSTANT,98)\r\n    cRBit_uid99_fpAddTest_q <= \"01000\";\r\n\r\n    -- leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest(BITSELECT,245)@8\r\n    leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest_in <= leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q(26 downto 0);\r\n    leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest_b <= leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest_in(26 downto 0);\r\n\r\n    -- leftShiftStage2Idx1_uid247_fracPostNormExt_uid88_fpAddTest(BITJOIN,246)@8\r\n    leftShiftStage2Idx1_uid247_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage2Idx1Rng1_uid246_fracPostNormExt_uid88_fpAddTest_b & GND_q;\r\n\r\n    -- leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest(BITSELECT,240)@8\r\n    leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest_in <= leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q(21 downto 0);\r\n    leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest_b <= leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest_in(21 downto 0);\r\n\r\n    -- leftShiftStage1Idx3Pad6_uid240_fracPostNormExt_uid88_fpAddTest(CONSTANT,239)\r\n    leftShiftStage1Idx3Pad6_uid240_fracPostNormExt_uid88_fpAddTest_q <= \"000000\";\r\n\r\n    -- leftShiftStage1Idx3_uid242_fracPostNormExt_uid88_fpAddTest(BITJOIN,241)@8\r\n    leftShiftStage1Idx3_uid242_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1Idx3Rng6_uid241_fracPostNormExt_uid88_fpAddTest_b & leftShiftStage1Idx3Pad6_uid240_fracPostNormExt_uid88_fpAddTest_q;\r\n\r\n    -- leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest(BITSELECT,237)@8\r\n    leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest_in <= leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q(23 downto 0);\r\n    leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest_b <= leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest_in(23 downto 0);\r\n\r\n    -- leftShiftStage1Idx2_uid239_fracPostNormExt_uid88_fpAddTest(BITJOIN,238)@8\r\n    leftShiftStage1Idx2_uid239_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1Idx2Rng4_uid238_fracPostNormExt_uid88_fpAddTest_b & zs_uid164_lzCountVal_uid85_fpAddTest_q;\r\n\r\n    -- leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest(BITSELECT,234)@8\r\n    leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest_in <= leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q(25 downto 0);\r\n    leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest_b <= leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest_in(25 downto 0);\r\n\r\n    -- leftShiftStage1Idx1_uid236_fracPostNormExt_uid88_fpAddTest(BITJOIN,235)@8\r\n    leftShiftStage1Idx1_uid236_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1Idx1Rng2_uid235_fracPostNormExt_uid88_fpAddTest_b & zs_uid170_lzCountVal_uid85_fpAddTest_q;\r\n\r\n    -- leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest(BITSELECT,229)@8\r\n    leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest_in <= redist15_fracGRS_uid84_fpAddTest_q_3_q(3 downto 0);\r\n    leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest_b <= leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest_in(3 downto 0);\r\n\r\n    -- leftShiftStage0Idx3Pad24_uid229_fracPostNormExt_uid88_fpAddTest(CONSTANT,228)\r\n    leftShiftStage0Idx3Pad24_uid229_fracPostNormExt_uid88_fpAddTest_q <= \"000000000000000000000000\";\r\n\r\n    -- leftShiftStage0Idx3_uid231_fracPostNormExt_uid88_fpAddTest(BITJOIN,230)@8\r\n    leftShiftStage0Idx3_uid231_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage0Idx3Rng24_uid230_fracPostNormExt_uid88_fpAddTest_b & leftShiftStage0Idx3Pad24_uid229_fracPostNormExt_uid88_fpAddTest_q;\r\n\r\n    -- redist5_vStage_uid154_lzCountVal_uid85_fpAddTest_b_2(DELAY,261)\r\n    redist5_vStage_uid154_lzCountVal_uid85_fpAddTest_b_2 : dspba_delay\r\n    GENERIC MAP ( width => 12, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => vStage_uid154_lzCountVal_uid85_fpAddTest_b, xout => redist5_vStage_uid154_lzCountVal_uid85_fpAddTest_b_2_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- leftShiftStage0Idx2_uid228_fracPostNormExt_uid88_fpAddTest(BITJOIN,227)@8\r\n    leftShiftStage0Idx2_uid228_fracPostNormExt_uid88_fpAddTest_q <= redist5_vStage_uid154_lzCountVal_uid85_fpAddTest_b_2_q & zs_uid150_lzCountVal_uid85_fpAddTest_q;\r\n\r\n    -- leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest(BITSELECT,223)@8\r\n    leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest_in <= redist15_fracGRS_uid84_fpAddTest_q_3_q(19 downto 0);\r\n    leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest_b <= leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest_in(19 downto 0);\r\n\r\n    -- leftShiftStage0Idx1_uid225_fracPostNormExt_uid88_fpAddTest(BITJOIN,224)@8\r\n    leftShiftStage0Idx1_uid225_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage0Idx1Rng8_uid224_fracPostNormExt_uid88_fpAddTest_b & cstAllZWE_uid20_fpAddTest_q;\r\n\r\n    -- redist15_fracGRS_uid84_fpAddTest_q_3(DELAY,271)\r\n    redist15_fracGRS_uid84_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 28, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => redist14_fracGRS_uid84_fpAddTest_q_1_q, xout => redist15_fracGRS_uid84_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest(MUX,232)@8\r\n    leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_s <= leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_b;\r\n    leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_combproc: PROCESS (leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_s, en, redist15_fracGRS_uid84_fpAddTest_q_3_q, leftShiftStage0Idx1_uid225_fracPostNormExt_uid88_fpAddTest_q, leftShiftStage0Idx2_uid228_fracPostNormExt_uid88_fpAddTest_q, leftShiftStage0Idx3_uid231_fracPostNormExt_uid88_fpAddTest_q)\r\n    BEGIN\r\n        CASE (leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_s) IS\r\n            WHEN \"00\" => leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q <= redist15_fracGRS_uid84_fpAddTest_q_3_q;\r\n            WHEN \"01\" => leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage0Idx1_uid225_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN \"10\" => leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage0Idx2_uid228_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN \"11\" => leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage0Idx3_uid231_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN OTHERS => leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest(MUX,243)@8\r\n    leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_s <= leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c;\r\n    leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_combproc: PROCESS (leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_s, en, leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q, leftShiftStage1Idx1_uid236_fracPostNormExt_uid88_fpAddTest_q, leftShiftStage1Idx2_uid239_fracPostNormExt_uid88_fpAddTest_q, leftShiftStage1Idx3_uid242_fracPostNormExt_uid88_fpAddTest_q)\r\n    BEGIN\r\n        CASE (leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_s) IS\r\n            WHEN \"00\" => leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage0_uid233_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN \"01\" => leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1Idx1_uid236_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN \"10\" => leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1Idx2_uid239_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN \"11\" => leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1Idx3_uid242_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN OTHERS => leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select(BITSELECT,255)@8\r\n    leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_b <= r_uid179_lzCountVal_uid85_fpAddTest_q(4 downto 3);\r\n    leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_c <= r_uid179_lzCountVal_uid85_fpAddTest_q(2 downto 1);\r\n    leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_d <= r_uid179_lzCountVal_uid85_fpAddTest_q(0 downto 0);\r\n\r\n    -- leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest(MUX,248)@8\r\n    leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_s <= leftShiftStageSel4Dto3_uid232_fracPostNormExt_uid88_fpAddTest_merged_bit_select_d;\r\n    leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_combproc: PROCESS (leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_s, en, leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q, leftShiftStage2Idx1_uid247_fracPostNormExt_uid88_fpAddTest_q)\r\n    BEGIN\r\n        CASE (leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_s) IS\r\n            WHEN \"0\" => leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage1_uid244_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN \"1\" => leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q <= leftShiftStage2Idx1_uid247_fracPostNormExt_uid88_fpAddTest_q;\r\n            WHEN OTHERS => leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- LSB_uid97_fpAddTest(BITSELECT,96)@8\r\n    LSB_uid97_fpAddTest_in <= STD_LOGIC_VECTOR(leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q(4 downto 0));\r\n    LSB_uid97_fpAddTest_b <= STD_LOGIC_VECTOR(LSB_uid97_fpAddTest_in(4 downto 4));\r\n\r\n    -- Guard_uid96_fpAddTest(BITSELECT,95)@8\r\n    Guard_uid96_fpAddTest_in <= STD_LOGIC_VECTOR(leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q(3 downto 0));\r\n    Guard_uid96_fpAddTest_b <= STD_LOGIC_VECTOR(Guard_uid96_fpAddTest_in(3 downto 3));\r\n\r\n    -- Round_uid95_fpAddTest(BITSELECT,94)@8\r\n    Round_uid95_fpAddTest_in <= STD_LOGIC_VECTOR(leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q(2 downto 0));\r\n    Round_uid95_fpAddTest_b <= STD_LOGIC_VECTOR(Round_uid95_fpAddTest_in(2 downto 2));\r\n\r\n    -- Sticky1_uid94_fpAddTest(BITSELECT,93)@8\r\n    Sticky1_uid94_fpAddTest_in <= STD_LOGIC_VECTOR(leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q(1 downto 0));\r\n    Sticky1_uid94_fpAddTest_b <= STD_LOGIC_VECTOR(Sticky1_uid94_fpAddTest_in(1 downto 1));\r\n\r\n    -- Sticky0_uid93_fpAddTest(BITSELECT,92)@8\r\n    Sticky0_uid93_fpAddTest_in <= STD_LOGIC_VECTOR(leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q(0 downto 0));\r\n    Sticky0_uid93_fpAddTest_b <= STD_LOGIC_VECTOR(Sticky0_uid93_fpAddTest_in(0 downto 0));\r\n\r\n    -- rndBitCond_uid98_fpAddTest(BITJOIN,97)@8\r\n    rndBitCond_uid98_fpAddTest_q <= LSB_uid97_fpAddTest_b & Guard_uid96_fpAddTest_b & Round_uid95_fpAddTest_b & Sticky1_uid94_fpAddTest_b & Sticky0_uid93_fpAddTest_b;\r\n\r\n    -- rBi_uid100_fpAddTest(LOGICAL,99)@8 + 1\r\n    rBi_uid100_fpAddTest_qi <= \"1\" WHEN rndBitCond_uid98_fpAddTest_q = cRBit_uid99_fpAddTest_q ELSE \"0\";\r\n    rBi_uid100_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => rBi_uid100_fpAddTest_qi, xout => rBi_uid100_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- roundBit_uid101_fpAddTest(LOGICAL,100)@9\r\n    roundBit_uid101_fpAddTest_q <= not (rBi_uid100_fpAddTest_q);\r\n\r\n    -- oneCST_uid90_fpAddTest(CONSTANT,89)\r\n    oneCST_uid90_fpAddTest_q <= \"00000001\";\r\n\r\n    -- expInc_uid91_fpAddTest(ADD,90)@7 + 1\r\n    expInc_uid91_fpAddTest_a <= STD_LOGIC_VECTOR(\"0\" & redist35_exp_aSig_uid21_fpAddTest_b_6_outputreg_q);\r\n    expInc_uid91_fpAddTest_b <= STD_LOGIC_VECTOR(\"0\" & oneCST_uid90_fpAddTest_q);\r\n    expInc_uid91_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            expInc_uid91_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                expInc_uid91_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expInc_uid91_fpAddTest_a) + UNSIGNED(expInc_uid91_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    expInc_uid91_fpAddTest_q <= expInc_uid91_fpAddTest_o(8 downto 0);\r\n\r\n    -- expPostNorm_uid92_fpAddTest(SUB,91)@8 + 1\r\n    expPostNorm_uid92_fpAddTest_a <= STD_LOGIC_VECTOR(\"0\" & expInc_uid91_fpAddTest_q);\r\n    expPostNorm_uid92_fpAddTest_b <= STD_LOGIC_VECTOR(\"00000\" & r_uid179_lzCountVal_uid85_fpAddTest_q);\r\n    expPostNorm_uid92_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            expPostNorm_uid92_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                expPostNorm_uid92_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPostNorm_uid92_fpAddTest_a) - UNSIGNED(expPostNorm_uid92_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    expPostNorm_uid92_fpAddTest_q <= expPostNorm_uid92_fpAddTest_o(9 downto 0);\r\n\r\n    -- fracPostNorm_uid89_fpAddTest(BITSELECT,88)@8\r\n    fracPostNorm_uid89_fpAddTest_b <= leftShiftStage2_uid249_fracPostNormExt_uid88_fpAddTest_q(27 downto 1);\r\n\r\n    -- fracPostNormRndRange_uid102_fpAddTest(BITSELECT,101)@8\r\n    fracPostNormRndRange_uid102_fpAddTest_in <= fracPostNorm_uid89_fpAddTest_b(25 downto 0);\r\n    fracPostNormRndRange_uid102_fpAddTest_b <= fracPostNormRndRange_uid102_fpAddTest_in(25 downto 2);\r\n\r\n    -- redist12_fracPostNormRndRange_uid102_fpAddTest_b_1(DELAY,268)\r\n    redist12_fracPostNormRndRange_uid102_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 24, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracPostNormRndRange_uid102_fpAddTest_b, xout => redist12_fracPostNormRndRange_uid102_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- expFracR_uid103_fpAddTest(BITJOIN,102)@9\r\n    expFracR_uid103_fpAddTest_q <= expPostNorm_uid92_fpAddTest_q & redist12_fracPostNormRndRange_uid102_fpAddTest_b_1_q;\r\n\r\n    -- rndExpFrac_uid104_fpAddTest(ADD,103)@9 + 1\r\n    rndExpFrac_uid104_fpAddTest_a <= STD_LOGIC_VECTOR(\"0\" & expFracR_uid103_fpAddTest_q);\r\n    rndExpFrac_uid104_fpAddTest_b <= STD_LOGIC_VECTOR(\"0000000000000000000000000000000000\" & roundBit_uid101_fpAddTest_q);\r\n    rndExpFrac_uid104_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            rndExpFrac_uid104_fpAddTest_o <= (others => '0');\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                rndExpFrac_uid104_fpAddTest_o <= STD_LOGIC_VECTOR(UNSIGNED(rndExpFrac_uid104_fpAddTest_a) + UNSIGNED(rndExpFrac_uid104_fpAddTest_b));\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n    rndExpFrac_uid104_fpAddTest_q <= rndExpFrac_uid104_fpAddTest_o(34 downto 0);\r\n\r\n    -- expRPreExc_uid117_fpAddTest(BITSELECT,116)@10\r\n    expRPreExc_uid117_fpAddTest_in <= rndExpFrac_uid104_fpAddTest_q(31 downto 0);\r\n    expRPreExc_uid117_fpAddTest_b <= expRPreExc_uid117_fpAddTest_in(31 downto 24);\r\n\r\n    -- redist10_expRPreExc_uid117_fpAddTest_b_1(DELAY,266)\r\n    redist10_expRPreExc_uid117_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 8, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => expRPreExc_uid117_fpAddTest_b, xout => redist10_expRPreExc_uid117_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- rndExpFracOvfBits_uid109_fpAddTest(BITSELECT,108)@10\r\n    rndExpFracOvfBits_uid109_fpAddTest_in <= rndExpFrac_uid104_fpAddTest_q(33 downto 0);\r\n    rndExpFracOvfBits_uid109_fpAddTest_b <= rndExpFracOvfBits_uid109_fpAddTest_in(33 downto 32);\r\n\r\n    -- rOvfExtraBits_uid110_fpAddTest(LOGICAL,109)@10\r\n    rOvfExtraBits_uid110_fpAddTest_q <= \"1\" WHEN rndExpFracOvfBits_uid109_fpAddTest_b = zocst_uid76_fpAddTest_q ELSE \"0\";\r\n\r\n    -- wEP2AllOwE_uid105_fpAddTest(CONSTANT,104)\r\n    wEP2AllOwE_uid105_fpAddTest_q <= \"0011111111\";\r\n\r\n    -- rndExp_uid106_fpAddTest(BITSELECT,105)@10\r\n    rndExp_uid106_fpAddTest_in <= rndExpFrac_uid104_fpAddTest_q(33 downto 0);\r\n    rndExp_uid106_fpAddTest_b <= rndExp_uid106_fpAddTest_in(33 downto 24);\r\n\r\n    -- rOvfEQMax_uid107_fpAddTest(LOGICAL,106)@10\r\n    rOvfEQMax_uid107_fpAddTest_q <= \"1\" WHEN rndExp_uid106_fpAddTest_b = wEP2AllOwE_uid105_fpAddTest_q ELSE \"0\";\r\n\r\n    -- rOvf_uid111_fpAddTest(LOGICAL,110)@10\r\n    rOvf_uid111_fpAddTest_q <= rOvfEQMax_uid107_fpAddTest_q or rOvfExtraBits_uid110_fpAddTest_q;\r\n\r\n    -- regInputs_uid118_fpAddTest(LOGICAL,117)@8 + 1\r\n    regInputs_uid118_fpAddTest_qi <= excR_aSig_uid31_fpAddTest_q and excR_bSig_uid45_fpAddTest_q;\r\n    regInputs_uid118_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => regInputs_uid118_fpAddTest_qi, xout => regInputs_uid118_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist9_regInputs_uid118_fpAddTest_q_2(DELAY,265)\r\n    redist9_regInputs_uid118_fpAddTest_q_2 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => regInputs_uid118_fpAddTest_q, xout => redist9_regInputs_uid118_fpAddTest_q_2_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- rInfOvf_uid121_fpAddTest(LOGICAL,120)@10 + 1\r\n    rInfOvf_uid121_fpAddTest_qi <= redist9_regInputs_uid118_fpAddTest_q_2_q and rOvf_uid111_fpAddTest_q;\r\n    rInfOvf_uid121_fpAddTest_delay : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => rInfOvf_uid121_fpAddTest_qi, xout => rInfOvf_uid121_fpAddTest_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excRInfVInC_uid122_fpAddTest(BITJOIN,121)@11\r\n    excRInfVInC_uid122_fpAddTest_q <= rInfOvf_uid121_fpAddTest_q & redist23_excN_bSig_uid42_fpAddTest_q_3_q & redist30_excN_aSig_uid28_fpAddTest_q_3_q & redist24_excI_bSig_uid41_fpAddTest_q_3_q & redist31_excI_aSig_uid27_fpAddTest_q_3_q & redist17_effSub_uid52_fpAddTest_q_8_q;\r\n\r\n    -- excRInf_uid123_fpAddTest(LOOKUP,122)@11\r\n    excRInf_uid123_fpAddTest_combproc: PROCESS (excRInfVInC_uid122_fpAddTest_q)\r\n    BEGIN\r\n        -- Begin reserved scope level\r\n        CASE (excRInfVInC_uid122_fpAddTest_q) IS\r\n            WHEN \"000000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"000001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"000010\" => excRInf_uid123_fpAddTest_q <= \"1\";\r\n            WHEN \"000011\" => excRInf_uid123_fpAddTest_q <= \"1\";\r\n            WHEN \"000100\" => excRInf_uid123_fpAddTest_q <= \"1\";\r\n            WHEN \"000101\" => excRInf_uid123_fpAddTest_q <= \"1\";\r\n            WHEN \"000110\" => excRInf_uid123_fpAddTest_q <= \"1\";\r\n            WHEN \"000111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"001111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"010111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"011111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100000\" => excRInf_uid123_fpAddTest_q <= \"1\";\r\n            WHEN \"100001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"100111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"101111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"110111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111000\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111001\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111010\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111011\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111100\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111101\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111110\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN \"111111\" => excRInf_uid123_fpAddTest_q <= \"0\";\r\n            WHEN OTHERS => -- unreachable\r\n                           excRInf_uid123_fpAddTest_q <= (others => '-');\r\n        END CASE;\r\n        -- End reserved scope level\r\n    END PROCESS;\r\n\r\n    -- redist13_aMinusA_uid87_fpAddTest_q_2(DELAY,269)\r\n    redist13_aMinusA_uid87_fpAddTest_q_2 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => aMinusA_uid87_fpAddTest_q, xout => redist13_aMinusA_uid87_fpAddTest_q_2_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- rUdfExtraBit_uid114_fpAddTest(BITSELECT,113)@10\r\n    rUdfExtraBit_uid114_fpAddTest_in <= STD_LOGIC_VECTOR(rndExpFrac_uid104_fpAddTest_q(33 downto 0));\r\n    rUdfExtraBit_uid114_fpAddTest_b <= STD_LOGIC_VECTOR(rUdfExtraBit_uid114_fpAddTest_in(33 downto 33));\r\n\r\n    -- wEP2AllZ_uid112_fpAddTest(CONSTANT,111)\r\n    wEP2AllZ_uid112_fpAddTest_q <= \"0000000000\";\r\n\r\n    -- rUdfEQMin_uid113_fpAddTest(LOGICAL,112)@10\r\n    rUdfEQMin_uid113_fpAddTest_q <= \"1\" WHEN rndExp_uid106_fpAddTest_b = wEP2AllZ_uid112_fpAddTest_q ELSE \"0\";\r\n\r\n    -- rUdf_uid115_fpAddTest(LOGICAL,114)@10\r\n    rUdf_uid115_fpAddTest_q <= rUdfEQMin_uid113_fpAddTest_q or rUdfExtraBit_uid114_fpAddTest_b;\r\n\r\n    -- redist28_excZ_bSig_uid17_uid37_fpAddTest_q_9(DELAY,284)\r\n    redist28_excZ_bSig_uid17_uid37_fpAddTest_q_9 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => redist27_excZ_bSig_uid17_uid37_fpAddTest_q_7_q, xout => redist28_excZ_bSig_uid17_uid37_fpAddTest_q_9_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- redist33_excZ_aSig_uid16_uid23_fpAddTest_q_3(DELAY,289)\r\n    redist33_excZ_aSig_uid16_uid23_fpAddTest_q_3 : dspba_delay\r\n    GENERIC MAP ( width => 1, depth => 2, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => excZ_aSig_uid16_uid23_fpAddTest_q, xout => redist33_excZ_aSig_uid16_uid23_fpAddTest_q_3_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- excRZeroVInC_uid119_fpAddTest(BITJOIN,118)@10\r\n    excRZeroVInC_uid119_fpAddTest_q <= redist13_aMinusA_uid87_fpAddTest_q_2_q & rUdf_uid115_fpAddTest_q & redist9_regInputs_uid118_fpAddTest_q_2_q & redist28_excZ_bSig_uid17_uid37_fpAddTest_q_9_q & redist33_excZ_aSig_uid16_uid23_fpAddTest_q_3_q;\r\n\r\n    -- excRZero_uid120_fpAddTest(LOOKUP,119)@10 + 1\r\n    excRZero_uid120_fpAddTest_clkproc: PROCESS (clk, areset)\r\n    BEGIN\r\n        IF (areset = '1') THEN\r\n            excRZero_uid120_fpAddTest_q <= \"0\";\r\n        ELSIF (clk'EVENT AND clk = '1') THEN\r\n            IF (en = \"1\") THEN\r\n                CASE (excRZeroVInC_uid119_fpAddTest_q) IS\r\n                    WHEN \"00000\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"00001\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"00010\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"00011\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"00100\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"00101\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"00110\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"00111\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"01000\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"01001\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"01010\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"01011\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"01100\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"01101\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"01110\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"01111\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"10000\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"10001\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"10010\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"10011\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"10100\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"10101\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"10110\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"10111\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"11000\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"11001\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"11010\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"11011\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"11100\" => excRZero_uid120_fpAddTest_q <= \"1\";\r\n                    WHEN \"11101\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"11110\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN \"11111\" => excRZero_uid120_fpAddTest_q <= \"0\";\r\n                    WHEN OTHERS => -- unreachable\r\n                                   excRZero_uid120_fpAddTest_q <= (others => '-');\r\n                END CASE;\r\n            END IF;\r\n        END IF;\r\n    END PROCESS;\r\n\r\n    -- concExc_uid127_fpAddTest(BITJOIN,126)@11\r\n    concExc_uid127_fpAddTest_q <= excRNaN_uid126_fpAddTest_q & excRInf_uid123_fpAddTest_q & excRZero_uid120_fpAddTest_q;\r\n\r\n    -- excREnc_uid128_fpAddTest(LOOKUP,127)@11\r\n    excREnc_uid128_fpAddTest_combproc: PROCESS (concExc_uid127_fpAddTest_q)\r\n    BEGIN\r\n        -- Begin reserved scope level\r\n        CASE (concExc_uid127_fpAddTest_q) IS\r\n            WHEN \"000\" => excREnc_uid128_fpAddTest_q <= \"01\";\r\n            WHEN \"001\" => excREnc_uid128_fpAddTest_q <= \"00\";\r\n            WHEN \"010\" => excREnc_uid128_fpAddTest_q <= \"10\";\r\n            WHEN \"011\" => excREnc_uid128_fpAddTest_q <= \"10\";\r\n            WHEN \"100\" => excREnc_uid128_fpAddTest_q <= \"11\";\r\n            WHEN \"101\" => excREnc_uid128_fpAddTest_q <= \"11\";\r\n            WHEN \"110\" => excREnc_uid128_fpAddTest_q <= \"11\";\r\n            WHEN \"111\" => excREnc_uid128_fpAddTest_q <= \"11\";\r\n            WHEN OTHERS => -- unreachable\r\n                           excREnc_uid128_fpAddTest_q <= (others => '-');\r\n        END CASE;\r\n        -- End reserved scope level\r\n    END PROCESS;\r\n\r\n    -- expRPostExc_uid147_fpAddTest(MUX,146)@11\r\n    expRPostExc_uid147_fpAddTest_s <= excREnc_uid128_fpAddTest_q;\r\n    expRPostExc_uid147_fpAddTest_combproc: PROCESS (expRPostExc_uid147_fpAddTest_s, en, cstAllZWE_uid20_fpAddTest_q, redist10_expRPreExc_uid117_fpAddTest_b_1_q, cstAllOWE_uid18_fpAddTest_q)\r\n    BEGIN\r\n        CASE (expRPostExc_uid147_fpAddTest_s) IS\r\n            WHEN \"00\" => expRPostExc_uid147_fpAddTest_q <= cstAllZWE_uid20_fpAddTest_q;\r\n            WHEN \"01\" => expRPostExc_uid147_fpAddTest_q <= redist10_expRPreExc_uid117_fpAddTest_b_1_q;\r\n            WHEN \"10\" => expRPostExc_uid147_fpAddTest_q <= cstAllOWE_uid18_fpAddTest_q;\r\n            WHEN \"11\" => expRPostExc_uid147_fpAddTest_q <= cstAllOWE_uid18_fpAddTest_q;\r\n            WHEN OTHERS => expRPostExc_uid147_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- oneFracRPostExc2_uid140_fpAddTest(CONSTANT,139)\r\n    oneFracRPostExc2_uid140_fpAddTest_q <= \"00000000000000000000001\";\r\n\r\n    -- fracRPreExc_uid116_fpAddTest(BITSELECT,115)@10\r\n    fracRPreExc_uid116_fpAddTest_in <= rndExpFrac_uid104_fpAddTest_q(23 downto 0);\r\n    fracRPreExc_uid116_fpAddTest_b <= fracRPreExc_uid116_fpAddTest_in(23 downto 1);\r\n\r\n    -- redist11_fracRPreExc_uid116_fpAddTest_b_1(DELAY,267)\r\n    redist11_fracRPreExc_uid116_fpAddTest_b_1 : dspba_delay\r\n    GENERIC MAP ( width => 23, depth => 1, reset_kind => \"ASYNC\" )\r\n    PORT MAP ( xin => fracRPreExc_uid116_fpAddTest_b, xout => redist11_fracRPreExc_uid116_fpAddTest_b_1_q, ena => en(0), clk => clk, aclr => areset );\r\n\r\n    -- fracRPostExc_uid143_fpAddTest(MUX,142)@11\r\n    fracRPostExc_uid143_fpAddTest_s <= excREnc_uid128_fpAddTest_q;\r\n    fracRPostExc_uid143_fpAddTest_combproc: PROCESS (fracRPostExc_uid143_fpAddTest_s, en, cstZeroWF_uid19_fpAddTest_q, redist11_fracRPreExc_uid116_fpAddTest_b_1_q, oneFracRPostExc2_uid140_fpAddTest_q)\r\n    BEGIN\r\n        CASE (fracRPostExc_uid143_fpAddTest_s) IS\r\n            WHEN \"00\" => fracRPostExc_uid143_fpAddTest_q <= cstZeroWF_uid19_fpAddTest_q;\r\n            WHEN \"01\" => fracRPostExc_uid143_fpAddTest_q <= redist11_fracRPreExc_uid116_fpAddTest_b_1_q;\r\n            WHEN \"10\" => fracRPostExc_uid143_fpAddTest_q <= cstZeroWF_uid19_fpAddTest_q;\r\n            WHEN \"11\" => fracRPostExc_uid143_fpAddTest_q <= oneFracRPostExc2_uid140_fpAddTest_q;\r\n            WHEN OTHERS => fracRPostExc_uid143_fpAddTest_q <= (others => '0');\r\n        END CASE;\r\n    END PROCESS;\r\n\r\n    -- R_uid148_fpAddTest(BITJOIN,147)@11\r\n    R_uid148_fpAddTest_q <= signRPostExc_uid139_fpAddTest_q & expRPostExc_uid147_fpAddTest_q & fracRPostExc_uid143_fpAddTest_q;\r\n\r\n    -- xOut(GPOUT,4)@11\r\n    q <= R_uid148_fpAddTest_q;\r\n\r\nEND normal;\r\n"},{"name":"nfp_gain_pow2_single.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\nfp_gain_pow2_single.vhd\n-- Created: 2025-09-10 16:42:28\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: nfp_gain_pow2_single\n-- Source Path: filter_low_pass_simulink/Discrete FIR Filter1/nfp_gain_pow2_single\n-- Hierarchy Level: 2\n-- Model version: 1.5\n-- \n-- {Latency Strategy = \"Max\", Denormal Handling = \"off\"}\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY nfp_gain_pow2_single IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        nfp_in1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32\n        nfp_in2                           :   IN    std_logic;  -- ufix1\n        nfp_in3                           :   IN    std_logic_vector(8 DOWNTO 0);  -- sfix9\n        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32\n        );\nEND nfp_gain_pow2_single;\n\n\nARCHITECTURE rtl OF nfp_gain_pow2_single IS\n\n  -- Signals\n  SIGNAL nfp_in1_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32\n  SIGNAL aSign                            : std_logic;  -- ufix1\n  SIGNAL aExponent                        : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL aMantissa                        : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay2_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay5_out1                      : std_logic;  -- ufix1\n  SIGNAL Logical_Operator1_out1           : std_logic;  -- ufix1\n  SIGNAL Delay3_out1                      : std_logic;  -- ufix1\n  SIGNAL Delay1_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Reduce1_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator6_out1           : std_logic;  -- ufix1\n  SIGNAL Constant_out1                    : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL nfp_in3_signed                   : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL Delay4_out1                      : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL Bit_Slice_out1                   : std_logic;  -- ufix1\n  SIGNAL Bit_Concat_out1                  : unsigned(9 DOWNTO 0);  -- ufix10\n  SIGNAL Data_Type_Conversion_out1        : signed(9 DOWNTO 0);  -- sfix10\n  SIGNAL Bit_Concat1_out1                 : unsigned(9 DOWNTO 0);  -- ufix10\n  SIGNAL Data_Type_Conversion1_out1       : signed(9 DOWNTO 0);  -- sfix10\n  SIGNAL Add_out1                         : signed(9 DOWNTO 0);  -- sfix10\n  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1\n  SIGNAL Bit_Slice2_out1                  : std_logic;  -- ufix1\n  SIGNAL Logical_Operator_out1            : std_logic;  -- ufix1\n  SIGNAL Bit_Slice1_out1                  : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Logical_Operator4_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator7_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator5_out1           : std_logic;  -- ufix1\n  SIGNAL Bit_Concat4_out1                 : unsigned(1 DOWNTO 0);  -- ufix2\n  SIGNAL Bit_Concat5_out1                 : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL Bit_Concat6_out1                 : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Switch1_out1                     : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Delay6_out1                      : unsigned(7 DOWNTO 0);  -- ufix8\n  SIGNAL Bit_Reduce2_out1                 : std_logic;  -- ufix1\n  SIGNAL Bit_Reduce3_out1                 : std_logic;  -- ufix1\n  SIGNAL Logical_Operator8_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator2_out1           : std_logic;  -- ufix1\n  SIGNAL Logical_Operator3_out1           : std_logic;  -- ufix1\n  SIGNAL Constant1_out1                   : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay_out1                       : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Switch_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL Delay7_out1                      : unsigned(22 DOWNTO 0);  -- ufix23\n  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  nfp_in1_unsigned <= unsigned(nfp_in1);\n\n  -- Split 32 bit word into FP sign, exponent, mantissa\n  aSign <= nfp_in1_unsigned(31);\n  aExponent <= nfp_in1_unsigned(30 DOWNTO 23);\n  aMantissa <= nfp_in1_unsigned(22 DOWNTO 0);\n\n  Delay2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay2_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay2_out1 <= aSign;\n      END IF;\n    END IF;\n  END PROCESS Delay2_process;\n\n\n  Delay5_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay5_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay5_out1 <= nfp_in2;\n      END IF;\n    END IF;\n  END PROCESS Delay5_process;\n\n\n  Logical_Operator1_out1 <= Delay2_out1 XOR Delay5_out1;\n\n  Delay3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay3_out1 <= '0';\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay3_out1 <= Logical_Operator1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay3_process;\n\n\n  Delay1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay1_out1 <= to_unsigned(16#00#, 8);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay1_out1 <= aExponent;\n      END IF;\n    END IF;\n  END PROCESS Delay1_process;\n\n\n  Bit_Reduce_out1 <= (Delay1_out1(7) AND Delay1_out1(6) AND Delay1_out1(5) AND Delay1_out1(4) AND Delay1_out1(3) AND Delay1_out1(2) AND Delay1_out1(1) AND Delay1_out1(0));\n\n  Bit_Reduce1_out1 <= (Delay1_out1(7) OR Delay1_out1(6) OR Delay1_out1(5) OR Delay1_out1(4) OR Delay1_out1(3) OR Delay1_out1(2) OR Delay1_out1(1) OR Delay1_out1(0));\n\n  Logical_Operator6_out1 <=  NOT Bit_Reduce1_out1;\n\n  Constant_out1 <= to_unsigned(16#0#, 2);\n\n  nfp_in3_signed <= signed(nfp_in3);\n\n  Delay4_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay4_out1 <= to_signed(16#000#, 9);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay4_out1 <= nfp_in3_signed;\n      END IF;\n    END IF;\n  END PROCESS Delay4_process;\n\n\n  Bit_Slice_out1 <= Delay4_out1(8);\n\n  Bit_Concat_out1 <= Constant_out1 & Delay1_out1;\n\n  Data_Type_Conversion_out1 <= signed(Bit_Concat_out1);\n\n  Bit_Concat1_out1 <= Bit_Slice_out1 & unsigned(Delay4_out1);\n\n  Data_Type_Conversion1_out1 <= signed(Bit_Concat1_out1);\n\n  Add_out1 <= Data_Type_Conversion_out1 + Data_Type_Conversion1_out1;\n\n  Bit_Slice3_out1 <= Add_out1(9);\n\n  Bit_Slice2_out1 <= Add_out1(8);\n\n  Logical_Operator_out1 <= Bit_Slice2_out1 OR (Bit_Slice3_out1 OR (Bit_Reduce_out1 OR Logical_Operator6_out1));\n\n  Bit_Slice1_out1 <= unsigned(Add_out1(7 DOWNTO 0));\n\n  Logical_Operator4_out1 <=  NOT Bit_Slice3_out1;\n\n  Logical_Operator7_out1 <= Bit_Reduce1_out1 AND Logical_Operator4_out1;\n\n  Logical_Operator5_out1 <= Bit_Reduce_out1 OR Logical_Operator7_out1;\n\n  Bit_Concat4_out1 <= unsigned'(Logical_Operator5_out1 & Logical_Operator5_out1);\n\n  Bit_Concat5_out1 <= Bit_Concat4_out1 & Bit_Concat4_out1;\n\n  Bit_Concat6_out1 <= Bit_Concat5_out1 & Bit_Concat5_out1;\n\n  \n  Switch1_out1 <= Bit_Slice1_out1 WHEN Logical_Operator_out1 = '0' ELSE\n      Bit_Concat6_out1;\n\n  Delay6_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay6_out1 <= to_unsigned(16#00#, 8);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay6_out1 <= Switch1_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay6_process;\n\n\n  Bit_Reduce2_out1 <= (Bit_Slice1_out1(7) AND Bit_Slice1_out1(6) AND Bit_Slice1_out1(5) AND Bit_Slice1_out1(4) AND Bit_Slice1_out1(3) AND Bit_Slice1_out1(2) AND Bit_Slice1_out1(1) AND Bit_Slice1_out1(0));\n\n  Bit_Reduce3_out1 <= (Bit_Slice1_out1(7) OR Bit_Slice1_out1(6) OR Bit_Slice1_out1(5) OR Bit_Slice1_out1(4) OR Bit_Slice1_out1(3) OR Bit_Slice1_out1(2) OR Bit_Slice1_out1(1) OR Bit_Slice1_out1(0));\n\n  Logical_Operator8_out1 <=  NOT Bit_Reduce3_out1;\n\n  Logical_Operator2_out1 <=  NOT (Logical_Operator8_out1 OR (Logical_Operator6_out1 OR (Bit_Reduce2_out1 OR (Bit_Slice3_out1 OR Bit_Slice2_out1))));\n\n  Logical_Operator3_out1 <= Bit_Reduce_out1 OR Logical_Operator2_out1;\n\n  Constant1_out1 <= to_unsigned(16#000000#, 23);\n\n  Delay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay_out1 <= to_unsigned(16#000000#, 23);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay_out1 <= aMantissa;\n      END IF;\n    END IF;\n  END PROCESS Delay_process;\n\n\n  \n  Switch_out1 <= Constant1_out1 WHEN Logical_Operator3_out1 = '0' ELSE\n      Delay_out1;\n\n  Delay7_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Delay7_out1 <= to_unsigned(16#000000#, 23);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Delay7_out1 <= Switch_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay7_process;\n\n\n  -- Combine FP sign, exponent, mantissa into 32 bit word\n  nfp_out_pack <= Delay3_out1 & Delay6_out1 & Delay7_out1;\n\n  nfp_out <= std_logic_vector(nfp_out_pack);\n\nEND rtl;\n\n"},{"name":"Discrete_FIR_Filter1.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\Discrete_FIR_Filter1.vhd\n-- Created: 2025-09-10 16:42:28\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Discrete_FIR_Filter1\n-- Source Path: filter_low_pass_simulink/Discrete FIR Filter1\n-- Hierarchy Level: 1\n-- Model version: 1.5\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY Discrete_FIR_Filter1 IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        enb                               :   IN    std_logic;\n        Discrete_FIR_Filter1_in           :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n        Discrete_FIR_Filter1_out          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n        );\nEND Discrete_FIR_Filter1;\n\n\nARCHITECTURE rtl OF Discrete_FIR_Filter1 IS\n\n  -- Component Declarations\n  COMPONENT nfp_gain_pow2_single\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n          nfp_in2                         :   IN    std_logic;  -- ufix1\n          nfp_in3                         :   IN    std_logic_vector(8 DOWNTO 0);  -- sfix9\n          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : nfp_gain_pow2_single\n    USE ENTITY work.nfp_gain_pow2_single(rtl);\n\n  -- Signals\n  SIGNAL initcounter                      : unsigned(3 DOWNTO 0);  -- ufix4\n  SIGNAL initcompare                      : std_logic;\n  SIGNAL initcompare11                    : std_logic;\n  SIGNAL Discrete_FIR_Filter1_outconst0   : std_logic_vector(31 DOWNTO 0);  -- ufix32\n  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1\n  SIGNAL pw2_shift_const                  : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL gain0                            : std_logic_vector(31 DOWNTO 0);  -- ufix32\n  SIGNAL delay1                           : std_logic_vector(31 DOWNTO 0);  -- ufix32\n  SIGNAL pw2_sign_const_1                 : std_logic;  -- ufix1\n  SIGNAL pw2_shift_const_1                : signed(8 DOWNTO 0);  -- sfix9\n  SIGNAL gain1                            : std_logic_vector(31 DOWNTO 0);  -- ufix32\n  SIGNAL Discrete_FIR_Filter1_outipOut    : std_logic_vector(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  u_nfp_gain_pow2_single : nfp_gain_pow2_single\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => Discrete_FIR_Filter1_in,  -- single\n              nfp_in2 => pw2_sign_const,  -- ufix1\n              nfp_in3 => std_logic_vector(pw2_shift_const),  -- sfix9\n              nfp_out => gain0  -- single\n              );\n\n  u_nfp_gain_pow2_single_1 : nfp_gain_pow2_single\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => enb,\n              nfp_in1 => delay1,  -- single\n              nfp_in2 => pw2_sign_const_1,  -- ufix1\n              nfp_in3 => std_logic_vector(pw2_shift_const_1),  -- sfix9\n              nfp_out => gain1  -- single\n              );\n\n  alterafpf_add_single_1 : ENTITY work.alterafpf_add_single\n    PORT MAP( a => gain0,  -- single\n              b => gain1,  -- single\n              clk => clk,\n              en(0) => enb,\n              areset => reset,\n              q => Discrete_FIR_Filter1_outipOut  -- single\n              );\n\n  \n  initcompare <= '1' WHEN initcounter < to_unsigned(16#B#, 4) ELSE\n      '0';\n\n  -- Count limited, Unsigned Counter\n  --  initial value   = 0\n  --  step value      = 1\n  --  count to value  = 11\n  ctr_0_11_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      initcounter <= to_unsigned(16#0#, 4);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        IF initcompare = '1' THEN \n          IF initcounter >= to_unsigned(16#B#, 4) THEN \n            initcounter <= to_unsigned(16#0#, 4);\n          ELSE \n            initcounter <= initcounter + to_unsigned(16#1#, 4);\n          END IF;\n        END IF;\n      END IF;\n    END IF;\n  END PROCESS ctr_0_11_process;\n\n\n  \n  initcompare11 <= '1' WHEN initcounter >= to_unsigned(16#B#, 4) ELSE\n      '0';\n\n  Discrete_FIR_Filter1_outconst0 <= X\"00000000\";\n\n  pw2_sign_const <= '0';\n\n  pw2_shift_const <= to_signed(-16#001#, 9);\n\n  unit_delay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      delay1 <= X\"00000000\";\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        delay1 <= Discrete_FIR_Filter1_in;\n      END IF;\n    END IF;\n  END PROCESS unit_delay_process;\n\n\n  pw2_sign_const_1 <= '0';\n\n  pw2_shift_const_1 <= to_signed(-16#001#, 9);\n\n  \n  Discrete_FIR_Filter1_out <= Discrete_FIR_Filter1_outconst0 WHEN initcompare11 = '0' ELSE\n      Discrete_FIR_Filter1_outipOut;\n\nEND rtl;\n\n"},{"name":"filter_low_pass_simulink.vhd","type":"source","group":"model","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_low_pass_simulink.vhd\n-- Created: 2025-09-10 16:42:28\n-- \n-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n-- \n-- \n-- -------------------------------------------------------------\n-- Rate and Clocking Details\n-- -------------------------------------------------------------\n-- Model base rate: 2.27273e-05\n-- Target subsystem base rate: 2.27273e-05\n-- \n-- \n-- Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- ce_out        2.27273e-05\n-- -------------------------------------------------------------\n-- \n-- \n-- Output Signal                 Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- Out1                          ce_out        2.27273e-05\n-- -------------------------------------------------------------\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: filter_low_pass_simulink\n-- Source Path: filter_low_pass_simulink\n-- Hierarchy Level: 0\n-- Model version: 1.5\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nENTITY filter_low_pass_simulink IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        clk_enable                        :   IN    std_logic;\n        In1                               :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n        ce_out                            :   OUT   std_logic;\n        Out1                              :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n        );\nEND filter_low_pass_simulink;\n\n\nARCHITECTURE rtl OF filter_low_pass_simulink IS\n\n  -- Component Declarations\n  COMPONENT Discrete_FIR_Filter1\n    PORT( clk                             :   IN    std_logic;\n          reset                           :   IN    std_logic;\n          enb                             :   IN    std_logic;\n          Discrete_FIR_Filter1_in         :   IN    std_logic_vector(31 DOWNTO 0);  -- single\n          Discrete_FIR_Filter1_out        :   OUT   std_logic_vector(31 DOWNTO 0)  -- single\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : Discrete_FIR_Filter1\n    USE ENTITY work.Discrete_FIR_Filter1(rtl);\n\n  -- Signals\n  SIGNAL Discrete_FIR_Filter1_out1        : std_logic_vector(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  u_Discrete_FIR_Filter1 : Discrete_FIR_Filter1\n    PORT MAP( clk => clk,\n              reset => reset,\n              enb => clk_enable,\n              Discrete_FIR_Filter1_in => In1,  -- single\n              Discrete_FIR_Filter1_out => Discrete_FIR_Filter1_out1  -- single\n              );\n\n  Out1 <= Discrete_FIR_Filter1_out1;\n\n  ce_out <= clk_enable;\n\nEND rtl;\n\n"},{"name":"filter_low_pass_simulink_compile.do","type":"scripts","group":"scripts","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_low_pass_simulink_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvmap -c -modelsimini \"FILL_IN_SIMULATION_LIB_PATH/modelsim.ini\"\nset path_to_quartus C:/intelFPGA_standard/24.1std/quartus/bin64/..\nvlib work\nvmap work work\nvcom -work work -2002 -explicit $path_to_quartus/dspba/backend/Libraries/vhdl/base/dspba_library_package.vhd\nvcom -work work -2002 -explicit $path_to_quartus/dspba/backend/Libraries/vhdl/base/dspba_library.vhd\nvcom  Altera/Cyclone_V/5CSXFC6D6F31C8/F200/alterafpf_add_single.vhd\nvcom  nfp_gain_pow2_single.vhd\nvcom  Discrete_FIR_Filter1.vhd\nvcom  filter_low_pass_simulink.vhd\n"},{"name":"filter_low_pass_simulink_map.txt","type":"scripts","group":"scripts","path":"C:\\curso_HDL_Vanderlei\\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\\1_LINGUAGENS_HDL_E_VHDL\\6_EXEMPLO_FILTRO_FIR_HDL_CODER\\hdlsrc\\filter_low_pass_simulink\\filter_low_pass_simulink_map.txt","tag":"","groupDisplay":"scripts","code":"filter_low_pass_simulink --> filter_low_pass_simulink\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};