{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731028606894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731028606895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 22:16:46 2024 " "Processing started: Thu Nov  7 22:16:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731028606895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028606895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej_e -c ej_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej_e -c ej_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028606895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731028607277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731028607277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_i2c_esclavo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_i2c_esclavo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_i2c_esclavo-BEHAVIOR " "Found design unit 1: control_i2c_esclavo-BEHAVIOR" {  } { { "control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/control_i2c_esclavo.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624602 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_i2c_esclavo " "Found entity 1: control_i2c_esclavo" {  } { { "control_i2c_esclavo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/control_i2c_esclavo.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028624602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_control_i2c_esclavo.vhd " "Can't analyze file -- file tb_control_i2c_esclavo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731028624608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guarda_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guarda_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guarda_dir-behavior " "Found design unit 1: guarda_dir-behavior" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624619 ""} { "Info" "ISGN_ENTITY_NAME" "1 guarda_dir " "Found entity 1: guarda_dir" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028624619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guarda_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guarda_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guarda_data-behavior " "Found design unit 1: guarda_data-behavior" {  } { { "guarda_data.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_data.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624628 ""} { "Info" "ISGN_ENTITY_NAME" "1 guarda_data " "Found entity 1: guarda_data" {  } { { "guarda_data.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028624628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_esclavo_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2c_esclavo_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_esclavo_completo " "Found entity 1: i2c_esclavo_completo" {  } { { "i2c_esclavo_completo.bdf" "" { Schematic "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/i2c_esclavo_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028624639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_i2c_esclavo_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_i2c_esclavo_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_i2c_esclavo_completo-behavior " "Found design unit 1: tb_i2c_esclavo_completo-behavior" {  } { { "tb_i2c_esclavo_completo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/tb_i2c_esclavo_completo.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624649 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_i2c_esclavo_completo " "Found entity 1: tb_i2c_esclavo_completo" {  } { { "tb_i2c_esclavo_completo.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/tb_i2c_esclavo_completo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731028624649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028624649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_esclavo_completo " "Elaborating entity \"i2c_esclavo_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731028624687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_i2c_esclavo control_i2c_esclavo:inst " "Elaborating entity \"control_i2c_esclavo\" for hierarchy \"control_i2c_esclavo:inst\"" {  } { { "i2c_esclavo_completo.bdf" "inst" { Schematic "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/i2c_esclavo_completo.bdf" { { 288 600 768 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731028624700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guarda_dir guarda_dir:inst3 " "Elaborating entity \"guarda_dir\" for hierarchy \"guarda_dir:inst3\"" {  } { { "i2c_esclavo_completo.bdf" "inst3" { Schematic "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/i2c_esclavo_completo.bdf" { { 488 912 1080 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731028624711 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "direccion guarda_dir.vhd(19) " "VHDL Signal Declaration warning at guarda_dir.vhd(19): used explicit default value for signal \"direccion\" because signal was never assigned a value" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731028624717 "|i2c_esclavo_completo|guarda_dir:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registro guarda_dir.vhd(56) " "VHDL Process Statement warning at guarda_dir.vhd(56): signal \"registro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731028624717 "|i2c_esclavo_completo|guarda_dir:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion guarda_dir.vhd(56) " "VHDL Process Statement warning at guarda_dir.vhd(56): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "guarda_dir.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_dir.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731028624717 "|i2c_esclavo_completo|guarda_dir:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guarda_data guarda_data:inst2 " "Elaborating entity \"guarda_data\" for hierarchy \"guarda_data:inst2\"" {  } { { "i2c_esclavo_completo.bdf" "inst2" { Schematic "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/i2c_esclavo_completo.bdf" { { 664 920 1088 776 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731028624721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registro guarda_data.vhd(17) " "Verilog HDL or VHDL warning at guarda_data.vhd(17): object \"registro\" assigned a value but never read" {  } { { "guarda_data.vhd" "" { Text "//Mac/Home/Desktop/lab_fpga_CYCLONE_IV/PARTE_E/guarda_data.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731028624727 "|i2c_esclavo_completo|guarda_data:inst2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731028625356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731028625844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731028625844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731028625912 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731028625912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731028625912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731028625912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13294 " "Peak virtual memory: 13294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731028625933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 22:17:05 2024 " "Processing ended: Thu Nov  7 22:17:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731028625933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731028625933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731028625933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731028625933 ""}
