arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	c8151c4     	success   	     	765                	895                  	406                 	273                   	10          	10           	43     	99    	130        	1           	0       	3514                 	3.30698       	-705.62             	-3.30698            	38            	3752             	25                                    	3234                       	18                               	3.72289            	-762.759 	-3.72289 	0       	0       	0.282112 	0.663885  	0.899631                 	0.176981            	53592      	6244        	27560      
k6_N10_mem32K_40nm.xml	diffeq1.v      	c8151c4     	success   	     	1004               	941                  	721                 	313                   	16          	16           	50     	162   	96         	0           	5       	11271                	20.5552       	-1905.14            	-20.5552            	48            	13736            	18                                    	10707                      	25                               	21.7291            	-1942.28 	-21.7291 	0       	0       	0.365102 	1.18001   	8.14421                  	0.748761            	53656      	5104        	28232      
