/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_DE_H__
#define __INTEL_DE_H__

#include "intel_display_core.h"
#include "intel_dsb.h"

struct intel_mmio_funcs {
	u32 (*read)(struct intel_display *display, intel_reg_t reg);
	void (*write)(struct intel_display *display, intel_reg_t reg, u32 val);
	bool (*check_for_unclaimed_mmio)(struct intel_display *display);
};

void intel_de_init(struct intel_display *display);
bool intel_de_unclaimed_mmio_detected(struct intel_display *display);
bool intel_de_arm_unclaimed_mmio_detection(struct intel_display *display);

u8 intel_de_read8(struct intel_display *display, intel_reg_t reg);
void intel_de_write8(struct intel_display *display, intel_reg_t reg, u8 val);
u16 intel_de_read16(struct intel_display *display, intel_reg_t reg);

static inline u32
intel_de_read(struct intel_display *display, intel_reg_t reg)
{
	return display->mmio.funcs->read(display, reg);
}

static inline u64
intel_de_read64_2x32(struct intel_display *display, intel_reg_t reg)
{
	intel_reg_t upper_reg = _MMIO(intel_reg_offset(reg) + 4);
	u32 lower, upper;

	lower = intel_de_read(display, reg);
	upper = intel_de_read(display, upper_reg);

	return (u64)upper << 32 | lower;
}

static inline void
intel_de_posting_read(struct intel_display *display, intel_reg_t reg)
{
	intel_de_read(display, reg);
}

static inline void
intel_de_write(struct intel_display *display, intel_reg_t reg, u32 val)
{
	display->mmio.funcs->write(display, reg, val);
}

static inline u32
intel_de_rmw(struct intel_display *display, intel_reg_t reg, u32 clear, u32 set)
{
	u32 old, val;

	old = intel_de_read(display, reg);
	val = (old & ~clear) | set;
	intel_de_write(display, reg, val);

	return old;
}

int intel_de_wait_us(struct intel_display *display, intel_reg_t reg,
		     u32 mask, u32 value, unsigned int timeout_us,
		     u32 *out_value);
int intel_de_wait_ms(struct intel_display *display, intel_reg_t reg,
		     u32 mask, u32 value, unsigned int timeout_ms,
		     u32 *out_value);
int intel_de_wait_fw_ms(struct intel_display *display, intel_reg_t reg,
			u32 mask, u32 value, unsigned int timeout_ms,
			u32 *out_value);
int intel_de_wait_fw_us_atomic(struct intel_display *display, intel_reg_t reg,
			       u32 mask, u32 value, unsigned int timeout_us,
			       u32 *out_value);
int intel_de_wait_for_set_us(struct intel_display *display, intel_reg_t reg,
			     u32 mask, unsigned int timeout_us);
int intel_de_wait_for_clear_us(struct intel_display *display, intel_reg_t reg,
			       u32 mask, unsigned int timeout_us);
int intel_de_wait_for_set_ms(struct intel_display *display, intel_reg_t reg,
			     u32 mask, unsigned int timeout_ms);
int intel_de_wait_for_clear_ms(struct intel_display *display, intel_reg_t reg,
			       u32 mask, unsigned int timeout_ms);

/*
 * Unlocked mmio-accessors, think carefully before using these. Generally only
 * highly performance sensitive code should use these (eg. vblank evade critical
 * section, or interrupt handlers).
 *
 * Certain architectures will die if the same cacheline is concurrently accessed
 * by different clients (e.g. on Ivybridge/Haswell). Access to registers should
 * therefore generally be serialised, by either the display->mmio.lock or
 * a more localised lock guarding all access to that bank of registers.
 *
 * DMC wakelock will not be taken by these. It must be done manually,
 * if needed.
 *
 * These will also skip the mmio_debug unclaimed register detection.
 */
u32 intel_de_read_fw(struct intel_display *display, intel_reg_t reg);
void intel_de_write_fw(struct intel_display *display, intel_reg_t reg, u32 val);

static inline u32
intel_de_rmw_fw(struct intel_display *display, intel_reg_t reg, u32 clear, u32 set)
{
	u32 old, val;

	old = intel_de_read_fw(display, reg);
	val = (old & ~clear) | set;
	intel_de_write_fw(display, reg, val);

	return old;
}

static inline u64
intel_de_read64_2x32_volatile_fw(struct intel_display *display,
				 intel_reg_t lower_reg, intel_reg_t upper_reg)
{
	u32 old_upper, upper, lower;
	int loop = 0;

	upper = intel_de_read_fw(display, upper_reg);
	do {
		old_upper = upper;
		lower = intel_de_read_fw(display, lower_reg);
		upper = intel_de_read_fw(display, upper_reg);
	} while (upper != old_upper && loop++ < 2);

	return (u64)upper << 32 | lower;
}

static inline void
intel_de_posting_read_fw(struct intel_display *display, intel_reg_t reg)
{
	intel_de_read_fw(display, reg);
}

static __always_inline void
intel_de_write_dsb(struct intel_display *display, struct intel_dsb *dsb,
		   intel_reg_t reg, u32 val)
{
	if (dsb)
		intel_dsb_reg_write(dsb, reg, val);
	else
		intel_de_write_fw(display, reg, val);
}

#endif /* __INTEL_DE_H__ */
