title1.v,verilog,xil_defaultlib,../../../../VGA.srcs/sources_1/ip/title1_1/sim/title1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
