<h1 align="center">Hi ðŸ‘‹, I'm sahil parmar</h1>
<h3 align="center">A passionate Electronic Engineer from India , VLSI Enthusiast</h3>

- ðŸ”­ Iâ€™m currently working on **SHA-256-in-FPGA-RTL**

- ðŸŒ± Iâ€™m currently learning **VLSI ASIC Design**

- ðŸ’¬ Ask me about **Implementation of the SHA-2 cryptographic hash algorithm using VLSI design principles for FPGA. Includes Verilog code, testbenches, and performance analysis."**

- ðŸ“« How to reach me **sahilparmar3108@gmail.com**

- ðŸ“„ Know about my experiences [https://drive.google.com/file/d/1VDV_36THVP1GyMj6SuN70EVCIqM6bRTS/view?usp=sharing](https://drive.google.com/file/d/1VDV_36THVP1GyMj6SuN70EVCIqM6bRTS/view?usp=sharing)

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://dev.to/sahil_parmar_31" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/devto.svg" alt="sahil_parmar_31" height="30" width="40" /></a>
<a href="https://instagram.com/s_a_h_i_l_31" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/instagram.svg" alt="s_a_h_i_l_31" height="30" width="40" /></a>
<a href="https://www.leetcode.com/sahilparmar31" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/leet-code.svg" alt="sahilparmar31" height="30" width="40" /></a>
</p>

<h3 align="left">Languages and Tools:</h3>
<p align="left"> <a href="https://www.arduino.cc/" target="_blank" rel="noreferrer"> <img src="https://cdn.worldvectorlogo.com/logos/arduino-1.svg" alt="arduino" width="40" height="40"/> </a> <a href="https://aws.amazon.com" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/amazonwebservices/amazonwebservices-original-wordmark.svg" alt="aws" width="40" height="40"/> </a> <a href="https://www.cprogramming.com/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" alt="c" width="40" height="40"/> </a> <a href="https://www.w3schools.com/cpp/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" alt="cplusplus" width="40" height="40"/> </a> <a href="https://www.docker.com/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/docker/docker-original-wordmark.svg" alt="docker" width="40" height="40"/> </a> <a href="https://www.linux.org/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" alt="linux" width="40" height="40"/> </a> <a href="https://opencv.org/" target="_blank" rel="noreferrer"> <img src="https://www.vectorlogo.zone/logos/opencv/opencv-icon.svg" alt="opencv" width="40" height="40"/> </a> <a href="https://www.python.org" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="python" width="40" height="40"/> </a> <a href="https://www.tensorflow.org" target="_blank" rel="noreferrer"> <img src="https://www.vectorlogo.zone/logos/tensorflow/tensorflow-icon.svg" alt="tensorflow" width="40" height="40"/> </a> </p>

<p><img align="center" src="https://github-readme-stats.vercel.app/api/top-langs?username=sahil-3108&show_icons=true&locale=en&layout=compact" alt="sahil-3108" /></p>


# Implementing-a-Compact-SHA-256-in-FPGA-RTL
Compact and efficient implementation of the SHA-256 cryptographic hash algorithm in FPGA RTL. This repository includes Verilog-based RTL code optimized for FPGA resources, testbenches for functional verification, and synthesis reports. Ideal for secure and high-performance applications in cryptographic systems
# Compact SHA-256 Implementation in FPGA RTL

This repository contains a resource-efficient implementation of the **SHA-256 cryptographic hash algorithm** designed for FPGA devices. The project focuses on optimizing hardware resources while maintaining high performance and compliance with the SHA-256 standard (FIPS PUB 180-4).

## Features
- **Compact Design:** Optimized RTL implementation with minimal resource usage.
- **High Throughput:** Designed for efficient parallel and pipelined operations.
- **Testbenches Included:** Functional and timing verification.
- **FPGA Ready:** Synthesis reports and implementation results for Xilinx/Intel FPGAs.

## Project Structure

## Design Details
- **SHA-256 Overview:** Implements the 64-round iterative compression function as defined in FIPS PUB 180-4.
- **Core Components:**
  - **Message Scheduler:** Expands the 512-bit input message into 64 words.
  - **Compression Logic:** Processes message blocks with the SHA-256 round functions.
  - **State Registers:** Maintains the working state of hash values.

## Getting Started
1. **Clone the Repository:**
   ```bash
   git clone https://github.com/yourusername/fpga-rtl-sha256.git
   cd fpga-rtl-sha256




Would you like help drafting a `design_specification.md` or creating testbenches for the project?
