Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Mar 16 17:51:47 2025
| Host         : DESKTOP-3T9PBIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.713        0.000                      0                  299        0.095        0.000                      0                  299        3.020        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.713        0.000                      0                  299        0.095        0.000                      0                  299        3.020        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.965%)  route 2.846ns (76.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.858    13.623    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.946    
                         clock uncertainty           -0.035    13.910    
    SLICE_X108Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.393    design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.965%)  route 2.846ns (76.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.858    13.623    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.946    
                         clock uncertainty           -0.035    13.910    
    SLICE_X108Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.393    design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.965%)  route 2.846ns (76.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.858    13.623    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.946    
                         clock uncertainty           -0.035    13.910    
    SLICE_X108Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.393    design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.965%)  route 2.846ns (76.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.858    13.623    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.946    
                         clock uncertainty           -0.035    13.910    
    SLICE_X108Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.393    design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.962%)  route 2.846ns (76.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.861    13.626    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.396    design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.962%)  route 2.846ns (76.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.861    13.626    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.396    design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.962%)  route 2.846ns (76.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.861    13.626    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.396    design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.897ns (23.962%)  route 2.846ns (76.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.526     9.681    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.861    13.626    design_1_i/uart_top_0/inst/iClk
    SLICE_X112Y100       SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X112Y100       SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.396    design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.084ns (27.627%)  route 2.840ns (72.373%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.865     5.939    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X113Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[5]/Q
                         net (fo=4, routed)           0.820     7.215    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[5]
    SLICE_X113Y97        LUT4 (Prop_lut4_I1_O)        0.124     7.339 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_4/O
                         net (fo=1, routed)           0.799     8.138    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_4_n_0
    SLICE_X111Y97        LUT5 (Prop_lut5_I3_O)        0.152     8.290 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_3/O
                         net (fo=14, routed)          0.838     9.128    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_3_n_0
    SLICE_X110Y99        LUT4 (Prop_lut4_I0_O)        0.352     9.480 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.382     9.862    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[1]_i_1_n_0
    SLICE_X110Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.687    13.451    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y99        FDRE (Setup_fdre_C_D)       -0.283    13.596    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.897ns (23.699%)  route 2.888ns (76.301%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.864     5.938    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.478     6.416 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=14, routed)          1.426     7.842    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.295     8.137 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2/O
                         net (fo=4, routed)           0.894     9.031    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM[2]_i_2_n_0
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.568     9.723    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.861    13.626    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/C
                         clock pessimism              0.323    13.949    
                         clock uncertainty           -0.035    13.913    
    SLICE_X111Y100       FDRE (Setup_fdre_C_CE)      -0.205    13.708    design_1_i/uart_top_0/inst/rBuffer_reg[88]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  3.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.228ns (41.172%)  route 0.326ns (58.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X106Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/Q
                         net (fo=4, routed)           0.062     1.925    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[10]
    SLICE_X107Y99        LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_2__0/O
                         net (fo=3, routed)           0.264     2.234    design_1_i/uart_top_0/inst/UART_TX_INST/wBit_Next
    SLICE_X106Y100       LUT5 (Prop_lut5_I3_O)        0.042     2.276 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.276    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_1_n_0
    SLICE_X106Y100       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.992     2.334    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X106Y100       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.107     2.180    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.489%)  route 0.326ns (58.511%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X106Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[10]/Q
                         net (fo=4, routed)           0.062     1.925    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[10]
    SLICE_X107Y99        LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_2__0/O
                         net (fo=3, routed)           0.264     2.234    design_1_i/uart_top_0/inst/UART_TX_INST/wBit_Next
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.045     2.279 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.279    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]_i_1_n_0
    SLICE_X106Y100       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.992     2.334    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X106Y100       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/C
                         clock pessimism             -0.261     2.073    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.092     2.165    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.719     1.806    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y101       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/Q
                         net (fo=1, routed)           0.116     2.063    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[3]
    SLICE_X108Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.108 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.108    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1_n_0
    SLICE_X108Y101       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.992     2.334    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y101       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism             -0.494     1.841    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.121     1.962    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.223%)  route 0.101ns (41.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y102       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_3/Q
                         net (fo=1, routed)           0.101     2.047    design_1_i/uart_top_0/inst/rBuffer_reg_r_3_n_0
    SLICE_X108Y102       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.992     2.334    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y102       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_4/C
                         clock pessimism             -0.514     1.821    
    SLICE_X108Y102       FDRE (Hold_fdre_C_D)         0.075     1.896    design_1_i/uart_top_0/inst/rBuffer_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=93, routed)          0.335     2.222    design_1_i/uart_top_0/inst/iRst
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_R)        -0.018     2.058    design_1_i/uart_top_0/inst/rBuffer_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[89]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=93, routed)          0.335     2.222    design_1_i/uart_top_0/inst/iRst
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[89]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[89]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_R)        -0.018     2.058    design_1_i/uart_top_0/inst/rBuffer_reg[89]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[92]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=93, routed)          0.335     2.222    design_1_i/uart_top_0/inst/iRst
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_R)        -0.018     2.058    design_1_i/uart_top_0/inst/rBuffer_reg[92]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[93]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=93, routed)          0.335     2.222    design_1_i/uart_top_0/inst/iRst
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[93]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[93]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_R)        -0.018     2.058    design_1_i/uart_top_0/inst/rBuffer_reg[93]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[94]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=93, routed)          0.335     2.222    design_1_i/uart_top_0/inst/iRst
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[94]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[94]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_R)        -0.018     2.058    design_1_i/uart_top_0/inst/rBuffer_reg[94]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[95]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.722    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=93, routed)          0.335     2.222    design_1_i/uart_top_0/inst/iRst
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[95]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[95]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_R)        -0.018     2.058    design_1_i/uart_top_0/inst/rBuffer_reg[95]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y97   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y97   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y98   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y98   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y98   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y98   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y99   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y99   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[79]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y100  design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[77]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X112Y100  design_1_i/uart_top_0/inst/rBuffer_reg[78]_srl10___inst_rBuffer_reg_r_8/CLK



