<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>lab2_z0_ex</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/.apc/.tb</location>
		</link>
		<link>
			<name>ex_sol1/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/.tcls</location>
		</link>
		<link>
			<name>ex_sol2/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/.tcls</location>
		</link>
		<link>
			<name>ex_sol3/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/.tcls</location>
		</link>
		<link>
			<name>ex_sol4/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/.tcls</location>
		</link>
		<link>
			<name>ex_sol5/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/.tcls</location>
		</link>
		<link>
			<name>ex_sol6/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/.tcls</location>
		</link>
		<link>
			<name>source/lab2_z0.c</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/source/lab2_z0.c</location>
		</link>
		<link>
			<name>testbench/lab2_z0_test.c</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/source/lab2_z0_test.c</location>
		</link>
		<link>
			<name>ex_sol1/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/ex_sol1.directive</location>
		</link>
		<link>
			<name>ex_sol1/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/directives.tcl</location>
		</link>
		<link>
			<name>ex_sol1/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/script.tcl</location>
		</link>
		<link>
			<name>ex_sol2/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/ex_sol2.directive</location>
		</link>
		<link>
			<name>ex_sol2/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/directives.tcl</location>
		</link>
		<link>
			<name>ex_sol2/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/script.tcl</location>
		</link>
		<link>
			<name>ex_sol3/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/ex_sol3.directive</location>
		</link>
		<link>
			<name>ex_sol3/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/directives.tcl</location>
		</link>
		<link>
			<name>ex_sol3/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/script.tcl</location>
		</link>
		<link>
			<name>ex_sol4/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/ex_sol4.directive</location>
		</link>
		<link>
			<name>ex_sol4/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/directives.tcl</location>
		</link>
		<link>
			<name>ex_sol4/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/script.tcl</location>
		</link>
		<link>
			<name>ex_sol5/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/ex_sol5.directive</location>
		</link>
		<link>
			<name>ex_sol5/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/directives.tcl</location>
		</link>
		<link>
			<name>ex_sol5/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/script.tcl</location>
		</link>
		<link>
			<name>ex_sol6/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/ex_sol6.directive</location>
		</link>
		<link>
			<name>ex_sol6/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/directives.tcl</location>
		</link>
		<link>
			<name>ex_sol6/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
