Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 29 23:37:01 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3012 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.489    -1332.918                     77                 6543        0.064        0.000                      0                 6543        3.000        0.000                       0                  3290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
CLK100MHZ                                                              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                   {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0                                                   {0.000 5.000}        10.000          100.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                                            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                 {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                       -25.489    -1332.918                     77                 5800        0.137        0.000                      0                 5800        3.580        0.000                       0                  3014  
  clkfbout_clk_wiz_0                                                                                                                                                                                                     8.408        0.000                       0                     3  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           24.337        0.000                      0                  531        0.090        0.000                      0                  531       13.950        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.540        0.000                      0                    1        0.615        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                     -25.488    -1332.859                     77                 5800        0.137        0.000                      0                 5800        3.580        0.000                       0                  3014  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                   8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                 clk_out1_clk_wiz_0                                                       -25.489    -1332.918                     77                 5800        0.064        0.000                      0                 5800  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.603        0.000                      0                   18        0.299        0.000                      0                   18  
clk_out1_clk_wiz_0                                                   clk_out1_clk_wiz_0_1                                                     -25.489    -1332.918                     77                 5800        0.064        0.000                      0                 5800  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out1_clk_wiz_0                                                 clk_out1_clk_wiz_0                                                       5.707        0.000                      0                   91        0.188        0.000                      0                   91  
**async_default**                                                  clk_out1_clk_wiz_0_1                                               clk_out1_clk_wiz_0                                                       5.707        0.000                      0                   91        0.115        0.000                      0                   91  
**async_default**                                                  clk_out1_clk_wiz_0                                                 clk_out1_clk_wiz_0_1                                                     5.707        0.000                      0                   91        0.115        0.000                      0                   91  
**async_default**                                                  clk_out1_clk_wiz_0_1                                               clk_out1_clk_wiz_0_1                                                     5.708        0.000                      0                   91        0.188        0.000                      0                   91  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.874        0.000                      0                  102        0.370        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           77  Failing Endpoints,  Worst Slack      -25.489ns,  Total Violation    -1332.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.489ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.426ns  (logic 15.794ns (45.878%)  route 18.632ns (54.122%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 8.508 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.630    34.121    cursor1ConvertBCD/remainingData10
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.153     8.508    cursor1ConvertBCD/clock
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/C
                         clock pessimism              0.348     8.856    
                         clock uncertainty           -0.073     8.783    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.150     8.633    cursor1ConvertBCD/remainingData10_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                         -34.121    
  -------------------------------------------------------------------
                         slack                                -25.489    

Slack (VIOLATED) :        -25.464ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.403ns  (logic 15.794ns (45.909%)  route 18.609ns (54.091%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.607    34.098    cursor1ConvertBCD/remainingData10
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.073     8.784    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.150     8.634    cursor1ConvertBCD/remainingData10_reg[5]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -34.098    
  -------------------------------------------------------------------
                         slack                                -25.464    

Slack (VIOLATED) :        -25.413ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.382ns  (logic 15.794ns (45.936%)  route 18.588ns (54.063%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.586    34.078    cursor1ConvertBCD/remainingData10
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.073     8.784    
    SLICE_X8Y88          FDRE (Setup_fdre_C_CE)      -0.119     8.665    cursor1ConvertBCD/remainingData10_reg[4]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -34.078    
  -------------------------------------------------------------------
                         slack                                -25.413    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/d100_reg[2]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.246ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.186ns  (logic 15.794ns (46.200%)  route 18.392ns (53.800%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.390    33.881    cursor1ConvertBCD/remainingData10
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.150     8.636    cursor1ConvertBCD/remainingData10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                         -33.881    
  -------------------------------------------------------------------
                         slack                                -25.246    

Slack (VIOLATED) :        -25.228ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.073     8.787    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.150     8.637    cursor1ConvertBCD/d100_reg[0]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.228    

Slack (VIOLATED) :        -25.197ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.073     8.787    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.119     8.668    cursor1ConvertBCD/remainingData10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.197    

Slack (VIOLATED) :        -25.115ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.055ns  (logic 15.794ns (46.378%)  route 18.261ns (53.622%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.259    33.750    cursor1ConvertBCD/remainingData10
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.150     8.636    cursor1ConvertBCD/d100_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                         -33.750    
  -------------------------------------------------------------------
                         slack                                -25.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.566    -0.598    myEdgeTypeDetectorChannel2/clock
    SLICE_X29Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/Q
                         net (fo=1, routed)           0.055    -0.402    myEdgeTypeDetectorChannel2/previousSamples_reg_n_0_[5][1]
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.834    -0.839    myEdgeTypeDetectorChannel2/clock
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.046    -0.539    myEdgeTypeDetectorChannel2/intermediates_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BufferChannel1/ram0_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.659%)  route 0.203ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.567    -0.597    BufferChannel1/clock
    SLICE_X8Y69          FDRE                                         r  BufferChannel1/ram0_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  BufferChannel1/ram0_addra_reg[5]/Q
                         net (fo=2, routed)           0.203    -0.230    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.867    -0.806    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.369    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.375    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.330 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.846    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X42Y136        FDRE (Hold_fdre_C_D)         0.121    -0.472    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.557    -0.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y137        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X50Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.447    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.704%)  route 0.063ns (25.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X36Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.063    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/Q[12]
    SLICE_X37Y133        LUT5 (Prop_lut5_I2_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg_n_7
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.828    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X37Y133        FDRE (Hold_fdre_C_D)         0.092    -0.500    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.554    -0.610    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X29Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.355    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.310    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2_n_0
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.821    -0.852    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121    -0.456    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 myText/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.663%)  route 0.112ns (44.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.599    -0.565    myText/clock
    SLICE_X3Y102         FDRE                                         r  myText/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myText/row_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.312    myText/row_reg_n_0_[3]
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.868    -0.804    myText/clock
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.070    -0.459    myText/addressA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.348    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[0]
    SLICE_X42Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.120    -0.450    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.690%)  route 0.066ns (26.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.556    -0.608    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X41Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg_n_0_[1]
    SLICE_X40Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/slaveRegDo_mux_6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[1]
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.847    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X40Y132        FDRE (Hold_fdre_C_D)         0.091    -0.504    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.097    -0.367    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0
    SLICE_X56Y143        LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.829    -0.844    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.592    
    SLICE_X56Y143        FDPE (Hold_fdpe_C_D)         0.120    -0.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        simultaneousSamplingXADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.259       7.025      RAMB18_X1Y50     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.259       7.025      RAMB18_X1Y50     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y20     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y21     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y30     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y30     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y14     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y14     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y31     BufferChannel1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.240ns (22.084%)  route 4.375ns (77.916%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.992     5.540    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y140        LUT5 (Prop_lut5_I4_O)        0.110     5.650 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_i_1__1/O
                         net (fo=12, routed)          0.605     6.255    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/control_icon2xsdb[5]
    SLICE_X35Y142        LUT4 (Prop_lut4_I3_O)        0.259     6.514 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__2/O
                         net (fo=1, routed)           0.817     7.332    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__2_n_0
    SLICE_X33Y141        LUT4 (Prop_lut4_I3_O)        0.239     7.571 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.805     8.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11]
    SLICE_X31Y141        LUT6 (Prop_lut6_I0_O)        0.097     8.473 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     8.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X31Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    32.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X31Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.286    32.815    
                         clock uncertainty           -0.035    32.780    
    SLICE_X31Y141        FDRE (Setup_fdre_C_D)        0.030    32.810    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         32.810    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                 24.337    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.842ns (19.108%)  route 3.564ns (80.892%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.746     6.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT4 (Prop_lut4_I3_O)        0.113     6.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449     7.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X52Y141        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X52Y141        FDRE (Setup_fdre_C_CE)      -0.300    32.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         32.412    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 25.148    

Slack (MET) :             25.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.830ns (18.537%)  route 3.647ns (81.463%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 32.515 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.533     5.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X34Y141        LUT5 (Prop_lut5_I4_O)        0.097     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.681     5.860    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y141        LUT3 (Prop_lut3_I1_O)        0.097     5.957 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.836     6.793    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y140        LUT3 (Prop_lut3_I0_O)        0.101     6.894 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.441     7.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[0]
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.118    32.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.233    32.748    
                         clock uncertainty           -0.035    32.712    
    SLICE_X55Y140        FDCE (Setup_fdce_C_D)       -0.176    32.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         32.536    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 25.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y144        FDCE (Prop_fdce_C_Q)         0.128     1.511 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.392     1.396    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.327%)  route 0.119ns (45.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDCE (Prop_fdce_C_Q)         0.141     1.523 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.119     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y142        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.787    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y142        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.392     1.395    
    SLICE_X46Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.388%)  route 0.294ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.524 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.294     1.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X46Y144        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y144        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.389     1.399    
    SLICE_X46Y144        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         30.000      28.408     BUFGCTRL_X0Y0  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X33Y141  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X33Y141  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X31Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y140  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y143  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X46Y142  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.438ns (31.599%)  route 0.948ns (68.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 62.523 - 60.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.391     4.239    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.320    61.320    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    61.392 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.131    62.523    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.330    62.853    
                         clock uncertainty           -0.035    62.817    
    SLICE_X28Y138        FDCE (Setup_fdce_C_D)       -0.039    62.778    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.778    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 58.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.148%)  route 0.499ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.300     1.835    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.200     2.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.935     0.935    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.964 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.836     1.799    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.405     1.394    
    SLICE_X28Y138        FDCE (Hold_fdce_C_D)         0.070     1.464    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         60.000      58.408     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X28Y138  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y138  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y138  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y138  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X28Y138  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           77  Failing Endpoints,  Worst Slack      -25.488ns,  Total Violation    -1332.859ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.488ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.426ns  (logic 15.794ns (45.878%)  route 18.632ns (54.122%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 8.508 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.630    34.121    cursor1ConvertBCD/remainingData10
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.153     8.508    cursor1ConvertBCD/clock
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/C
                         clock pessimism              0.348     8.856    
                         clock uncertainty           -0.072     8.784    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.150     8.634    cursor1ConvertBCD/remainingData10_reg[6]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -34.121    
  -------------------------------------------------------------------
                         slack                                -25.488    

Slack (VIOLATED) :        -25.464ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.403ns  (logic 15.794ns (45.909%)  route 18.609ns (54.091%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.607    34.098    cursor1ConvertBCD/remainingData10
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.072     8.785    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.150     8.635    cursor1ConvertBCD/remainingData10_reg[5]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                         -34.098    
  -------------------------------------------------------------------
                         slack                                -25.464    

Slack (VIOLATED) :        -25.412ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.382ns  (logic 15.794ns (45.936%)  route 18.588ns (54.063%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.586    34.078    cursor1ConvertBCD/remainingData10
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.072     8.785    
    SLICE_X8Y88          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[4]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -34.078    
  -------------------------------------------------------------------
                         slack                                -25.412    

Slack (VIOLATED) :        -25.292ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.072     8.786    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.667    cursor1ConvertBCD/d100_reg[2]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.292    

Slack (VIOLATED) :        -25.292ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.072     8.786    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.667    cursor1ConvertBCD/remainingData10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.292    

Slack (VIOLATED) :        -25.292ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.072     8.786    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.667    cursor1ConvertBCD/remainingData10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.292    

Slack (VIOLATED) :        -25.245ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.186ns  (logic 15.794ns (46.200%)  route 18.392ns (53.800%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.390    33.881    cursor1ConvertBCD/remainingData10
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.072     8.787    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.150     8.637    cursor1ConvertBCD/remainingData10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                         -33.881    
  -------------------------------------------------------------------
                         slack                                -25.245    

Slack (VIOLATED) :        -25.228ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.072     8.788    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.150     8.638    cursor1ConvertBCD/d100_reg[0]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.228    

Slack (VIOLATED) :        -25.197ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.072     8.788    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.119     8.669    cursor1ConvertBCD/remainingData10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.197    

Slack (VIOLATED) :        -25.114ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.055ns  (logic 15.794ns (46.378%)  route 18.261ns (53.622%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.259    33.750    cursor1ConvertBCD/remainingData10
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.072     8.787    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.150     8.637    cursor1ConvertBCD/d100_reg[3]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                         -33.750    
  -------------------------------------------------------------------
                         slack                                -25.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.566    -0.598    myEdgeTypeDetectorChannel2/clock
    SLICE_X29Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/Q
                         net (fo=1, routed)           0.055    -0.402    myEdgeTypeDetectorChannel2/previousSamples_reg_n_0_[5][1]
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.834    -0.839    myEdgeTypeDetectorChannel2/clock
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.046    -0.539    myEdgeTypeDetectorChannel2/intermediates_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BufferChannel1/ram0_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.659%)  route 0.203ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.567    -0.597    BufferChannel1/clock
    SLICE_X8Y69          FDRE                                         r  BufferChannel1/ram0_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  BufferChannel1/ram0_addra_reg[5]/Q
                         net (fo=2, routed)           0.203    -0.230    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.867    -0.806    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.369    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.375    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.330 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.846    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X42Y136        FDRE (Hold_fdre_C_D)         0.121    -0.472    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.557    -0.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y137        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X50Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.447    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.704%)  route 0.063ns (25.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X36Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.063    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/Q[12]
    SLICE_X37Y133        LUT5 (Prop_lut5_I2_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg_n_7
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.828    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X37Y133        FDRE (Hold_fdre_C_D)         0.092    -0.500    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.554    -0.610    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X29Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.355    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.310    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2_n_0
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.821    -0.852    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121    -0.456    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 myText/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.663%)  route 0.112ns (44.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.599    -0.565    myText/clock
    SLICE_X3Y102         FDRE                                         r  myText/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myText/row_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.312    myText/row_reg_n_0_[3]
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.868    -0.804    myText/clock
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.070    -0.459    myText/addressA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.348    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[0]
    SLICE_X42Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.120    -0.450    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.690%)  route 0.066ns (26.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.556    -0.608    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X41Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg_n_0_[1]
    SLICE_X40Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/slaveRegDo_mux_6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[1]
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.847    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X40Y132        FDRE (Hold_fdre_C_D)         0.091    -0.504    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.097    -0.367    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0
    SLICE_X56Y143        LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.829    -0.844    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.592    
    SLICE_X56Y143        FDPE (Hold_fdpe_C_D)         0.120    -0.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        simultaneousSamplingXADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.259       7.025      RAMB18_X1Y50     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.259       7.025      RAMB18_X1Y50     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y20     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y21     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y30     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y30     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y14     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB36_X0Y14     BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y31     BufferChannel1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y140    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.630       3.580      SLICE_X50Y138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           77  Failing Endpoints,  Worst Slack      -25.489ns,  Total Violation    -1332.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.489ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.426ns  (logic 15.794ns (45.878%)  route 18.632ns (54.122%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 8.508 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.630    34.121    cursor1ConvertBCD/remainingData10
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.153     8.508    cursor1ConvertBCD/clock
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/C
                         clock pessimism              0.348     8.856    
                         clock uncertainty           -0.073     8.783    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.150     8.633    cursor1ConvertBCD/remainingData10_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                         -34.121    
  -------------------------------------------------------------------
                         slack                                -25.489    

Slack (VIOLATED) :        -25.464ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.403ns  (logic 15.794ns (45.909%)  route 18.609ns (54.091%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.607    34.098    cursor1ConvertBCD/remainingData10
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.073     8.784    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.150     8.634    cursor1ConvertBCD/remainingData10_reg[5]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -34.098    
  -------------------------------------------------------------------
                         slack                                -25.464    

Slack (VIOLATED) :        -25.413ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.382ns  (logic 15.794ns (45.936%)  route 18.588ns (54.063%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.586    34.078    cursor1ConvertBCD/remainingData10
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.073     8.784    
    SLICE_X8Y88          FDRE (Setup_fdre_C_CE)      -0.119     8.665    cursor1ConvertBCD/remainingData10_reg[4]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -34.078    
  -------------------------------------------------------------------
                         slack                                -25.413    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/d100_reg[2]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.246ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.186ns  (logic 15.794ns (46.200%)  route 18.392ns (53.800%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.390    33.881    cursor1ConvertBCD/remainingData10
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.150     8.636    cursor1ConvertBCD/remainingData10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                         -33.881    
  -------------------------------------------------------------------
                         slack                                -25.246    

Slack (VIOLATED) :        -25.228ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.073     8.787    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.150     8.637    cursor1ConvertBCD/d100_reg[0]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.228    

Slack (VIOLATED) :        -25.197ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.073     8.787    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.119     8.668    cursor1ConvertBCD/remainingData10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.197    

Slack (VIOLATED) :        -25.115ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.055ns  (logic 15.794ns (46.378%)  route 18.261ns (53.622%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.259    33.750    cursor1ConvertBCD/remainingData10
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.150     8.636    cursor1ConvertBCD/d100_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                         -33.750    
  -------------------------------------------------------------------
                         slack                                -25.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.566    -0.598    myEdgeTypeDetectorChannel2/clock
    SLICE_X29Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/Q
                         net (fo=1, routed)           0.055    -0.402    myEdgeTypeDetectorChannel2/previousSamples_reg_n_0_[5][1]
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.834    -0.839    myEdgeTypeDetectorChannel2/clock
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.073    -0.512    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.046    -0.466    myEdgeTypeDetectorChannel2/intermediates_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BufferChannel1/ram0_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.659%)  route 0.203ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.567    -0.597    BufferChannel1/clock
    SLICE_X8Y69          FDRE                                         r  BufferChannel1/ram0_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  BufferChannel1/ram0_addra_reg[5]/Q
                         net (fo=2, routed)           0.203    -0.230    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.867    -0.806    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.073    -0.479    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.296    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.375    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.330 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.846    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.073    -0.520    
    SLICE_X42Y136        FDRE (Hold_fdre_C_D)         0.121    -0.399    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.557    -0.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y137        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.073    -0.498    
    SLICE_X50Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.704%)  route 0.063ns (25.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X36Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.063    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/Q[12]
    SLICE_X37Y133        LUT5 (Prop_lut5_I2_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg_n_7
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.828    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X37Y133        FDRE (Hold_fdre_C_D)         0.092    -0.427    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.554    -0.610    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X29Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.355    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.310    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2_n_0
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.821    -0.852    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.073    -0.504    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121    -0.383    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 myText/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.663%)  route 0.112ns (44.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.599    -0.565    myText/clock
    SLICE_X3Y102         FDRE                                         r  myText/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myText/row_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.312    myText/row_reg_n_0_[3]
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.868    -0.804    myText/clock
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.073    -0.456    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.070    -0.386    myText/addressA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.348    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[0]
    SLICE_X42Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.073    -0.497    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.120    -0.377    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.690%)  route 0.066ns (26.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.556    -0.608    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X41Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg_n_0_[1]
    SLICE_X40Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/slaveRegDo_mux_6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[1]
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.847    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.073    -0.522    
    SLICE_X40Y132        FDRE (Hold_fdre_C_D)         0.091    -0.431    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.097    -0.367    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0
    SLICE_X56Y143        LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.829    -0.844    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X56Y143        FDPE (Hold_fdpe_C_D)         0.120    -0.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.438ns (25.405%)  route 1.286ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.729     4.577    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X28Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 57.603    

Slack (MET) :             57.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.438ns (25.405%)  route 1.286ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.729     4.577    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X28Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 57.603    

Slack (MET) :             57.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.438ns (25.405%)  route 1.286ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.729     4.577    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X28Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 57.603    

Slack (MET) :             57.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.438ns (25.405%)  route 1.286ns (74.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.729     4.577    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X28Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 57.603    

Slack (MET) :             57.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.438ns (25.453%)  route 1.283ns (74.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.725     4.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X29Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 57.606    

Slack (MET) :             57.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.438ns (25.453%)  route 1.283ns (74.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.725     4.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X29Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 57.606    

Slack (MET) :             57.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.438ns (25.453%)  route 1.283ns (74.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.725     4.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X29Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 57.606    

Slack (MET) :             57.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.438ns (25.453%)  route 1.283ns (74.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 32.529 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X28Y138        LUT1 (Prop_lut1_I0_O)        0.097     3.848 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.725     4.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.132    62.529    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X29Y139        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    62.529    
                         clock uncertainty           -0.035    62.493    
    SLICE_X29Y139        FDRE (Setup_fdre_C_R)       -0.314    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 57.606    

Slack (MET) :             57.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.438ns (28.570%)  route 1.095ns (71.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 32.528 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.097     3.848 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.537     4.386    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.131    62.528    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    62.528    
                         clock uncertainty           -0.035    62.492    
    SLICE_X30Y139        FDCE (Setup_fdce_C_CE)      -0.119    62.373    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.373    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 57.988    

Slack (MET) :             57.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.438ns (28.570%)  route 1.095ns (71.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 32.528 - 30.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.235     2.853    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.341     3.194 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.558     3.751    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.097     3.848 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.537     4.386    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.131    62.528    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    62.528    
                         clock uncertainty           -0.035    62.492    
    SLICE_X30Y139        FDCE (Setup_fdce_C_CE)      -0.119    62.373    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.373    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 57.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.358%)  route 0.470ns (71.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.171     2.050    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     1.791    
    SLICE_X29Y138        FDCE (Hold_fdce_C_CE)       -0.039     1.752    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.358%)  route 0.470ns (71.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.171     2.050    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     1.791    
    SLICE_X29Y138        FDCE (Hold_fdce_C_CE)       -0.039     1.752    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.358%)  route 0.470ns (71.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.171     2.050    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     1.791    
    SLICE_X29Y138        FDCE (Hold_fdce_C_CE)       -0.039     1.752    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.292%)  route 0.549ns (74.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.251     2.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y138        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.292%)  route 0.549ns (74.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.251     2.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y138        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.292%)  route 0.549ns (74.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.251     2.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y138        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.311%)  route 0.579ns (75.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.280     2.159    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y139        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.311%)  route 0.579ns (75.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.280     2.159    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y139        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.311%)  route 0.579ns (75.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.280     2.159    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y139        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.311%)  route 0.579ns (75.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.566     1.394    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X28Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDCE (Prop_fdce_C_Q)         0.141     1.535 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.299     1.834    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X28Y138        LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.280     2.159    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.836     1.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y139        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     1.791    
    SLICE_X30Y139        FDCE (Hold_fdce_C_CE)       -0.016     1.775    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           77  Failing Endpoints,  Worst Slack      -25.489ns,  Total Violation    -1332.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.489ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.426ns  (logic 15.794ns (45.878%)  route 18.632ns (54.122%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 8.508 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.630    34.121    cursor1ConvertBCD/remainingData10
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.153     8.508    cursor1ConvertBCD/clock
    SLICE_X9Y86          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[6]/C
                         clock pessimism              0.348     8.856    
                         clock uncertainty           -0.073     8.783    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.150     8.633    cursor1ConvertBCD/remainingData10_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                         -34.121    
  -------------------------------------------------------------------
                         slack                                -25.489    

Slack (VIOLATED) :        -25.464ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.403ns  (logic 15.794ns (45.909%)  route 18.609ns (54.091%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.607    34.098    cursor1ConvertBCD/remainingData10
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X9Y87          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[5]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.073     8.784    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.150     8.634    cursor1ConvertBCD/remainingData10_reg[5]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -34.098    
  -------------------------------------------------------------------
                         slack                                -25.464    

Slack (VIOLATED) :        -25.413ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.382ns  (logic 15.794ns (45.936%)  route 18.588ns (54.063%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 8.509 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.586    34.078    cursor1ConvertBCD/remainingData10
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.154     8.509    cursor1ConvertBCD/clock
    SLICE_X8Y88          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[4]/C
                         clock pessimism              0.348     8.857    
                         clock uncertainty           -0.073     8.784    
    SLICE_X8Y88          FDRE (Setup_fdre_C_CE)      -0.119     8.665    cursor1ConvertBCD/remainingData10_reg[4]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -34.078    
  -------------------------------------------------------------------
                         slack                                -25.413    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/d100_reg[2]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/d100_reg[2]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[0]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.293ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.263ns  (logic 15.794ns (46.097%)  route 18.469ns (53.903%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 8.510 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.467    33.958    cursor1ConvertBCD/remainingData10
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.155     8.510    cursor1ConvertBCD/clock
    SLICE_X8Y89          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[1]/C
                         clock pessimism              0.348     8.858    
                         clock uncertainty           -0.073     8.785    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.119     8.666    cursor1ConvertBCD/remainingData10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -33.958    
  -------------------------------------------------------------------
                         slack                                -25.293    

Slack (VIOLATED) :        -25.246ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.186ns  (logic 15.794ns (46.200%)  route 18.392ns (53.800%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.390    33.881    cursor1ConvertBCD/remainingData10
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y91          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.150     8.636    cursor1ConvertBCD/remainingData10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                         -33.881    
  -------------------------------------------------------------------
                         slack                                -25.246    

Slack (VIOLATED) :        -25.228ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X9Y92          FDRE                                         r  cursor1ConvertBCD/d100_reg[0]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.073     8.787    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.150     8.637    cursor1ConvertBCD/d100_reg[0]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.228    

Slack (VIOLATED) :        -25.197ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/remainingData10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.170ns  (logic 15.794ns (46.222%)  route 18.376ns (53.778%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.512 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.374    33.865    cursor1ConvertBCD/remainingData10
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.157     8.512    cursor1ConvertBCD/clock
    SLICE_X8Y92          FDRE                                         r  cursor1ConvertBCD/remainingData10_reg[2]/C
                         clock pessimism              0.348     8.860    
                         clock uncertainty           -0.073     8.787    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.119     8.668    cursor1ConvertBCD/remainingData10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                -25.197    

Slack (VIOLATED) :        -25.115ns  (required time - arrival time)
  Source:                 mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            cursor1ConvertBCD/d100_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.055ns  (logic 15.794ns (46.378%)  route 18.261ns (53.622%))
  Logic Levels:           82  (CARRY4=57 LUT2=8 LUT3=14 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 8.511 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.312    -0.304    mySelectChannelData/clock
    SLICE_X6Y83          FDRE                                         r  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.361     0.057 f  mySelectChannelData/verticalScaleFactorTimes8ChannelSelected_reg[4]/Q
                         net (fo=27, routed)          0.679     0.735    yCursor1ToVoltage/scale[4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.202     0.937 r  yCursor1ToVoltage/voltage[9]_INST_0_i_173/O
                         net (fo=16, routed)          0.825     1.762    yCursor1ToVoltage/voltage[9]_INST_0_i_173_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.097     1.859 r  yCursor1ToVoltage/voltage[9]_INST_0_i_165/O
                         net (fo=5, routed)           0.399     2.258    yCursor1ToVoltage/voltage[9]_INST_0_i_165_n_0
    SLICE_X7Y73          LUT3 (Prop_lut3_I0_O)        0.097     2.355 r  yCursor1ToVoltage/voltage[9]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     2.355    yCursor1ToVoltage/voltage[9]_INST_0_i_171_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.767 r  yCursor1ToVoltage/voltage[9]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000     2.767    yCursor1ToVoltage/voltage[9]_INST_0_i_142_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.856 r  yCursor1ToVoltage/voltage[9]_INST_0_i_137/CO[3]
                         net (fo=1, routed)           0.007     2.863    yCursor1ToVoltage/voltage[9]_INST_0_i_137_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.036 r  yCursor1ToVoltage/voltage[9]_INST_0_i_136/CO[2]
                         net (fo=14, routed)          0.489     3.525    yCursor1ToVoltage/voltage[9]_INST_0_i_136_n_1
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.237     3.762 r  yCursor1ToVoltage/voltage[9]_INST_0_i_150/O
                         net (fo=1, routed)           0.000     3.762    yCursor1ToVoltage/voltage[9]_INST_0_i_150_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.174 r  yCursor1ToVoltage/voltage[9]_INST_0_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.174    yCursor1ToVoltage/voltage[9]_INST_0_i_127_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.263 r  yCursor1ToVoltage/voltage[9]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000     4.263    yCursor1ToVoltage/voltage[9]_INST_0_i_122_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.352 r  yCursor1ToVoltage/voltage[9]_INST_0_i_121/CO[3]
                         net (fo=14, routed)          0.711     5.063    yCursor1ToVoltage/voltage[9]_INST_0_i_121_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.507 r  yCursor1ToVoltage/voltage[9]_INST_0_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.507    yCursor1ToVoltage/voltage[9]_INST_0_i_112_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.599 r  yCursor1ToVoltage/voltage[9]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.599    yCursor1ToVoltage/voltage[9]_INST_0_i_107_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.691 r  yCursor1ToVoltage/voltage[9]_INST_0_i_106/CO[3]
                         net (fo=14, routed)          0.774     6.464    yCursor1ToVoltage/voltage[9]_INST_0_i_106_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.097     6.561 r  yCursor1ToVoltage/voltage[9]_INST_0_i_120/O
                         net (fo=1, routed)           0.000     6.561    yCursor1ToVoltage/voltage[9]_INST_0_i_120_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.963 r  yCursor1ToVoltage/voltage[9]_INST_0_i_97/CO[3]
                         net (fo=1, routed)           0.007     6.971    yCursor1ToVoltage/voltage[9]_INST_0_i_97_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.128 r  yCursor1ToVoltage/voltage[9]_INST_0_i_92/O[0]
                         net (fo=2, routed)           0.790     7.917    yCursor1ToVoltage/voltage[9]_INST_0_i_92_n_7
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.209     8.126 r  yCursor1ToVoltage/voltage[9]_INST_0_i_100/O
                         net (fo=1, routed)           0.000     8.126    yCursor1ToVoltage/voltage[9]_INST_0_i_100_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.538 r  yCursor1ToVoltage/voltage[9]_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.538    yCursor1ToVoltage/voltage[9]_INST_0_i_77_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.627 r  yCursor1ToVoltage/voltage[9]_INST_0_i_76/CO[3]
                         net (fo=14, routed)          0.669     9.296    yCursor1ToVoltage/voltage[9]_INST_0_i_76_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.097     9.393 r  yCursor1ToVoltage/voltage[9]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.393    yCursor1ToVoltage/voltage[9]_INST_0_i_90_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.805 r  yCursor1ToVoltage/voltage[9]_INST_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.805    yCursor1ToVoltage/voltage[9]_INST_0_i_67_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.894 r  yCursor1ToVoltage/voltage[9]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.894    yCursor1ToVoltage/voltage[9]_INST_0_i_62_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.983 r  yCursor1ToVoltage/voltage[9]_INST_0_i_61/CO[3]
                         net (fo=14, routed)          0.653    10.636    yCursor1ToVoltage/voltage[9]_INST_0_i_61_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I1_O)        0.097    10.733 r  yCursor1ToVoltage/voltage[9]_INST_0_i_75/O
                         net (fo=1, routed)           0.000    10.733    yCursor1ToVoltage/voltage[9]_INST_0_i_75_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.145 r  yCursor1ToVoltage/voltage[9]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.145    yCursor1ToVoltage/voltage[9]_INST_0_i_52_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.234 r  yCursor1ToVoltage/voltage[9]_INST_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.234    yCursor1ToVoltage/voltage[9]_INST_0_i_47_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.323 r  yCursor1ToVoltage/voltage[9]_INST_0_i_46/CO[3]
                         net (fo=14, routed)          0.913    12.237    yCursor1ToVoltage/voltage[9]_INST_0_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.097    12.334 r  yCursor1ToVoltage/voltage[9]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    12.334    yCursor1ToVoltage/voltage[9]_INST_0_i_60_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.736 r  yCursor1ToVoltage/voltage[9]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.736    yCursor1ToVoltage/voltage[9]_INST_0_i_37_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.828 r  yCursor1ToVoltage/voltage[9]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.828    yCursor1ToVoltage/voltage[9]_INST_0_i_32_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.920 r  yCursor1ToVoltage/voltage[9]_INST_0_i_31/CO[3]
                         net (fo=14, routed)          0.793    13.713    yCursor1ToVoltage/voltage[9]_INST_0_i_31_n_0
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.097    13.810 r  yCursor1ToVoltage/voltage[9]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    13.810    yCursor1ToVoltage/voltage[9]_INST_0_i_45_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.222 r  yCursor1ToVoltage/voltage[9]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.222    yCursor1ToVoltage/voltage[9]_INST_0_i_20_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.311 r  yCursor1ToVoltage/voltage[9]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.311    yCursor1ToVoltage/voltage[9]_INST_0_i_15_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.400 r  yCursor1ToVoltage/voltage[9]_INST_0_i_14/CO[3]
                         net (fo=13, routed)          0.867    15.267    yCursor1ToVoltage/voltage[9]_INST_0_i_14_n_0
    SLICE_X5Y83          LUT3 (Prop_lut3_I0_O)        0.097    15.364 r  yCursor1ToVoltage/voltage[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    15.364    yCursor1ToVoltage/voltage[9]_INST_0_i_24_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.759 r  yCursor1ToVoltage/voltage[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.759    yCursor1ToVoltage/voltage[9]_INST_0_i_3_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.848 r  yCursor1ToVoltage/voltage[9]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.687    16.535    yCursor1ToVoltage/voltage[9]_INST_0_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.097    16.632 r  yCursor1ToVoltage/voltage[9]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    16.632    yCursor1ToVoltage/voltage[9]_INST_0_i_27_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.044 r  yCursor1ToVoltage/voltage[9]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.044    yCursor1ToVoltage/voltage[9]_INST_0_i_8_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.133 r  yCursor1ToVoltage/voltage[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.133    yCursor1ToVoltage/voltage[9]_INST_0_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.222 r  yCursor1ToVoltage/voltage[9]_INST_0/CO[3]
                         net (fo=18, routed)          0.701    17.923    yCursor1ToVoltage/voltage[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.097    18.020 r  yCursor1ToVoltage/voltage[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    18.020    yCursor1ToVoltage/voltage[8]_INST_0_i_13_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.422 r  yCursor1ToVoltage/voltage[8]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.422    yCursor1ToVoltage/voltage[8]_INST_0_i_6_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.514 r  yCursor1ToVoltage/voltage[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.514    yCursor1ToVoltage/voltage[8]_INST_0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.606 r  yCursor1ToVoltage/voltage[8]_INST_0/CO[3]
                         net (fo=17, routed)          0.802    19.408    yCursor1ToVoltage/voltage[8]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.097    19.505 r  yCursor1ToVoltage/voltage[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    19.505    yCursor1ToVoltage/voltage[7]_INST_0_i_11_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    19.804 r  yCursor1ToVoltage/voltage[7]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.804    yCursor1ToVoltage/voltage[7]_INST_0_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.893 r  yCursor1ToVoltage/voltage[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.893    yCursor1ToVoltage/voltage[7]_INST_0_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.982 r  yCursor1ToVoltage/voltage[7]_INST_0/CO[3]
                         net (fo=18, routed)          0.639    20.621    yCursor1ToVoltage/voltage[7]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097    20.718 r  yCursor1ToVoltage/voltage[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.718    yCursor1ToVoltage/voltage[6]_INST_0_i_13_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.130 r  yCursor1ToVoltage/voltage[6]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.130    yCursor1ToVoltage/voltage[6]_INST_0_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.219 r  yCursor1ToVoltage/voltage[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.219    yCursor1ToVoltage/voltage[6]_INST_0_i_1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.308 r  yCursor1ToVoltage/voltage[6]_INST_0/CO[3]
                         net (fo=19, routed)          0.691    21.999    yCursor1ToVoltage/voltage[6]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.097    22.096 r  yCursor1ToVoltage/voltage[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.096    yCursor1ToVoltage/voltage[5]_INST_0_i_10_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    22.491 r  yCursor1ToVoltage/voltage[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.491    yCursor1ToVoltage/voltage[5]_INST_0_i_1_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.580 r  yCursor1ToVoltage/voltage[5]_INST_0/CO[3]
                         net (fo=17, routed)          0.847    23.427    yCursor1ToVoltage/voltage[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.097    23.524 r  yCursor1ToVoltage/voltage[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.524    yCursor1ToVoltage/voltage[4]_INST_0_i_13_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.926 r  yCursor1ToVoltage/voltage[4]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.926    yCursor1ToVoltage/voltage[4]_INST_0_i_6_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.018 r  yCursor1ToVoltage/voltage[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.018    yCursor1ToVoltage/voltage[4]_INST_0_i_1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.110 r  yCursor1ToVoltage/voltage[4]_INST_0/CO[3]
                         net (fo=18, routed)          0.649    24.759    yCursor1ToVoltage/voltage[4]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.097    24.856 r  yCursor1ToVoltage/voltage[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.856    yCursor1ToVoltage/voltage[3]_INST_0_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.268 r  yCursor1ToVoltage/voltage[3]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.268    yCursor1ToVoltage/voltage[3]_INST_0_i_6_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.357 r  yCursor1ToVoltage/voltage[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.357    yCursor1ToVoltage/voltage[3]_INST_0_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.446 r  yCursor1ToVoltage/voltage[3]_INST_0/CO[3]
                         net (fo=19, routed)          0.723    26.169    yCursor1ToVoltage/voltage[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.097    26.266 r  yCursor1ToVoltage/voltage[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    26.266    yCursor1ToVoltage/voltage[2]_INST_0_i_13_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.678 r  yCursor1ToVoltage/voltage[2]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.678    yCursor1ToVoltage/voltage[2]_INST_0_i_6_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.767 r  yCursor1ToVoltage/voltage[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.767    yCursor1ToVoltage/voltage[2]_INST_0_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.856 r  yCursor1ToVoltage/voltage[2]_INST_0/CO[3]
                         net (fo=20, routed)          0.823    27.679    yCursor1ToVoltage/voltage[2]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.097    27.776 r  yCursor1ToVoltage/voltage[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    27.776    yCursor1ToVoltage/voltage[1]_INST_0_i_4_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    28.188 r  yCursor1ToVoltage/voltage[1]_INST_0/CO[3]
                         net (fo=21, routed)          0.693    28.880    yCursor1ToVoltage/voltage[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.097    28.977 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.977    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_13_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.372 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.372    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.461 r  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.461    yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    29.651 f  yCursor1ToVoltage/voltageAbsoluteValue[0]_INST_0/CO[2]
                         net (fo=11, routed)          0.418    30.069    yCursor1ToVoltage/voltage[0]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.237    30.306 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    30.306    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_13_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    30.685 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.685    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    30.869 r  yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1/CO[0]
                         net (fo=9, routed)           0.553    31.422    yCursor1ToVoltage/voltageAbsoluteValue[9]_INST_0_i_1_n_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.262    31.684 r  yCursor1ToVoltage/voltageAbsoluteValue[5]_INST_0/O
                         net (fo=30, routed)          0.570    32.255    cursor1ConvertBCD/data[5]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.097    32.352 r  cursor1ConvertBCD/d100[3]_i_6/O
                         net (fo=1, routed)           0.000    32.352    cursor1ConvertBCD/d100[3]_i_6_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.764 r  cursor1ConvertBCD/d100_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.630    33.394    cursor1ConvertBCD/d100_reg[3]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.097    33.491 r  cursor1ConvertBCD/d100[3]_i_1/O
                         net (fo=12, routed)          0.259    33.750    cursor1ConvertBCD/remainingData10
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.156     8.511    cursor1ConvertBCD/clock
    SLICE_X9Y90          FDRE                                         r  cursor1ConvertBCD/d100_reg[3]/C
                         clock pessimism              0.348     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.150     8.636    cursor1ConvertBCD/d100_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                         -33.750    
  -------------------------------------------------------------------
                         slack                                -25.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.566    -0.598    myEdgeTypeDetectorChannel2/clock
    SLICE_X29Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  myEdgeTypeDetectorChannel2/previousSamples_reg[5][1]/Q
                         net (fo=1, routed)           0.055    -0.402    myEdgeTypeDetectorChannel2/previousSamples_reg_n_0_[5][1]
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.834    -0.839    myEdgeTypeDetectorChannel2/clock
    SLICE_X28Y67         FDRE                                         r  myEdgeTypeDetectorChannel2/intermediates_reg[1][1]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.073    -0.512    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.046    -0.466    myEdgeTypeDetectorChannel2/intermediates_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BufferChannel1/ram0_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.659%)  route 0.203ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.567    -0.597    BufferChannel1/clock
    SLICE_X8Y69          FDRE                                         r  BufferChannel1/ram0_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  BufferChannel1/ram0_addra_reg[5]/Q
                         net (fo=2, routed)           0.203    -0.230    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.867    -0.806    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.073    -0.479    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.296    BufferChannel1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.375    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.330 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.846    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.073    -0.520    
    SLICE_X42Y136        FDRE (Hold_fdre_C_D)         0.121    -0.399    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.472%)  route 0.162ns (53.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.557    -0.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y137        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.162    -0.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.073    -0.498    
    SLICE_X50Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.704%)  route 0.063ns (25.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X36Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.063    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/Q[12]
    SLICE_X37Y133        LUT5 (Prop_lut5_I2_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg_n_7
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.828    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X37Y133        FDRE (Hold_fdre_C_D)         0.092    -0.427    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.554    -0.610    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X29Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.355    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.310    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2_n_0
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.821    -0.852    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X30Y126        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.073    -0.504    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121    -0.383    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 myText/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.663%)  route 0.112ns (44.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.599    -0.565    myText/clock
    SLICE_X3Y102         FDRE                                         r  myText/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myText/row_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.312    myText/row_reg_n_0_[3]
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.868    -0.804    myText/clock
    SLICE_X5Y102         FDRE                                         r  myText/addressA_reg[8]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.073    -0.456    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.070    -0.386    myText/addressA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.348    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[0]
    SLICE_X42Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.827    -0.845    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.073    -0.497    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.120    -0.377    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.690%)  route 0.066ns (26.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.556    -0.608    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X41Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.401    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg_n_0_[1]
    SLICE_X40Y132        LUT5 (Prop_lut5_I1_O)        0.045    -0.356 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/slaveRegDo_mux_6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[1]
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.826    -0.847    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.073    -0.522    
    SLICE_X40Y132        FDRE (Hold_fdre_C_D)         0.091    -0.431    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.559    -0.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.097    -0.367    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0
    SLICE_X56Y143        LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.829    -0.844    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X56Y143        FDPE (Hold_fdpe_C_D)         0.120    -0.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.073     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.073     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.341ns (22.280%)  route 1.190ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.190     1.145    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y141        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.125     8.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y141        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.073     8.753    
    SLICE_X43Y141        FDCE (Recov_fdce_C_CLR)     -0.293     8.460    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.341ns (24.405%)  route 1.056ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.056     1.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y143        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.126     8.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y143        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X43Y143        FDCE (Recov_fdce_C_CLR)     -0.293     8.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.073     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.073     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.073     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.073     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.341ns (22.280%)  route 1.190ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.190     1.145    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y141        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.125     8.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y141        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.073     8.753    
    SLICE_X43Y141        FDCE (Recov_fdce_C_CLR)     -0.293     8.460    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.341ns (24.405%)  route 1.056ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.056     1.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y143        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.126     8.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y143        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X43Y143        FDCE (Recov_fdce_C_CLR)     -0.293     8.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.073     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.073     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.073     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.073     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.341ns (22.280%)  route 1.190ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.190     1.145    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y141        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.125     8.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y141        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.073     8.753    
    SLICE_X43Y141        FDCE (Recov_fdce_C_CLR)     -0.293     8.460    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.341ns (24.405%)  route 1.056ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.056     1.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y143        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.126     8.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y143        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X43Y143        FDCE (Recov_fdce_C_CLR)     -0.293     8.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.073     8.752    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.073     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.073     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.073    -0.266    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.072     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.438ns (14.082%)  route 2.672ns (85.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.472 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.208     2.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.117     8.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.292     8.765    
                         clock uncertainty           -0.072     8.692    
    SLICE_X55Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.438ns (17.776%)  route 2.026ns (82.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.464     1.420    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X44Y141        LUT2 (Prop_lut2_I1_O)        0.097     1.517 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.562     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y143        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y143        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X49Y143        FDPE (Recov_fdpe_C_PRE)     -0.259     8.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.341ns (22.280%)  route 1.190ns (77.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 8.480 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.190     1.145    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y141        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.125     8.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y141        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.346     8.826    
                         clock uncertainty           -0.072     8.754    
    SLICE_X43Y141        FDCE (Recov_fdce_C_CLR)     -0.293     8.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.341ns (24.405%)  route 1.056ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.232    -0.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y140        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.341    -0.044 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.056     1.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y143        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.126     8.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y143        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.072     8.755    
    SLICE_X43Y143        FDCE (Recov_fdce_C_CLR)     -0.293     8.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.438ns (32.098%)  route 0.927ns (67.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.479 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.224    -0.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.486     0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X51Y143        LUT2 (Prop_lut2_I1_O)        0.097     0.531 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.441     0.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X48Y142        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.124     8.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y142        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.346     8.825    
                         clock uncertainty           -0.072     8.753    
    SLICE_X48Y142        FDPE (Recov_fdpe_C_PRE)     -0.259     8.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.072     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.393ns (32.882%)  route 0.802ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 8.478 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.221    -0.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.393    -0.003 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.802     0.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X47Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.123     8.478    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X47Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.292     8.771    
                         clock uncertainty           -0.072     8.698    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.293     8.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  7.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.159%)  route 0.199ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y140        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.434    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.758%)  route 0.202ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.558    -0.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y140        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.442 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202    -0.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X48Y140        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.830    -0.843    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y140        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y140        FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.729ns (15.438%)  route 3.993ns (84.562%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 32.516 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.525     7.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y145        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.119    32.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.233    32.749    
                         clock uncertainty           -0.035    32.713    
    SLICE_X55Y145        FDPE (Recov_fdpe_C_PRE)     -0.259    32.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         32.454    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 24.874    

Slack (MET) :             24.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.729ns (15.438%)  route 3.993ns (84.562%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 32.516 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.525     7.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y145        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.119    32.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.233    32.749    
                         clock uncertainty           -0.035    32.713    
    SLICE_X55Y145        FDPE (Recov_fdpe_C_PRE)     -0.259    32.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         32.454    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 24.874    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    

Slack (MET) :             24.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.729ns (15.724%)  route 3.907ns (84.276%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 32.523 - 30.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.235     2.858    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X29Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDCE (Prop_fdce_C_Q)         0.341     3.199 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.648     3.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y138        LUT6 (Prop_lut6_I4_O)        0.097     3.944 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.507     4.452    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X30Y138        LUT3 (Prop_lut3_I0_O)        0.097     4.549 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.859     5.407    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X35Y142        LUT5 (Prop_lut5_I4_O)        0.097     5.504 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     5.958    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X44Y141        LUT2 (Prop_lut2_I0_O)        0.097     6.055 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.439     7.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y144        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.126    32.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y144        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.286    32.809    
                         clock uncertainty           -0.035    32.774    
    SLICE_X47Y144        FDCE (Recov_fdce_C_CLR)     -0.293    32.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 24.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.583%)  route 0.114ns (43.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X50Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDPE (Prop_fdpe_C_Q)         0.148     1.530 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.114     1.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y146        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X50Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.388     1.398    
    SLICE_X50Y146        FDPE (Remov_fdpe_C_PRE)     -0.124     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X47Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X47Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X47Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X47Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X47Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X47Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X47Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X47Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y145        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X47Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X47Y145        FDPE (Remov_fdpe_C_PRE)     -0.095     1.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.941%)  route 0.187ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y145        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X47Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X47Y145        FDPE (Remov_fdpe_C_PRE)     -0.095     1.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.422%)  route 0.191ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.191     1.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.422%)  route 0.191ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.191     1.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.422%)  route 0.191ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.561     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.523 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.191     1.714    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X48Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.832     1.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X48Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.368     1.420    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.386    





