[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaggedPatternLogic/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 102
LIB: work
FILE: ${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv
n<> u<101> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<101> s<100> l<1:1>
  n<> u<100> t<Source_text> p<101> c<99> l<1:1> el<15:10>
    n<> u<99> t<Description> p<100> c<98> l<1:1> el<15:10>
      n<> u<98> t<Module_declaration> p<99> c<7> l<1:1> el<15:10>
        n<> u<7> t<Module_nonansi_header> p<98> c<2> s<51> l<1:1> el<1:32>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:11> el<1:11>
          n</*output [3:0] b*/> u<5> t<BLOCK_COMMENT> p<7> s<6> l<1:11> el<1:31>
          n<> u<6> t<Port_list> p<7> l<1:11> el<1:31>
        n<> u<51> t<Module_item> p<98> c<50> s<95> l<2:3> el<6:15>
          n<> u<50> t<Non_port_module_item> p<51> c<49> l<2:3> el<6:15>
            n<> u<49> t<Module_or_generate_item> p<50> c<48> l<2:3> el<6:15>
              n<> u<48> t<Module_common_item> p<49> c<47> l<2:3> el<6:15>
                n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<2:3> el<6:15>
                  n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<2:3> el<6:15>
                    n<> u<45> t<Data_declaration> p<46> c<44> l<2:3> el<6:15>
                      n<> u<44> t<Type_declaration> p<45> c<42> l<2:3> el<6:15>
                        n<> u<42> t<Data_type> p<44> c<9> s<43> l<2:11> el<6:4>
                          n<> u<9> t<Struct_union> p<42> c<8> s<10> l<2:11> el<2:17>
                            n<> u<8> t<Struct_keyword> p<9> l<2:11> el<2:17>
                          n<> u<10> t<Packed_keyword> p<42> s<27> l<2:18> el<2:24>
                          n<> u<27> t<Struct_union_member> p<42> c<23> s<34> l<3:5> el<3:22>
                            n<> u<23> t<Data_type_or_void> p<27> c<22> s<26> l<3:5> el<3:16>
                              n<> u<22> t<Data_type> p<23> c<11> l<3:5> el<3:16>
                                n<> u<11> t<IntVec_TypeLogic> p<22> s<21> l<3:5> el<3:10>
                                n<> u<21> t<Packed_dimension> p<22> c<20> l<3:11> el<3:16>
                                  n<> u<20> t<Constant_range> p<21> c<15> l<3:12> el<3:15>
                                    n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<3:12> el<3:13>
                                      n<> u<14> t<Constant_primary> p<15> c<13> l<3:12> el<3:13>
                                        n<> u<13> t<Primary_literal> p<14> c<12> l<3:12> el<3:13>
                                          n<1> u<12> t<INT_CONST> p<13> l<3:12> el<3:13>
                                    n<> u<19> t<Constant_expression> p<20> c<18> l<3:14> el<3:15>
                                      n<> u<18> t<Constant_primary> p<19> c<17> l<3:14> el<3:15>
                                        n<> u<17> t<Primary_literal> p<18> c<16> l<3:14> el<3:15>
                                          n<0> u<16> t<INT_CONST> p<17> l<3:14> el<3:15>
                            n<> u<26> t<Variable_decl_assignment_list> p<27> c<25> l<3:17> el<3:21>
                              n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<3:17> el<3:21>
                                n<addr> u<24> t<STRING_CONST> p<25> l<3:17> el<3:21>
                          n<> u<34> t<Struct_union_member> p<42> c<30> s<41> l<4:5> el<4:15>
                            n<> u<30> t<Data_type_or_void> p<34> c<29> s<33> l<4:5> el<4:10>
                              n<> u<29> t<Data_type> p<30> c<28> l<4:5> el<4:10>
                                n<> u<28> t<IntVec_TypeLogic> p<29> l<4:5> el<4:10>
                            n<> u<33> t<Variable_decl_assignment_list> p<34> c<32> l<4:11> el<4:14>
                              n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<4:11> el<4:14>
                                n<sel> u<31> t<STRING_CONST> p<32> l<4:11> el<4:14>
                          n<> u<41> t<Struct_union_member> p<42> c<37> l<5:5> el<5:14>
                            n<> u<37> t<Data_type_or_void> p<41> c<36> s<40> l<5:5> el<5:10>
                              n<> u<36> t<Data_type> p<37> c<35> l<5:5> el<5:10>
                                n<> u<35> t<IntVec_TypeLogic> p<36> l<5:5> el<5:10>
                            n<> u<40> t<Variable_decl_assignment_list> p<41> c<39> l<5:11> el<5:13>
                              n<> u<39> t<Variable_decl_assignment> p<40> c<38> l<5:11> el<5:13>
                                n<rd> u<38> t<STRING_CONST> p<39> l<5:11> el<5:13>
                        n<complex_t> u<43> t<STRING_CONST> p<44> l<6:5> el<6:14>
        n<> u<95> t<Module_item> p<98> c<94> s<96> l<8:3> el<12:5>
          n<> u<94> t<Non_port_module_item> p<95> c<93> l<8:3> el<12:5>
            n<> u<93> t<Module_or_generate_item> p<94> c<92> l<8:3> el<12:5>
              n<> u<92> t<Module_common_item> p<93> c<91> l<8:3> el<12:5>
                n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<8:3> el<12:5>
                  n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<8:3> el<12:5>
                    n<> u<89> t<Parameter_declaration> p<90> c<54> l<8:3> el<12:4>
                      n<> u<54> t<Data_type_or_implicit> p<89> c<53> s<88> l<8:13> el<8:22>
                        n<complex_t> u<53> t<Data_type> p<54> c<52> l<8:13> el<8:22>
                          n<complex_t> u<52> t<STRING_CONST> p<53> l<8:13> el<8:22>
                      n<> u<88> t<Param_assignment_list> p<89> c<87> l<8:23> el<12:4>
                        n<> u<87> t<Param_assignment> p<88> c<55> l<8:23> el<12:4>
                          n<RSP_DEFAULT> u<55> t<STRING_CONST> p<87> s<86> l<8:23> el<8:34>
                          n<> u<86> t<Constant_param_expression> p<87> c<85> l<8:37> el<12:4>
                            n<> u<85> t<Constant_mintypmax_expression> p<86> c<84> l<8:37> el<12:4>
                              n<> u<84> t<Constant_expression> p<85> c<83> l<8:37> el<12:4>
                                n<> u<83> t<Constant_primary> p<84> c<82> l<8:37> el<12:4>
                                  n<> u<82> t<Constant_assignment_pattern_expression> p<83> c<81> l<8:37> el<12:4>
                                    n<> u<81> t<Assignment_pattern_expression> p<82> c<80> l<8:37> el<12:4>
                                      n<> u<80> t<Assignment_pattern> p<81> c<57> l<8:37> el<12:4>
                                        n<> u<57> t<Structure_pattern_key> p<80> c<56> s<67> l<9:5> el<9:9>
                                          n<addr> u<56> t<STRING_CONST> p<57> l<9:5> el<9:9>
                                        n<> u<67> t<Expression> p<80> c<66> s<69> l<9:11> el<9:25>
                                          n<> u<66> t<Primary> p<67> c<65> l<9:11> el<9:25>
                                            n<> u<65> t<Assignment_pattern_expression> p<66> c<64> l<9:11> el<9:25>
                                              n<> u<64> t<Assignment_pattern> p<65> c<59> l<9:11> el<9:25>
                                                n<> u<59> t<Structure_pattern_key> p<64> c<58> s<63> l<9:13> el<9:20>
                                                  n<> u<58> t<Assignment_pattern_key> p<59> l<9:13> el<9:20>
                                                n<> u<63> t<Expression> p<64> c<62> l<9:22> el<9:24>
                                                  n<> u<62> t<Primary> p<63> c<61> l<9:22> el<9:24>
                                                    n<> u<61> t<Primary_literal> p<62> c<60> l<9:22> el<9:24>
                                                      n<> u<60> t<Number_Tick1> p<61> l<9:22> el<9:24>
                                        n<> u<69> t<Structure_pattern_key> p<80> c<68> s<73> l<10:5> el<10:8>
                                          n<sel> u<68> t<STRING_CONST> p<69> l<10:5> el<10:8>
                                        n<> u<73> t<Expression> p<80> c<72> s<75> l<10:10> el<10:14>
                                          n<> u<72> t<Primary> p<73> c<71> l<10:10> el<10:14>
                                            n<> u<71> t<Primary_literal> p<72> c<70> l<10:10> el<10:14>
                                              n<> u<70> t<Number_1Tickb0> p<71> l<10:10> el<10:14>
                                        n<> u<75> t<Structure_pattern_key> p<80> c<74> s<79> l<11:5> el<11:7>
                                          n<rd> u<74> t<STRING_CONST> p<75> l<11:5> el<11:7>
                                        n<> u<79> t<Expression> p<80> c<78> l<11:9> el<11:13>
                                          n<> u<78> t<Primary> p<79> c<77> l<11:9> el<11:13>
                                            n<> u<77> t<Primary_literal> p<78> c<76> l<11:9> el<11:13>
                                              n<> u<76> t<Number_1Tickb1> p<77> l<11:9> el<11:13>
        n<// assign b = RSP_DEFAULT;> u<96> t<LINE_COMMENT> p<98> s<97> l<13:2> el<13:28>
        n<> u<97> t<ENDMODULE> p<98> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            3
Constant                                               5
Design                                                 1
Identifier                                             2
IntTypespec                                            2
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefTypespec                                           14
SourceFile                                             1
StringTypespec                                         4
StructTypespec                                         1
TaggedPattern                                          4
TypedefTypespec                                        1
TypespecMember                                         3
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                52
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaggedPatternLogic/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.RSP_DEFAULT), line:8:23, endln:12:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@top.RSP_DEFAULT.complex_t), line:8:13, endln:8:22
      |vpiParent:
      \_Parameter: (work@top.RSP_DEFAULT), line:8:23, endln:12:4
      |vpiName:complex_t
      |vpiFullName:work@top.RSP_DEFAULT.complex_t
      |vpiActual:
      \_TypedefTypespec: (complex_t), line:6:5, endln:6:14
    |vpiName:RSP_DEFAULT
    |vpiFullName:work@top.RSP_DEFAULT
  |vpiParamAssign:
  \_ParamAssign: , line:8:23, endln:12:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
    |vpiLhs:
    \_Parameter: (work@top.RSP_DEFAULT), line:8:23, endln:12:4
    |vpiRhs:
    \_Operation: , line:8:37, endln:12:4
      |vpiParent:
      \_ParamAssign: , line:8:23, endln:12:4
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:9:5, endln:9:25
        |vpiParent:
        \_Operation: , line:8:37, endln:12:4
        |vpiPattern:
        \_Operation: , line:9:11, endln:9:25
          |vpiParent:
          \_TaggedPattern: , line:9:5, endln:9:25
          |vpiOpType:75
          |vpiOperand:
          \_TaggedPattern: , line:9:13, endln:9:24
            |vpiParent:
            \_Operation: , line:9:11, endln:9:25
            |vpiPattern:
            \_Constant: , line:9:22, endln:9:24
              |vpiParent:
              \_TaggedPattern: , line:9:13, endln:9:24
              |vpiTypespec:
              \_RefTypespec: (work@top), line:9:22, endln:9:24
                |vpiParent:
                \_Constant: , line:9:22, endln:9:24
                |vpiFullName:work@top
                |vpiActual:
                \_BitTypespec: 
              |vpiConstType:3
              |vpiSize:-1
              |vpiDecompile:'1
              |vpiValue:1
            |vpiTypespec:
            \_RefTypespec: (work@top), line:9:13, endln:9:20
              |vpiParent:
              \_TaggedPattern: , line:9:13, endln:9:24
              |vpiFullName:work@top
              |vpiActual:
              \_StringTypespec: , line:9:13, endln:9:20
        |vpiTypespec:
        \_RefTypespec: (work@top.addr), line:9:5, endln:9:9
          |vpiParent:
          \_TaggedPattern: , line:9:5, endln:9:25
          |vpiName:addr
          |vpiFullName:work@top.addr
          |vpiActual:
          \_StringTypespec: , line:9:13, endln:9:20
      |vpiOperand:
      \_TaggedPattern: , line:10:5, endln:10:14
        |vpiParent:
        \_Operation: , line:8:37, endln:12:4
        |vpiPattern:
        \_Constant: , line:10:10, endln:10:14
          |vpiParent:
          \_TaggedPattern: , line:10:5, endln:10:14
          |vpiTypespec:
          \_RefTypespec: (work@top), line:10:10, endln:10:14
            |vpiParent:
            \_Constant: , line:10:10, endln:10:14
            |vpiFullName:work@top
            |vpiActual:
            \_BitTypespec: 
          |vpiConstType:3
          |vpiSize:1
          |vpiDecompile:1'b0
          |vpiValue:0
        |vpiTypespec:
        \_RefTypespec: (work@top.sel), line:10:5, endln:10:8
          |vpiParent:
          \_TaggedPattern: , line:10:5, endln:10:14
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_StringTypespec: , line:9:13, endln:9:20
      |vpiOperand:
      \_TaggedPattern: , line:11:5, endln:11:13
        |vpiParent:
        \_Operation: , line:8:37, endln:12:4
        |vpiPattern:
        \_Constant: , line:11:9, endln:11:13
          |vpiParent:
          \_TaggedPattern: , line:11:5, endln:11:13
          |vpiTypespec:
          \_RefTypespec: (work@top), line:11:9, endln:11:13
            |vpiParent:
            \_Constant: , line:11:9, endln:11:13
            |vpiFullName:work@top
            |vpiActual:
            \_BitTypespec: 
          |vpiConstType:3
          |vpiSize:1
          |vpiDecompile:1'b1
          |vpiValue:1
        |vpiTypespec:
        \_RefTypespec: (work@top.rd), line:11:5, endln:11:7
          |vpiParent:
          \_TaggedPattern: , line:11:5, endln:11:13
          |vpiName:rd
          |vpiFullName:work@top.rd
          |vpiActual:
          \_StringTypespec: , line:9:13, endln:9:20
  |vpiTypespec:
  \_TypedefTypespec: (complex_t), line:6:5, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
    |vpiName:
    \_Identifier: (complex_t), line:6:5, endln:6:14
      |vpiParent:
      \_TypedefTypespec: (complex_t), line:6:5, endln:6:14
      |vpiName:complex_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.complex_t), line:2:11, endln:6:4
      |vpiParent:
      \_TypedefTypespec: (complex_t), line:6:5, endln:6:14
      |vpiFullName:work@top.complex_t
      |vpiActual:
      \_StructTypespec: , line:2:11, endln:6:4
  |vpiTypespec:
  \_StructTypespec: , line:2:11, endln:6:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:3:17, endln:3:21
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:6:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@top.addr), line:3:5, endln:3:16
        |vpiParent:
        \_TypespecMember: (addr), line:3:17, endln:3:21
        |vpiFullName:work@top.addr
        |vpiActual:
        \_LogicTypespec: , line:3:5, endln:3:10
    |vpiTypespecMember:
    \_TypespecMember: (sel), line:4:11, endln:4:14
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:6:4
      |vpiName:sel
      |vpiTypespec:
      \_RefTypespec: (work@top.sel), line:4:5, endln:4:10
        |vpiParent:
        \_TypespecMember: (sel), line:4:11, endln:4:14
        |vpiFullName:work@top.sel
        |vpiActual:
        \_LogicTypespec: , line:4:5, endln:4:10
    |vpiTypespecMember:
    \_TypespecMember: (rd), line:5:11, endln:5:13
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:6:4
      |vpiName:rd
      |vpiTypespec:
      \_RefTypespec: (work@top.rd), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (rd), line:5:11, endln:5:13
        |vpiFullName:work@top.rd
        |vpiActual:
        \_LogicTypespec: , line:4:5, endln:4:10
  |vpiTypespec:
  \_LogicTypespec: , line:3:5, endln:3:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
    |vpiRange:
    \_Range: , line:3:11, endln:3:16
      |vpiParent:
      \_LogicTypespec: , line:3:5, endln:3:10
      |vpiLeftRange:
      \_Constant: , line:3:12, endln:3:13
        |vpiParent:
        \_Range: , line:3:11, endln:3:16
        |vpiTypespec:
        \_RefTypespec: (work@top), line:3:12, endln:3:13
          |vpiParent:
          \_Constant: , line:3:12, endln:3:13
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:11, endln:3:16
        |vpiTypespec:
        \_RefTypespec: (work@top), line:3:14, endln:3:15
          |vpiParent:
          \_Constant: , line:3:14, endln:3:15
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
  |vpiTypespec:
  \_LogicTypespec: , line:4:5, endln:4:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
  |vpiTypespec:
  \_StringTypespec: , line:9:13, endln:9:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
  |vpiImportTypespec:
  \_TypedefTypespec: (complex_t), line:6:5, endln:6:14
  |vpiImportTypespec:
  \_StructTypespec: , line:2:11, endln:6:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:5, endln:4:10
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: , line:9:13, endln:9:20
  |vpiDefName:work@top
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaggedPatternLogic/dut.sv, line:1:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/TaggedPatternLogic/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/TaggedPatternLogic/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              44      44       0         0
----------------------------------------------------------------
                                    44      44       0         0
===================== END REDUCTION RESULT =====================
