Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: SCRODQB_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SCRODQB_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SCRODQB_Top"
Output Format                      : NGC
Target Device                      : xc6slx150t-3-fgg676

---- Source Options
Top Module Name                    : SCRODQB_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../SCROD_A5_RJ45/ipcore_dir/STATE_FIFO" "../SCROD_A5_RJ45/ipcore_dir/CMD_FIFO_w1r8" "remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen" "ipcore_dir" "../../../QBLink/QBlink/cores" "../../../QBLink/QBlink/ipcore_dir" "../../mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hodo_dc_v1/cores"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\ise\coregen\fifo8x64.vhd" into library work
Parsing entity <fifo8x64>.
Parsing architecture <fifo8x64_a> of entity <fifo8x64>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\ise\coregen\bram8x3000.vhd" into library work
Parsing entity <bram8x3000>.
Parsing architecture <bram8x3000_a> of entity <bram8x3000>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\ise\coregen\fifoDist8x16.vhd" into library work
Parsing entity <fifoDist8x16>.
Parsing architecture <fifoDist8x16_a> of entity <fifodist8x16>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\ipcore_dir\udp64kfifo.vhd" into library work
Parsing entity <udp64kfifo>.
Parsing architecture <udp64kfifo_a> of entity <udp64kfifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\ise\coregen\fifo16x64.vhd" into library work
Parsing entity <fifo16x64>.
Parsing architecture <fifo16x64_a> of entity <fifo16x64>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\ise\coregen\fifo32x512RxAxi.vhd" into library work
Parsing entity <fifo32x512RxAxi>.
Parsing architecture <fifo32x512RxAxi_a> of entity <fifo32x512rxaxi>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\ise\coregen\fifo18x16.vhd" into library work
Parsing entity <fifo18x16>.
Parsing architecture <fifo18x16_a> of entity <fifo18x16>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\QBlink\cores\serializationFifo.vhd" into library work
Parsing entity <serializationFifo>.
Parsing architecture <serializationFifo_a> of entity <serializationfifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\QBlink\cores\clockgen_bytelink.vhd" into library work
Parsing entity <clockgen_bytelink>.
Parsing architecture <xilinx> of entity <clockgen_bytelink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\QBlink\ipcore_dir\QBLtxFIFO.vhd" into library work
Parsing entity <QBLtxFIFO>.
Parsing architecture <QBLtxFIFO_a> of entity <qbltxfifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\QBlink\cores\CMD_FIFO_w8r32.vhd" into library work
Parsing entity <CMD_FIFO_w8r32>.
Parsing architecture <CMD_FIFO_w8r32_a> of entity <cmd_fifo_w8r32>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\ipcore_dir\clk_Div.vhd" into library work
Parsing entity <clk_Div>.
Parsing architecture <xilinx> of entity <clk_div>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\UtilityPkg.vhd" into library work
Parsing package <UtilityPkg>.
Parsing package body <UtilityPkg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\GigabitEthPkg.vhd" into library work
Parsing package <GigabitEthPkg>.
Parsing package body <GigabitEthPkg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXPkg.vhd" into library work
Parsing package <Eth1000BaseXPkg>.
Parsing package body <Eth1000BaseXPkg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CrcPkg.vhd" into library work
Parsing package <CrcPkg>.
Parsing package body <CrcPkg>.
Parsing entity <Crc32>.
Parsing architecture <rtl> of entity <crc32>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthLayerTx.vhd" into library work
Parsing entity <EthFrameTx>.
Parsing architecture <rtl> of entity <ethframetx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthLayerRx.vhd" into library work
Parsing entity <EthFrameRx>.
Parsing architecture <rtl> of entity <ethframerx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpPacketTx.vhd" into library work
Parsing entity <ArpPacketTx>.
Parsing architecture <rtl> of entity <arppackettx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpPacketRx.vhd" into library work
Parsing entity <ArpPacketRx>.
Parsing architecture <rtl> of entity <arppacketrx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpIpArbiter.vhd" into library work
Parsing entity <ArpIpArbiter>.
Parsing architecture <rtl> of entity <arpiparbiter>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacTx.vhd" into library work
Parsing entity <Eth1000BaseXMacTx>.
Parsing architecture <rtl> of entity <eth1000basexmactx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacRx.vhd" into library work
Parsing entity <Eth1000BaseXMacRx>.
Parsing architecture <rtl> of entity <eth1000basexmacrx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\Encode8b10b.vhd" into library work
Parsing entity <Encode8b10b>.
Parsing architecture <rtl> of entity <encode8b10b>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" into library work
Parsing entity <Decode8b10b>.
Parsing architecture <rtl> of entity <decode8b10b>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpTxFragmenter.vhd" into library work
Parsing entity <UdpTxFragmenter>.
Parsing architecture <rtl> of entity <udptxfragmenter>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd" into library work
Parsing entity <UdpBufferTx>.
Parsing architecture <rtl> of entity <udpbuffertx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferRx.vhd" into library work
Parsing entity <UdpBufferRx>.
Parsing architecture <rtl> of entity <udpbufferrx>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferRx.vhd" Line 130: Actual for formal port s_aresetn is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Tx.vhd" into library work
Parsing entity <IPv4Tx>.
Parsing architecture <rtl> of entity <ipv4tx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Rx.vhd" into library work
Parsing entity <IPv4Rx>.
Parsing architecture <rtl> of entity <ipv4rx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IpV4Arbiter.vhd" into library work
Parsing entity <IpV4Arbiter>.
Parsing architecture <rtl> of entity <ipv4arbiter>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IpV4Arbiter.vhd" Line 82: Actual for formal port s_aresetn is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthTx.vhd" into library work
Parsing entity <EthTx>.
Parsing architecture <Behavioral> of entity <ethtx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthRx.vhd" into library work
Parsing entity <EthRx>.
Parsing architecture <Behavioral> of entity <ethrx>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpResponder.vhd" into library work
Parsing entity <ArpResponder>.
Parsing architecture <rtl> of entity <arpresponder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXAbilityMatch.vhd" into library work
Parsing entity <Eth1000BaseXAbilityMatch>.
Parsing architecture <rtl> of entity <eth1000basexabilitymatch>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceOut.vhd" into library work
Parsing entity <S6SerialInterfaceOut>.
Parsing architecture <Behavioral> of entity <s6serialinterfaceout>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceOut.vhd" Line 64: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceOut.vhd" Line 129: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd" into library work
Parsing entity <S6SerialInterfaceIn>.
Parsing architecture <Behavioral> of entity <s6serialinterfacein>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd" Line 80: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd" Line 197: Actual for formal port rd_en is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\ByteLink.vhd" into library work
Parsing entity <ByteLink>.
Parsing architecture <rtl> of entity <bytelink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\QBlink\ipcore_dir\clockgen_bytelink.vhd" into library work
Parsing entity <clockgen_bytelink>.
WARNING:HDLCompiler:685 - "C:\Users\Kevin\Desktop\HMB\QBLink\QBlink\ipcore_dir\clockgen_bytelink.vhd" Line 74: Overwriting existing primary unit clockgen_bytelink
Parsing architecture <xilinx> of entity <clockgen_bytelink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" into library work
Parsing entity <EthCore>.
Parsing architecture <Behavioral> of entity <ethcore>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXRxSync.vhd" into library work
Parsing entity <Eth1000BaseXRxSync>.
Parsing architecture <rtl> of entity <eth1000basexrxsync>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXAutoNeg.vhd" into library work
Parsing entity <Eth1000BaseXAutoNeg>.
Parsing architecture <rtl> of entity <eth1000basexautoneg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX8To16Mux.vhd" into library work
Parsing entity <Eth1000BaseX8To16Mux>.
Parsing architecture <rtl> of entity <eth1000basex8to16mux>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX16To8Mux.vhd" into library work
Parsing entity <Eth1000BaseX16To8Mux>.
Parsing architecture <rtl> of entity <eth1000basex16to8mux>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\SyncBit.vhd" into library work
Parsing entity <SyncBit>.
Parsing architecture <rtl> of entity <syncbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" into library work
Parsing entity <GtpS6Tile>.
Parsing architecture <RTL> of entity <gtps6tile>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\QBLink\source\QBlink.vhd" into library work
Parsing entity <QBlink>.
Parsing architecture <Behavioral> of entity <qblink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" into library work
Parsing entity <GtpS6>.
Parsing architecture <rtl> of entity <gtps6>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" Line 237: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\General\rtl\InitRst.vhd" into library work
Parsing entity <InitRst>.
Parsing architecture <rtl> of entity <initrst>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXCore.vhd" into library work
Parsing entity <Eth1000BaseXCore>.
Parsing architecture <Behavioral> of entity <eth1000basexcore>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\BMD_definitions.vhd" into library work
Parsing package <BMD_definitions>.
Parsing package body <BMD_definitions>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" into library work
Parsing entity <S6EthTop>.
Parsing architecture <Behavioral> of entity <s6ethtop>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" Line 255: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" Line 268: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" Line 279: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" Line 289: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" Line 405: Actual for formal port asyncbit is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" into library work
Parsing entity <CommandInterpreter>.
Parsing architecture <rtl> of entity <commandinterpreter>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\IO_Buffers.vhd" into library work
Parsing entity <IO_Buffers>.
Parsing architecture <Behavioral> of entity <io_buffers>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\IO_Buffers.vhd" Line 90: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\DC_Comm.vhd" into library work
Parsing entity <DC_Comm>.
Parsing architecture <Behaviorial> of entity <dc_comm>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" into library work
Parsing entity <SCRODQB_Top>.
Parsing architecture <Behavioral> of entity <scrodqb_top>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 227: Actual for formal port ipaddrs is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SCRODQB_Top> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 82: Using initial value '0' for fabclk since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 91: Using initial value ("00000000","01000100","01010110","00000000","00000011","00000001") for ethcoremacaddr since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 92: Using initial value ("11000000","10101000","00000001","00010100") for ethcoreipaddr since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 93: Using initial value ("11000000","10101000","00000001","00100001") for ethcoreipaddr1 since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 142: Using initial value '0' for dcm_rst since it is never assigned

Elaborating entity <clk_Div> (architecture <xilinx>) from library <work>.

Elaborating entity <IO_Buffers> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <S6EthTop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <GtpS6> (architecture <rtl>) with generics from library <work>.

Elaborating entity <GtpS6Tile> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 240: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 579: Assignment to rxchariscomma0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 581: Assignment to rxchariscomma1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 583: Assignment to rxcharisk0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 585: Assignment to rxcharisk1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 589: Assignment to rxdisperr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 591: Assignment to rxdisperr1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 593: Assignment to rxnotintable0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 595: Assignment to rxnotintable1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 597: Assignment to rxrundisp0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 599: Assignment to rxrundisp1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 733: Assignment to txrundisp0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd" Line 735: Assignment to txrundisp1_float_i ignored, since the identifier is never used

Elaborating entity <SyncBit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SyncBit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Eth1000BaseXCore> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <EthCore> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <EthTx> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Eth1000BaseXMacTx> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Crc32> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CrcPkg.vhd" Line 559. Case statement is complete. others clause is never selected

Elaborating entity <fifo8x64> (architecture <fifo8x64_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacTx.vhd" Line 201. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacTx.vhd" Line 331. Case statement is complete. others clause is never selected

Elaborating entity <EthFrameTx> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthLayerTx.vhd" Line 153. Case statement is complete. others clause is never selected

Elaborating entity <ArpPacketTx> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpPacketTx.vhd" Line 209. Case statement is complete. others clause is never selected

Elaborating entity <ArpIpArbiter> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpIpArbiter.vhd" Line 124. Case statement is complete. others clause is never selected

Elaborating entity <EthRx> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Eth1000BaseXMacRx> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacRx.vhd" Line 170. Case statement is complete. others clause is never selected

Elaborating entity <EthFrameRx> (architecture <rtl>) with generics from library <work>.

Elaborating entity <bram8x3000> (architecture <bram8x3000_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthLayerRx.vhd" Line 233. Case statement is complete. others clause is never selected

Elaborating entity <ArpPacketRx> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpPacketRx.vhd" Line 194. Case statement is complete. others clause is never selected

Elaborating entity <ArpResponder> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpResponder.vhd" Line 146. Case statement is complete. others clause is never selected

Elaborating entity <IpV4Arbiter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fifoDist8x16> (architecture <fifoDist8x16_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IpV4Arbiter.vhd" Line 142. Case statement is complete. others clause is never selected

Elaborating entity <IPv4Tx> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Tx.vhd" Line 255. Case statement is complete. others clause is never selected

Elaborating entity <UdpTxFragmenter> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpTxFragmenter.vhd" Line 170. Case statement is complete. others clause is never selected

Elaborating entity <UdpBufferTx> (architecture <rtl>) with generics from library <work>.

Elaborating entity <udp64kfifo> (architecture <udp64kfifo_a>) from library <work>.

Elaborating entity <fifo16x64> (architecture <fifo16x64_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd" Line 208. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd" Line 282. Case statement is complete. others clause is never selected

Elaborating entity <UdpTxFragmenter> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpTxFragmenter.vhd" Line 170. Case statement is complete. others clause is never selected

Elaborating entity <IPv4Rx> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Rx.vhd" Line 165. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Rx.vhd" Line 264. Case statement is complete. others clause is never selected

Elaborating entity <UdpBufferRx> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fifo32x512RxAxi> (architecture <fifo32x512RxAxi_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferRx.vhd" Line 208. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseX8To16Mux> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX8To16Mux.vhd" Line 95. Case statement is complete. others clause is never selected

Elaborating entity <fifo18x16> (architecture <fifo18x16_a>) from library <work>.

Elaborating entity <Eth1000BaseX16To8Mux> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX16To8Mux.vhd" Line 105. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseXRxSync> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXRxSync.vhd" Line 146. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseXAutoNeg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Eth1000BaseXAbilityMatch> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXAutoNeg.vhd" Line 242. Case statement is complete. others clause is never selected

Elaborating entity <InitRst> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SyncBit> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\General\rtl\InitRst.vhd" Line 98. Case statement is complete. others clause is never selected

Elaborating entity <CommandInterpreter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 171: Assignment to statenum ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 379: loadqb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 380: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 381: serialclklck should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 389: serialclklck should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 405: loadqb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 406: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 407: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 408: dc_resp_valid should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 420: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 421: dc_resp_valid should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 455: loadqb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 456: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 457: dc_resp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 469: loadqb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 471: dc_resp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 504: loadqb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 536: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 544: dc_resp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 644: dc_cmdrespreq should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 651: qb_loadreg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 698: t should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 702: t should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 715: t should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 717: dc_resp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 741: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 744: dc_id should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd" Line 746: qb_loadreg should be on the sensitivity list of the process

Elaborating entity <DC_Comm> (architecture <Behaviorial>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\DC_Comm.vhd" Line 83: rd_req should be on the sensitivity list of the process

Elaborating entity <QBlink> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockgen_bytelink> (architecture <xilinx>) from library <work>.

Elaborating entity <S6SerialInterfaceOut> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <serializationFifo> (architecture <serializationFifo_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceOut.vhd" Line 97. Case statement is complete. others clause is never selected

Elaborating entity <S6SerialInterfaceIn> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd" Line 166. Case statement is complete. others clause is never selected

Elaborating entity <ByteLink> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Encode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Encode8b10b.vhd" Line 132: Assignment to illegalk ignored, since the identifier is never used

Elaborating entity <Decode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 107: Assignment to cdei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 111: Assignment to p22enin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 112: Assignment to p22ei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 113: Assignment to p31dnenin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 114: Assignment to p31e ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 149: Assignment to alt7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd" Line 156: Assignment to k28 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\ByteLink.vhd" Line 198. Case statement is complete. others clause is never selected

Elaborating entity <QBLtxFIFO> (architecture <QBLtxFIFO_a>) from library <work>.

Elaborating entity <CMD_FIFO_w8r32> (architecture <CMD_FIFO_w8r32_a>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\DC_Comm.vhd" Line 152: triglogicrst should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 95: Net <userTxDataChannels[0][31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 96: Net <userTxDataValids[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 97: Net <userTxDataLasts[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 102: Net <userRxDataReadys[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 121: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SCRODQB_Top>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd".
        REG_ADDR_BITS_G = 16
        REG_DATA_BITS_G = 16
        NUM_IP_G = 2
        NUM_DCs = 3
    Set property "KEEP_HIERARCHY = TRUE".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 154: Output port <CLK_OUT1> of the instance <CLOCK_FANOUT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 154: Output port <LOCKED> of the instance <CLOCK_FANOUT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 202: Output port <led> of the instance <U_S6EthTop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 202: Output port <userRxData<0>> of the instance <U_S6EthTop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 202: Output port <ethUsrClk62> of the instance <U_S6EthTop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 202: Output port <ethSync> of the instance <U_S6EthTop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 202: Output port <ethReady> of the instance <U_S6EthTop> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <userTxDataChannels<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <userTxDataValids<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <userTxDataLasts<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <userRxDataReadys<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <QBrst>.
    Found 1-bit register for signal <regAck>.
    Found 16-bit register for signal <regRdData>.
    Found 16-bit register for signal <CtrlRegister<19>>.
    Found 16-bit register for signal <CtrlRegister<18>>.
    Found 16-bit register for signal <CtrlRegister<17>>.
    Found 16-bit register for signal <CtrlRegister<16>>.
    Found 16-bit register for signal <CtrlRegister<15>>.
    Found 16-bit register for signal <CtrlRegister<14>>.
    Found 16-bit register for signal <CtrlRegister<13>>.
    Found 16-bit register for signal <CtrlRegister<12>>.
    Found 16-bit register for signal <CtrlRegister<11>>.
    Found 16-bit register for signal <CtrlRegister<10>>.
    Found 16-bit register for signal <CtrlRegister<9>>.
    Found 16-bit register for signal <CtrlRegister<8>>.
    Found 16-bit register for signal <CtrlRegister<7>>.
    Found 16-bit register for signal <CtrlRegister<6>>.
    Found 16-bit register for signal <CtrlRegister<5>>.
    Found 16-bit register for signal <CtrlRegister<4>>.
    Found 16-bit register for signal <CtrlRegister<3>>.
    Found 16-bit register for signal <CtrlRegister<2>>.
    Found 16-bit register for signal <CtrlRegister<1>>.
    Found 16-bit register for signal <CtrlRegister<0>>.
    Found 1-bit register for signal <sync>.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <CtrlRegister>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 20-to-1 multiplexer for signal <regAddr[4]_X_11_o_wide_mux_23_OUT> created at line 297.
    Summary:
	inferred 342 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SCRODQB_Top> synthesized.

Synthesizing Unit <clk_Div>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\ipcore_dir\clk_Div.vhd".
    Summary:
	no macro.
Unit <clk_Div> synthesized.

Synthesizing Unit <IO_Buffers>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\IO_Buffers.vhd".
        num_DC = 3
    Summary:
	no macro.
Unit <IO_Buffers> synthesized.

Synthesizing Unit <S6EthTop>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd".
        NUM_IP_G = 2
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxDataOut1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxCharIsComma0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxCharIsComma1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxCharIsK1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxDispErr1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxNotInTable1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxRunDisp0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxRunDisp1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxClkCor0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <rxClkCor1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <txRunDisp0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <txRunDisp1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <pllLock1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <gtpResetDone1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <gtpTxP1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 152: Output port <gtpTxN1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 320: Output port <statusArpDone> of the instance <U_Eth1000BaseXCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\S6\rtl\S6EthTop.vhd" line 320: Output port <phyTxData_valid> of the instance <U_Eth1000BaseXCore> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <S6EthTop> synthesized.

Synthesizing Unit <GtpS6>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd".
        REF_SEL_PLL0_G = "000"
        REF_SEL_PLL1_G = "000"
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" line 261: Output port <RXCLKCORCNT0_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" line 261: Output port <RXCLKCORCNT1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" line 261: Output port <GTPCLKOUT1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" line 261: Output port <TXOUTCLK0_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\Transceivers\S6\GtpS6.vhd" line 261: Output port <TXOUTCLK1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rxClkCor0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rxClkCor1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <GtpS6> synthesized.

Synthesizing Unit <GtpS6Tile>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\GtpS6Tile.vhd".
        TILE_SIM_GTPRESET_SPEEDUP = 0
        TILE_CLK25_DIVIDER_0 = 5
        TILE_CLK25_DIVIDER_1 = 5
        TILE_PLL_DIVSEL_FB_0 = 2
        TILE_PLL_DIVSEL_FB_1 = 2
        TILE_PLL_DIVSEL_REF_0 = 1
        TILE_PLL_DIVSEL_REF_1 = 1
        TILE_SIM_REFCLK0_SOURCE = "000"
        TILE_SIM_REFCLK1_SOURCE = "000"
        TILE_PLL_SOURCE_0 = "PLL1"
        TILE_PLL_SOURCE_1 = "PLL1"
    Summary:
	no macro.
Unit <GtpS6Tile> synthesized.

Synthesizing Unit <SyncBit>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\SyncBit.vhd".
        SYNC_STAGES_G = 2
        RST_POL_G = '1'
        INIT_STATE_G = '0'
    Set property "shreg_extract = no" for signal <clockDomainCrossingReg>.
    Set property "register_balancing = no" for signal <clockDomainCrossingReg>.
    Set property "MSGON = NO" for signal <clockDomainCrossingReg>.
    Found 2-bit register for signal <clockDomainCrossingReg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncBit> synthesized.

Synthesizing Unit <SyncBit_1>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\SyncBit.vhd".
        SYNC_STAGES_G = 2
        RST_POL_G = '1'
        INIT_STATE_G = '1'
    Set property "shreg_extract = no" for signal <clockDomainCrossingReg>.
    Set property "register_balancing = no" for signal <clockDomainCrossingReg>.
    Set property "MSGON = NO" for signal <clockDomainCrossingReg>.
    Found 2-bit register for signal <clockDomainCrossingReg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncBit_1> synthesized.

Synthesizing Unit <Eth1000BaseXCore>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXCore.vhd".
        NUM_IP_G = 2
        MTU_SIZE_G = 1500
        LITTLE_ENDIAN_G = true
        EN_AUTONEG_G = true
        SIM_SPEEDUP_G = false
WARNING:Xst:653 - Signal <statusArpDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <phyTxData_dataK>.
    Found 1-bit register for signal <phyTxData_valid>.
    Found 16-bit register for signal <phyTxData_data>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Eth1000BaseXCore> synthesized.

Synthesizing Unit <EthCore>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd".
        NUM_IP_G = 2
        MTU_SIZE_G = 1500
        LITTLE_ENDIAN_G = true
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" line 384: Output port <udpDstPort> of the instance <G_Rx[1].U_UdpBufferRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" line 384: Output port <udpLength> of the instance <G_Rx[1].U_UdpBufferRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" line 384: Output port <udpChecksum> of the instance <G_Rx[1].U_UdpBufferRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" line 384: Output port <udpDstPort> of the instance <G_Rx[0].U_UdpBufferRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" line 384: Output port <udpLength> of the instance <G_Rx[0].U_UdpBufferRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthCore.vhd" line 384: Output port <udpChecksum> of the instance <G_Rx[0].U_UdpBufferRx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <udpTxDstPort<0>>.
    Found 16-bit register for signal <udpTxDstPort<1>>.
    Found 16-bit comparator not equal for signal <n0006> created at line 433
    Found 16-bit comparator not equal for signal <n0010> created at line 433
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <EthCore> synthesized.

Synthesizing Unit <EthTx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthTx.vhd".
    Found 8-bit register for signal <ethTxDestMac<4>>.
    Found 8-bit register for signal <ethTxDestMac<3>>.
    Found 8-bit register for signal <ethTxDestMac<2>>.
    Found 8-bit register for signal <ethTxDestMac<1>>.
    Found 8-bit register for signal <ethTxDestMac<0>>.
    Found 8-bit register for signal <ethTxDestMac<5>>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <EthTx> synthesized.

Synthesizing Unit <Eth1000BaseXMacTx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacTx.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacTx.vhd" line 127: Output port <full> of the instance <U_DataBuffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacTx.vhd" line 127: Output port <empty> of the instance <U_DataBuffer> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <r_wrState>.
    Found 1-bit register for signal <r_oddEven>.
    Found 8-bit register for signal <r_dataOut>.
    Found 1-bit register for signal <r_dataKOut>.
    Found 1-bit register for signal <r_dataValidOut>.
    Found 1-bit register for signal <r_readyOut>.
    Found 8-bit register for signal <r_crcDataIn>.
    Found 1-bit register for signal <r_crcDataValid>.
    Found 1-bit register for signal <r_crcReset>.
    Found 16-bit register for signal <r_crcByteCount>.
    Found 16-bit register for signal <r_userByteCount>.
    Found 8-bit register for signal <r_preambleCount>.
    Found 1-bit register for signal <r_fifoDataWrEn>.
    Found 8-bit register for signal <r_fifoDataIn>.
    Found 1-bit register for signal <r_fifoDataRdEn>.
    Found 8-bit register for signal <r_gapWaitCnt>.
    Found 4-bit register for signal <r_state>.
    Found finite state machine <FSM_0> for signal <r_wrState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | s_wait_ready                                   |
    | Power Up State     | s_wait_ready                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <r_crcByteCount[15]_GND_134_o_add_5_OUT> created at line 171.
    Found 8-bit adder for signal <r_preambleCount[7]_GND_134_o_add_25_OUT> created at line 244.
    Found 16-bit adder for signal <r_userByteCount[15]_GND_134_o_add_34_OUT> created at line 271.
    Found 8-bit subtractor for signal <GND_134_o_GND_134_o_sub_42_OUT<7:0>> created at line 326.
    Found 1-bit 3-to-1 multiplexer for signal <r_wrState[1]_X_22_o_Mux_19_o> created at line 179.
    Found 16-bit comparator greater for signal <r_crcByteCount[15]_GND_134_o_LessThan_5_o> created at line 168
    Found 16-bit comparator greater for signal <r_userByteCount[15]_GND_134_o_LessThan_29_o> created at line 256
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Eth1000BaseXMacTx> synthesized.

Synthesizing Unit <Crc32>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CrcPkg.vhd".
        BYTE_WIDTH_G = 1
        CRC_INIT_G = "11111111111111111111111111111111"
    Found 8-bit register for signal <r_data>.
    Found 1-bit register for signal <r_valid>.
    Found 3-bit register for signal <r_byteWidth>.
    Found 32-bit register for signal <r_crc>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Crc32> synthesized.

Synthesizing Unit <EthFrameTx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthLayerTx.vhd".
    Found 8-bit register for signal <r_ethTxDestMac<5>>.
    Found 8-bit register for signal <r_ethTxDestMac<4>>.
    Found 8-bit register for signal <r_ethTxDestMac<3>>.
    Found 8-bit register for signal <r_ethTxDestMac<2>>.
    Found 8-bit register for signal <r_ethTxDestMac<1>>.
    Found 8-bit register for signal <r_ethTxDestMac<0>>.
    Found 8-bit register for signal <r_ethTxSrcMac<5>>.
    Found 8-bit register for signal <r_ethTxSrcMac<4>>.
    Found 8-bit register for signal <r_ethTxSrcMac<3>>.
    Found 8-bit register for signal <r_ethTxSrcMac<2>>.
    Found 8-bit register for signal <r_ethTxSrcMac<1>>.
    Found 8-bit register for signal <r_ethTxSrcMac<0>>.
    Found 16-bit register for signal <r_ethTxEtherType>.
    Found 8-bit register for signal <r_macTxDataOut>.
    Found 1-bit register for signal <r_macTxDataValid>.
    Found 1-bit register for signal <r_macTxDataLastByte>.
    Found 4-bit register for signal <r_byteCounter>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_2> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_141_o_GND_141_o_sub_32_OUT> created at line 134.
    Found 8-bit adder for signal <n0208> created at line 56.
    Found 4-bit adder for signal <r_byteCounter[3]_GND_141_o_add_38_OUT> created at line 137.
    Found 3-bit subtractor for signal <GND_141_o_GND_141_o_sub_24_OUT<2:0>> created at line 124.
    Found 8-bit 6-to-1 multiplexer for signal <GND_141_o_X_26_o_wide_mux_16_OUT> created at line 113.
    Found 8-bit 6-to-1 multiplexer for signal <GND_141_o_X_26_o_wide_mux_24_OUT> created at line 124.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EthFrameTx> synthesized.

Synthesizing Unit <ArpPacketTx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpPacketTx.vhd".
    Found 3-bit register for signal <r_wrCount>.
    Found 8-bit register for signal <r_senderMac<5>>.
    Found 8-bit register for signal <r_senderMac<4>>.
    Found 8-bit register for signal <r_senderMac<3>>.
    Found 8-bit register for signal <r_senderMac<2>>.
    Found 8-bit register for signal <r_senderMac<1>>.
    Found 8-bit register for signal <r_senderMac<0>>.
    Found 8-bit register for signal <r_senderIp<3>>.
    Found 8-bit register for signal <r_senderIp<2>>.
    Found 8-bit register for signal <r_senderIp<1>>.
    Found 8-bit register for signal <r_senderIp<0>>.
    Found 8-bit register for signal <r_targetMac<5>>.
    Found 8-bit register for signal <r_targetMac<4>>.
    Found 8-bit register for signal <r_targetMac<3>>.
    Found 8-bit register for signal <r_targetMac<2>>.
    Found 8-bit register for signal <r_targetMac<1>>.
    Found 8-bit register for signal <r_targetMac<0>>.
    Found 8-bit register for signal <r_targetIp<3>>.
    Found 8-bit register for signal <r_targetIp<2>>.
    Found 8-bit register for signal <r_targetIp<1>>.
    Found 8-bit register for signal <r_targetIp<0>>.
    Found 16-bit register for signal <r_op>.
    Found 1-bit register for signal <r_ack>.
    Found 4-bit register for signal <r_state>.
    Found finite state machine <FSM_3> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 29                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_142_o_GND_142_o_sub_49_OUT> created at line 149.
    Found 7-bit adder for signal <n0288> created at line 56.
    Found 3-bit adder for signal <r_wrCount[2]_GND_142_o_add_88_OUT> created at line 195.
    Found 3-bit subtractor for signal <GND_142_o_GND_142_o_sub_78_OUT<2:0>> created at line 179.
    Found 2-bit subtractor for signal <GND_142_o_GND_142_o_sub_86_OUT<1:0>> created at line 189.
    Found 8-bit 6-to-1 multiplexer for signal <GND_142_o_X_27_o_wide_mux_62_OUT> created at line 159.
    Found 8-bit 4-to-1 multiplexer for signal <GND_142_o_r_senderIp[3][7]_wide_mux_70_OUT> created at line 169.
    Found 8-bit 6-to-1 multiplexer for signal <GND_142_o_X_27_o_wide_mux_78_OUT> created at line 179.
    Found 8-bit 4-to-1 multiplexer for signal <GND_142_o_r_targetIp[3][7]_wide_mux_86_OUT> created at line 189.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ArpPacketTx> synthesized.

Synthesizing Unit <ArpIpArbiter>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpIpArbiter.vhd".
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_4> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 4-to-1 multiplexer for signal <ethTxData> created at line 90.
    Found 1-bit 4-to-1 multiplexer for signal <ethTxDataValid> created at line 90.
    Found 1-bit 4-to-1 multiplexer for signal <ethTxDataLastByte> created at line 90.
    Summary:
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ArpIpArbiter> synthesized.

Synthesizing Unit <EthRx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthRx.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthRx.vhd" line 65: Output port <macBadCrcCount> of the instance <U_MacRx> is unconnected or connected to loadless signal.
    Summary:
	inferred   9 Multiplexer(s).
Unit <EthRx> synthesized.

Synthesizing Unit <Eth1000BaseXMacRx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXMacRx.vhd".
    Found 1-bit register for signal <r_rxDataValid>.
    Found 1-bit register for signal <r_rxDataLast>.
    Found 8-bit register for signal <r_rxDataOut>.
    Found 1-bit register for signal <r_rxBadFrame>.
    Found 1-bit register for signal <r_crcReset>.
    Found 1-bit register for signal <r_crcDataValid>.
    Found 16-bit register for signal <r_byteCount>.
    Found 16-bit register for signal <r_badCrcCount>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_5> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | ethRxClk (rising_edge)                         |
    | Reset              | ethRxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <r_byteCount[15]_GND_145_o_add_10_OUT> created at line 141.
    Found 16-bit adder for signal <r_badCrcCount[15]_GND_145_o_add_18_OUT> created at line 167.
    Found 16-bit comparator lessequal for signal <n0032> created at line 162
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseXMacRx> synthesized.

Synthesizing Unit <EthFrameRx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\EthLayerRx.vhd".
        MAX_SIZE_G = 1500
        SIZE_BITS_G = 12
    Found 1-bit register for signal <r_rxDataValid>.
    Found 1-bit register for signal <r_rxDataLast>.
    Found 12-bit register for signal <r_rxByteCount>.
    Found 12-bit register for signal <r_payloadCount>.
    Found 8-bit register for signal <r_rxSrcMac<5>>.
    Found 8-bit register for signal <r_rxSrcMac<4>>.
    Found 8-bit register for signal <r_rxSrcMac<3>>.
    Found 8-bit register for signal <r_rxSrcMac<2>>.
    Found 8-bit register for signal <r_rxSrcMac<1>>.
    Found 8-bit register for signal <r_rxSrcMac<0>>.
    Found 8-bit register for signal <r_rxDstMac<5>>.
    Found 8-bit register for signal <r_rxDstMac<4>>.
    Found 8-bit register for signal <r_rxDstMac<3>>.
    Found 8-bit register for signal <r_rxDstMac<2>>.
    Found 8-bit register for signal <r_rxDstMac<1>>.
    Found 8-bit register for signal <r_rxDstMac<0>>.
    Found 16-bit register for signal <r_rxEtherType>.
    Found 1-bit register for signal <r_wrEn>.
    Found 8-bit register for signal <r_wrData>.
    Found 12-bit register for signal <r_wrAddr>.
    Found 1-bit register for signal <r_startRd>.
    Found 1-bit register for signal <r_rdState>.
    Found 12-bit register for signal <r_rdAddr>.
    Found 12-bit register for signal <r_rdCount>.
    Found 3-bit register for signal <r_state>.
INFO:Xst:1799 - State done_s is never reached in FSM <r_state>.
    Found finite state machine <FSM_6> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 31                                             |
    | Inputs             | 15                                             |
    | Outputs            | 4                                              |
    | Clock              | ethRxClk (rising_edge)                         |
    | Reset              | ethRxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit subtractor for signal <GND_146_o_GND_146_o_sub_76_OUT> created at line 180.
    Found 12-bit adder for signal <r_rxByteCount[11]_GND_146_o_add_88_OUT> created at line 181.
    Found 12-bit adder for signal <r_wrAddr[11]_GND_146_o_add_106_OUT> created at line 202.
    Found 12-bit adder for signal <r_payloadCount[11]_GND_146_o_add_107_OUT> created at line 203.
    Found 12-bit adder for signal <GND_146_o_GND_146_o_add_133_OUT> created at line 221.
    Found 12-bit adder for signal <r_rdAddr[11]_GND_146_o_add_138_OUT> created at line 227.
    Found 3-bit subtractor for signal <GND_146_o_GND_146_o_sub_40_OUT<2:0>> created at line 169.
    Found 5-bit subtractor for signal <GND_146_o_GND_146_o_sub_77_OUT<4:0>> created at line 180.
    Found 12-bit subtractor for signal <n0455> created at line 0.
    Found 12-bit subtractor for signal <GND_146_o_GND_146_o_sub_140_OUT<11:0>> created at line 228.
    Found 12-bit subtractor for signal <GND_146_o_GND_146_o_sub_136_OUT<11:0>> created at line 222.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EthFrameRx> synthesized.

Synthesizing Unit <ArpPacketRx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpPacketRx.vhd".
WARNING:Xst:647 - Input <ethRxSrcMac<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxSrcMac<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxSrcMac<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxSrcMac<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxSrcMac<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxSrcMac<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxDestMac<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxDestMac<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxDestMac<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxDestMac<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxDestMac<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethRxDestMac<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <r_rdCount>.
    Found 8-bit register for signal <r_senderMac<5>>.
    Found 8-bit register for signal <r_senderMac<4>>.
    Found 8-bit register for signal <r_senderMac<3>>.
    Found 8-bit register for signal <r_senderMac<2>>.
    Found 8-bit register for signal <r_senderMac<1>>.
    Found 8-bit register for signal <r_senderMac<0>>.
    Found 8-bit register for signal <r_senderIp<3>>.
    Found 8-bit register for signal <r_senderIp<2>>.
    Found 8-bit register for signal <r_senderIp<1>>.
    Found 8-bit register for signal <r_senderIp<0>>.
    Found 8-bit register for signal <r_targetMac<5>>.
    Found 8-bit register for signal <r_targetMac<4>>.
    Found 8-bit register for signal <r_targetMac<3>>.
    Found 8-bit register for signal <r_targetMac<2>>.
    Found 8-bit register for signal <r_targetMac<1>>.
    Found 8-bit register for signal <r_targetMac<0>>.
    Found 8-bit register for signal <r_targetIp<3>>.
    Found 8-bit register for signal <r_targetIp<2>>.
    Found 8-bit register for signal <r_targetIp<1>>.
    Found 8-bit register for signal <r_targetIp<0>>.
    Found 16-bit register for signal <r_op>.
    Found 1-bit register for signal <r_valid>.
    Found 4-bit register for signal <r_state>.
    Found finite state machine <FSM_7> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 43                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | ethRxClk (rising_edge)                         |
    | Reset              | ethRxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_148_o_GND_148_o_sub_7_OUT> created at line 118.
    Found 4-bit subtractor for signal <GND_148_o_GND_148_o_sub_28_OUT> created at line 146.
    Found 7-bit adder for signal <n0328> created at line 56.
    Found 3-bit adder for signal <r_rdCount[2]_GND_148_o_add_109_OUT> created at line 183.
    Found 5-bit subtractor for signal <GND_148_o_GND_148_o_sub_29_OUT<4:0>> created at line 146.
    Found 3-bit subtractor for signal <GND_148_o_GND_148_o_sub_48_OUT<2:0>> created at line 155.
    Found 2-bit subtractor for signal <GND_148_o_GND_148_o_sub_68_OUT<1:0>> created at line 164.
    Found 8-bit comparator equal for signal <n0012> created at line 118
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ArpPacketRx> synthesized.

Synthesizing Unit <ArpResponder>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\ArpResponder.vhd".
        NUM_IP_G = 2
    Found 8-bit register for signal <r_rxSenderMac<5>>.
    Found 8-bit register for signal <r_rxSenderMac<4>>.
    Found 8-bit register for signal <r_rxSenderMac<3>>.
    Found 8-bit register for signal <r_rxSenderMac<2>>.
    Found 8-bit register for signal <r_rxSenderMac<1>>.
    Found 8-bit register for signal <r_rxSenderMac<0>>.
    Found 8-bit register for signal <r_rxSenderIp<3>>.
    Found 8-bit register for signal <r_rxSenderIp<2>>.
    Found 8-bit register for signal <r_rxSenderIp<1>>.
    Found 8-bit register for signal <r_rxSenderIp<0>>.
    Found 8-bit register for signal <r_rxTargetIp<3>>.
    Found 8-bit register for signal <r_rxTargetIp<2>>.
    Found 8-bit register for signal <r_rxTargetIp<1>>.
    Found 8-bit register for signal <r_rxTargetIp<0>>.
    Found 8-bit register for signal <r_txSenderMac<5>>.
    Found 8-bit register for signal <r_txSenderMac<4>>.
    Found 8-bit register for signal <r_txSenderMac<3>>.
    Found 8-bit register for signal <r_txSenderMac<2>>.
    Found 8-bit register for signal <r_txSenderMac<1>>.
    Found 8-bit register for signal <r_txSenderMac<0>>.
    Found 8-bit register for signal <r_txSenderIp<3>>.
    Found 8-bit register for signal <r_txSenderIp<2>>.
    Found 8-bit register for signal <r_txSenderIp<1>>.
    Found 8-bit register for signal <r_txSenderIp<0>>.
    Found 8-bit register for signal <r_txTargetMac<5>>.
    Found 8-bit register for signal <r_txTargetMac<4>>.
    Found 8-bit register for signal <r_txTargetMac<3>>.
    Found 8-bit register for signal <r_txTargetMac<2>>.
    Found 8-bit register for signal <r_txTargetMac<1>>.
    Found 8-bit register for signal <r_txTargetMac<0>>.
    Found 8-bit register for signal <r_txTargetIp<3>>.
    Found 8-bit register for signal <r_txTargetIp<2>>.
    Found 8-bit register for signal <r_txTargetIp<1>>.
    Found 8-bit register for signal <r_txTargetIp<0>>.
    Found 16-bit register for signal <r_txOp>.
    Found 1-bit register for signal <r_txReq>.
    Found 1-bit register for signal <r_matchedIp>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_8> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | ethClk (rising_edge)                           |
    | Reset              | ethRst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 274 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ArpResponder> synthesized.

Synthesizing Unit <IpV4Arbiter>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IpV4Arbiter.vhd".
        NUM_IP_G = 2
    Found 4-bit register for signal <r_channel>.
    Found 1-bit register for signal <r_state>.
    Found 4-bit adder for signal <r_channel[3]_GND_150_o_add_8_OUT> created at line 136.
    Found 4-bit comparator greater for signal <r_channel[3]_GND_150_o_LessThan_8_o> created at line 135
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <IpV4Arbiter> synthesized.

Synthesizing Unit <IPv4Tx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Tx.vhd".
    Found 2-bit register for signal <r_byteCount>.
    Found 32-bit register for signal <r_header0>.
    Found 32-bit register for signal <r_header1>.
    Found 32-bit register for signal <r_header2>.
    Found 32-bit register for signal <r_header3>.
    Found 32-bit register for signal <r_header4>.
    Found 32-bit register for signal <r_header0Checksum>.
    Found 32-bit register for signal <r_header1Checksum>.
    Found 32-bit register for signal <r_header2Checksum>.
    Found 32-bit register for signal <r_header3Checksum>.
    Found 32-bit register for signal <r_header4Checksum>.
    Found 32-bit register for signal <r_ipCheckSum32>.
    Found 16-bit register for signal <r_ipCheckSum16>.
    Found 14-bit register for signal <r_wordsLeft>.
    Found 32-bit register for signal <r_data32>.
    Found 8-bit register for signal <r_data8>.
    Found 1-bit register for signal <r_data8Valid>.
    Found 1-bit register for signal <r_data8Last>.
    Found 1-bit register for signal <r_ipDataReady>.
    Found 4-bit register for signal <r_state>.
    Found finite state machine <FSM_9> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 34                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <n0406[16:0]> created at line 148.
    Found 17-bit adder for signal <n0409[16:0]> created at line 149.
    Found 17-bit adder for signal <n0414[16:0]> created at line 151.
    Found 17-bit adder for signal <n0417[16:0]> created at line 152.
    Found 32-bit adder for signal <n0421> created at line 160.
    Found 32-bit adder for signal <r_header0Checksum[31]_r_header2Checksum[31]_add_20_OUT> created at line 160.
    Found 32-bit adder for signal <n0427> created at line 167.
    Found 32-bit adder for signal <r_ipCheckSum32[31]_r_header4Checksum[31]_add_22_OUT> created at line 167.
    Found 16-bit adder for signal <r_ipCheckSum32[15]_r_ipCheckSum32[31]_add_23_OUT> created at line 171.
    Found 6-bit adder for signal <n0382> created at line 56.
    Found 6-bit adder for signal <n0393> created at line 56.
    Found 2-bit subtractor for signal <_n0446> created at line 233.
    Found 14-bit subtractor for signal <GND_152_o_GND_152_o_sub_152_OUT<13:0>> created at line 239.
    Found 14-bit subtractor for signal <GND_152_o_GND_152_o_sub_7_OUT<13:0>> created at line 154.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 427 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IPv4Tx> synthesized.

Synthesizing Unit <UdpTxFragmenter_1>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpTxFragmenter.vhd".
        MTU_SIZE_G = 1500
        ID_OFFSET_G = "0010000000000000"
    Found 16-bit register for signal <r_udpBytesLeft>.
    Found 16-bit register for signal <r_mtuCount>.
    Found 16-bit register for signal <r_ipPacketLength>.
    Found 16-bit register for signal <r_ipPacketId>.
    Found 1-bit register for signal <r_ipMoreFragments>.
    Found 13-bit register for signal <r_ipFragOffset>.
    Found 8-bit register for signal <r_ipProtocol>.
    Found 1-bit register for signal <r_udpAck>.
    Found 1-bit register for signal <r_ipDataValid>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_10> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <n0152> created at line 125.
    Found 13-bit adder for signal <r_ipFragOffset[12]_GND_153_o_add_16_OUT> created at line 147.
    Found 16-bit adder for signal <r_ipPacketId[15]_GND_153_o_add_28_OUT> created at line 166.
    Found 16-bit subtractor for signal <GND_153_o_GND_153_o_sub_1_OUT<15:0>> created at line 116.
    Found 16-bit subtractor for signal <GND_153_o_GND_153_o_sub_14_OUT<15:0>> created at line 144.
    Found 16-bit subtractor for signal <GND_153_o_GND_153_o_sub_24_OUT<15:0>> created at line 158.
    Found 17-bit comparator greater for signal <BUS_0001_INV_229_o> created at line 125
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UdpTxFragmenter_1> synthesized.

Synthesizing Unit <UdpBufferTx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd".
WARNING:Xst:647 - Input <udpAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd" line 145: Output port <full> of the instance <U_Udp64KFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd" line 145: Output port <empty> of the instance <U_Udp64KFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferTx.vhd" line 162: Output port <full> of the instance <U_UdpSizeFifo> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <rUser_payloadBytes>.
    Found 1-bit register for signal <rUser_sizeWrEn>.
    Found 2-bit register for signal <rEth_state>.
    Found 16-bit register for signal <rEth_udpSrcPort>.
    Found 16-bit register for signal <rEth_udpDstPort>.
    Found 16-bit register for signal <rEth_udpLength>.
    Found 1-bit register for signal <rEth_udpReq>.
    Found 1-bit register for signal <rEth_sizeFifoRdEn>.
    Found 16-bit register for signal <rEth_bytesLeft>.
    Found 1-bit register for signal <rUser_state>.
    Found finite state machine <FSM_11> for signal <rEth_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_packet_s                                  |
    | Power Up State     | wait_packet_s                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <rUser_payloadBytes[15]_GND_154_o_add_1_OUT> created at line 202.
    Found 16-bit adder for signal <sizeFifoRdData[15]_GND_154_o_add_9_OUT> created at line 255.
    Found 16-bit subtractor for signal <GND_154_o_GND_154_o_sub_11_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <GND_154_o_GND_154_o_sub_27_OUT<15:0>> created at line 277.
    Found 32-bit 4-to-1 multiplexer for signal <udpData> created at line 248.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UdpBufferTx> synthesized.

Synthesizing Unit <UdpTxFragmenter_2>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpTxFragmenter.vhd".
        MTU_SIZE_G = 1500
        ID_OFFSET_G = "0000000000000000"
    Found 16-bit register for signal <r_udpBytesLeft>.
    Found 16-bit register for signal <r_mtuCount>.
    Found 16-bit register for signal <r_ipPacketLength>.
    Found 16-bit register for signal <r_ipPacketId>.
    Found 1-bit register for signal <r_ipMoreFragments>.
    Found 13-bit register for signal <r_ipFragOffset>.
    Found 8-bit register for signal <r_ipProtocol>.
    Found 1-bit register for signal <r_udpAck>.
    Found 1-bit register for signal <r_ipDataValid>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_12> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <n0152> created at line 125.
    Found 13-bit adder for signal <r_ipFragOffset[12]_GND_157_o_add_16_OUT> created at line 147.
    Found 16-bit adder for signal <r_ipPacketId[15]_GND_157_o_add_28_OUT> created at line 166.
    Found 16-bit subtractor for signal <GND_157_o_GND_157_o_sub_1_OUT<15:0>> created at line 116.
    Found 16-bit subtractor for signal <GND_157_o_GND_157_o_sub_14_OUT<15:0>> created at line 144.
    Found 16-bit subtractor for signal <GND_157_o_GND_157_o_sub_24_OUT<15:0>> created at line 158.
    Found 17-bit comparator greater for signal <BUS_0001_INV_245_o> created at line 125
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UdpTxFragmenter_2> synthesized.

Synthesizing Unit <IPv4Rx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\IPv4Rx.vhd".
    Found 1-bit register for signal <r_readState>.
    Found 2-bit register for signal <r_readCnt>.
    Found 8-bit register for signal <r_data8>.
    Found 1-bit register for signal <r_data8Valid>.
    Found 1-bit register for signal <r_data8Last>.
    Found 32-bit register for signal <r_data32>.
    Found 1-bit register for signal <r_data32Valid>.
    Found 1-bit register for signal <r_data32Last>.
    Found 4-bit register for signal <r_headerLength>.
    Found 16-bit register for signal <r_packetLength>.
    Found 16-bit register for signal <r_packetId>.
    Found 1-bit register for signal <r_ipMoreFragments>.
    Found 13-bit register for signal <r_ipFragOffset>.
    Found 8-bit register for signal <r_ipTimeToLive>.
    Found 8-bit register for signal <r_ipProtocol>.
    Found 32-bit register for signal <r_ipChecksum>.
    Found 8-bit register for signal <r_ipSrcAddr<3>>.
    Found 8-bit register for signal <r_ipSrcAddr<2>>.
    Found 8-bit register for signal <r_ipSrcAddr<1>>.
    Found 8-bit register for signal <r_ipSrcAddr<0>>.
    Found 8-bit register for signal <r_ipDstAddr<3>>.
    Found 8-bit register for signal <r_ipDstAddr<2>>.
    Found 8-bit register for signal <r_ipDstAddr<1>>.
    Found 8-bit register for signal <r_ipDstAddr<0>>.
    Found 32-bit register for signal <r_ipData>.
    Found 1-bit register for signal <r_ipDataValid>.
    Found 1-bit register for signal <r_ipDataLast>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_13> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | ethRxClk (rising_edge)                         |
    | Reset              | ethRxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_158_o_GND_158_o_sub_47_OUT> created at line 158.
    Found 3-bit adder for signal <n0423[1:3]> created at line 149.
    Found 17-bit adder for signal <n0426[16:0]> created at line 179.
    Found 17-bit adder for signal <n0429[16:0]> created at line 238.
    Found 18-bit adder for signal <n0432[17:0]> created at line 238.
    Found 19-bit adder for signal <n0435[18:0]> created at line 238.
    Found 16-bit adder for signal <GND_158_o_BUS_0023_add_132_OUT> created at line 240.
    Found 6-bit subtractor for signal <GND_158_o_GND_158_o_sub_2_OUT<5:0>> created at line 149.
    Found 2-bit subtractor for signal <GND_158_o_GND_158_o_sub_44_OUT<1:0>> created at line 150.
    Found 4-bit subtractor for signal <GND_158_o_GND_158_o_sub_137_OUT<3:0>> created at line 246.
    Found 4-bit subtractor for signal <GND_158_o_GND_158_o_sub_114_OUT<3:0>> created at line 225.
    Found 4-bit comparator greater for signal <GND_158_o_r_headerLength[3]_LessThan_112_o> created at line 224
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 243 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  73 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IPv4Rx> synthesized.

Synthesizing Unit <UdpBufferRx>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferRx.vhd".
        NUM_IP_G = 2
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\General\rtl\UdpBufferRx.vhd" line 126: Output port <s_axis_tready> of the instance <U_UdpRxAxiFifo> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <r_myIpAddr<3>>.
    Found 8-bit register for signal <r_myIpAddr<2>>.
    Found 8-bit register for signal <r_myIpAddr<1>>.
    Found 8-bit register for signal <r_myIpAddr<0>>.
    Found 16-bit register for signal <r_myUdpPort>.
    Found 8-bit register for signal <r_ipProtocol>.
    Found 8-bit register for signal <r_ipDstAddr<3>>.
    Found 8-bit register for signal <r_ipDstAddr<2>>.
    Found 8-bit register for signal <r_ipDstAddr<1>>.
    Found 8-bit register for signal <r_ipDstAddr<0>>.
    Found 16-bit register for signal <r_udpSrcPort>.
    Found 16-bit register for signal <r_udpDstPort>.
    Found 16-bit register for signal <r_udpLength>.
    Found 16-bit register for signal <r_udpChecksum>.
    Found 32-bit register for signal <r_fifoWrData>.
    Found 1-bit register for signal <r_fifoWrDataValid>.
    Found 1-bit register for signal <r_fifoWrDataLast>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_14> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | ethRxClk (rising_edge)                         |
    | Reset              | ethRxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_and_header_0_s                            |
    | Power Up State     | idle_and_header_0_s                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit comparator not equal for signal <n0027> created at line 186
    Found 8-bit comparator equal for signal <r_myIpAddr[0][7]_r_ipDstAddr[0][7]_equal_24_o> created at line 187
    Found 8-bit comparator equal for signal <r_myIpAddr[1][7]_r_ipDstAddr[1][7]_equal_25_o> created at line 187
    Found 8-bit comparator equal for signal <r_myIpAddr[2][7]_r_ipDstAddr[2][7]_equal_26_o> created at line 187
    Found 8-bit comparator equal for signal <r_myIpAddr[3][7]_r_ipDstAddr[3][7]_equal_27_o> created at line 187
    Summary:
	inferred 186 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UdpBufferRx> synthesized.

Synthesizing Unit <Eth1000BaseX8To16Mux>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX8To16Mux.vhd".
WARNING:Xst:647 - Input <eth62Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX8To16Mux.vhd" line 119: Output port <full> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX8To16Mux.vhd" line 119: Output port <empty> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <r_phyTxData_data>.
    Found 2-bit register for signal <r_phyTxData_dataK>.
    Found 1-bit register for signal <r_phyTxData_valid>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_15> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | eth125Clk (rising_edge)                        |
    | Reset              | eth125Rst (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | sync_s                                         |
    | Power Up State     | sync_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseX8To16Mux> synthesized.

Synthesizing Unit <Eth1000BaseX16To8Mux>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX16To8Mux.vhd".
WARNING:Xst:647 - Input <ethPhyDataIn_dispErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethPhyDataIn_decErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX16To8Mux.vhd" line 129: Output port <full> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseX16To8Mux.vhd" line 129: Output port <empty> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <r_rdEn>.
    Found 1-bit register for signal <validPipe<1>>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_16> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | eth125Clk (rising_edge)                        |
    | Reset              | eth125Rst (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | sync_s                                         |
    | Power Up State     | sync_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 3-to-1 multiplexer for signal <ethMacDataOut_data> created at line 84.
    Found 1-bit 3-to-1 multiplexer for signal <ethMacDataOut_dataK> created at line 84.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseX16To8Mux> synthesized.

Synthesizing Unit <Eth1000BaseXRxSync>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXRxSync.vhd".
        PIPE_STAGES_G = 2
    Found 16-bit register for signal <r_rxDataPipe[1]_data>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[1]_decErr>.
    Found 16-bit register for signal <r_rxDataPipe[0]_data>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[0]_decErr>.
    Found 1-bit register for signal <r_rxLinkSync>.
    Found 2-bit register for signal <r_commaCnt>.
    Found 2-bit register for signal <r_cgGoodCnt>.
    Found 2-bit register for signal <r_cgBadCnt>.
    Found 2-bit register for signal <r_syncState>.
    Found finite state machine <FSM_17> for signal <r_syncState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | ethRx62Clk (rising_edge)                       |
    | Reset              | ethRx62Rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | s_los                                          |
    | Power Up State     | s_los                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <r_commaCnt[1]_GND_164_o_add_5_OUT> created at line 112.
    Found 2-bit adder for signal <r_cgBadCnt[1]_GND_164_o_add_17_OUT> created at line 133.
    Found 2-bit adder for signal <r_cgGoodCnt[1]_GND_164_o_add_23_OUT> created at line 141.
    Found 2-bit subtractor for signal <GND_164_o_GND_164_o_sub_23_OUT<1:0>> created at line 138.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseXRxSync> synthesized.

Synthesizing Unit <Eth1000BaseXAutoNeg>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXAutoNeg.vhd".
        PIPE_STAGES_G = 2
        SIM_SPEEDUP_G = false
    Found 16-bit register for signal <r_rxDataPipe[1]_data>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[1]_decErr>.
    Found 16-bit register for signal <r_rxDataPipe[0]_data>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[0]_decErr>.
    Found 16-bit register for signal <r_txData>.
    Found 1-bit register for signal <r_toggleC1C2>.
    Found 1-bit register for signal <r_toggleWord>.
    Found 20-bit register for signal <r_timerCnt>.
    Found 1-bit register for signal <r_sendIdle>.
    Found 1-bit register for signal <r_useI1>.
    Found 1-bit register for signal <r_linkUp>.
    Found 1-bit register for signal <r_newState>.
    Found 3-bit register for signal <r_autoNegState>.
INFO:Xst:1799 - State s_first_idle is never reached in FSM <r_autoNegState>.
    Found finite state machine <FSM_18> for signal <r_autoNegState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | ethRx62Clk (rising_edge)                       |
    | Reset              | ethRx62Rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <r_timerCnt[19]_GND_165_o_add_28_OUT> created at line 231.
    Found 20-bit comparator greater for signal <PWR_94_o_r_timerCnt[19]_LessThan_9_o> created at line 179
    Found 20-bit comparator greater for signal <r_timerCnt[19]_PWR_94_o_LessThan_28_o> created at line 230
    Found 3-bit comparator not equal for signal <n0048> created at line 251
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseXAutoNeg> synthesized.

Synthesizing Unit <Eth1000BaseXAbilityMatch>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\Ethernet\1000BASE-X\rtl\Eth1000BaseXAbilityMatch.vhd".
WARNING:Xst:647 - Input <phyRxData_dispErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phyRxData_decErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <r_abCount>.
    Found 3-bit register for signal <r_ackCount>.
    Found 3-bit register for signal <r_idleCount>.
    Found 1-bit register for signal <r_abMatch>.
    Found 1-bit register for signal <r_ackMatch>.
    Found 1-bit register for signal <r_consMatch>.
    Found 1-bit register for signal <r_idleMatch>.
    Found 1-bit register for signal <r_wordIsConfig>.
    Found 16-bit register for signal <r_ability>.
    Found 3-bit adder for signal <r_abCount[2]_GND_166_o_add_8_OUT> created at line 108.
    Found 3-bit adder for signal <r_ackCount[2]_GND_166_o_add_13_OUT> created at line 115.
    Found 3-bit adder for signal <r_idleCount[2]_GND_166_o_add_26_OUT> created at line 125.
    Found 14-bit comparator not equal for signal <n0010> created at line 104
    Found 3-bit comparator lessequal for signal <r_abCount[2]_GND_166_o_LessThan_8_o> created at line 107
    Found 16-bit comparator not equal for signal <n0017> created at line 111
    Found 3-bit comparator lessequal for signal <r_ackCount[2]_GND_166_o_LessThan_13_o> created at line 114
    Found 3-bit comparator lessequal for signal <r_idleCount[2]_GND_166_o_LessThan_26_o> created at line 124
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Eth1000BaseXAbilityMatch> synthesized.

Synthesizing Unit <InitRst>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\firmware-ethernet\ExampleProject\firmware-general\General\rtl\InitRst.vhd".
        SYNC_STAGES_G = 2
        RST_POL_G = '1'
        RST_CNT_G = 25000000
    Found 32-bit register for signal <r_count>.
    Found 1-bit register for signal <r_syncRst>.
    Found 1-bit register for signal <r_state>.
    Found 32-bit adder for signal <r_count[31]_GND_167_o_add_0_OUT> created at line 92.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <InitRst> synthesized.

Synthesizing Unit <SyncBit_2>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\SyncBit.vhd".
        SYNC_STAGES_G = 2
        RST_POL_G = '1'
        INIT_STATE_G = '0'
    Set property "shreg_extract = no" for signal <clockDomainCrossingReg>.
    Set property "register_balancing = no" for signal <clockDomainCrossingReg>.
    Set property "MSGON = NO" for signal <clockDomainCrossingReg>.
    Found 2-bit register for signal <clockDomainCrossingReg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncBit_2> synthesized.

Synthesizing Unit <CommandInterpreter>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\remoteFiles\SCROD_ETHERNET_V3\ExampleProject\firmware-general\General\rtl\CommandInterpreter.vhd".
        REG_ADDR_BITS_G = 16
        REG_DATA_BITS_G = 16
        TIMEOUT_G = 125000
        num_DC = 3
WARNING:Xst:647 - Input <dataClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <r_state>.
    Found 16-bit register for signal <r_regAddr>.
    Found 16-bit register for signal <r_regWrData>.
    Found 16-bit register for signal <r_regRdData>.
    Found 1-bit register for signal <r_regReq>.
    Found 1-bit register for signal <r_regOp>.
    Found 32-bit register for signal <r_txData>.
    Found 1-bit register for signal <r_txDataValid>.
    Found 1-bit register for signal <r_txDataLast>.
    Found 32-bit register for signal <r_wordsLeft>.
    Found 8-bit register for signal <r_wordOutCnt>.
    Found 32-bit register for signal <r_checksum>.
    Found 32-bit register for signal <r_deviceID>.
    Found 32-bit register for signal <r_commandType>.
    Found 32-bit register for signal <r_command>.
    Found 24-bit register for signal <r_commandId>.
    Found 1-bit register for signal <r_noResponse>.
    Found 32-bit register for signal <r_errFlags>.
    Found 32-bit register for signal <r_timeoutCnt>.
    Found 5-bit register for signal <t_state>.
    Found 32-bit register for signal <t_txData>.
    Found 1-bit register for signal <t_txDataValid>.
    Found 1-bit register for signal <t_txDataLast>.
    Found 8-bit register for signal <t_wordOutCnt>.
    Found 32-bit register for signal <QB_loadReg<0>>.
    Found 1-bit register for signal <start_load>.
INFO:Xst:1799 - State sendtrig_s is never reached in FSM <r_state>.
    Found finite state machine <FSM_19> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 99                                             |
    | Inputs             | 30                                             |
    | Outputs            | 10                                             |
    | Clock              | usrClk (rising_edge)                           |
    | Reset              | EVNT_FLAG (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_53_OUT> created at line 252.
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_65_OUT> created at line 273.
    Found 32-bit adder for signal <r_checksum[31]_rxData[31]_add_108_OUT> created at line 335.
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_121_OUT> created at line 356.
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_123_OUT> created at line 360.
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_127_OUT> created at line 371.
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_152_OUT> created at line 393.
    Found 32-bit adder for signal <r_timeoutCnt[31]_GND_282_o_add_212_OUT> created at line 454.
    Found 32-bit adder for signal <r_errFlags[31]_GND_282_o_add_240_OUT> created at line 495.
    Found 32-bit adder for signal <r_checksum[31]_r_txData[31]_add_283_OUT> created at line 552.
    Found 32-bit adder for signal <r_checksum[31]_GND_282_o_add_303_OUT> created at line 575.
    Found 32-bit adder for signal <r_checksum[31]_GND_282_o_add_322_OUT> created at line 594.
    Found 32-bit adder for signal <r_checksum[31]_r_txData[31]_add_326_OUT> created at line 599.
    Found 8-bit adder for signal <r_wordOutCnt[7]_GND_282_o_add_327_OUT> created at line 600.
    Found 8-bit adder for signal <t_wordOutCnt[7]_GND_282_o_add_526_OUT> created at line 715.
    Found 32-bit subtractor for signal <GND_282_o_GND_282_o_sub_121_OUT<31:0>> created at line 352.
    Found 2-bit subtractor for signal <dc_id[31]_GND_282_o_sub_215_OUT<1:0>> created at line 456.
    Found 1-bit 4-to-1 multiplexer for signal <dc_id[31]_serialClkLck[3]_Mux_149_o> created at line 389.
    Found 1-bit 4-to-1 multiplexer for signal <dc_id[31]_trigLinkSync[3]_Mux_151_o> created at line 389.
    Found 1-bit 4-to-1 multiplexer for signal <dc_id[31]_DC_RESP_VALID[3]_Mux_169_o> created at line 408.
    Found 32-bit 8-to-1 multiplexer for signal <_n1090> created at line 581.
    Found 32-bit 8-to-1 multiplexer for signal <_n1106> created at line 603.
WARNING:Xst:737 - Found 1-bit latch for signal <DC_cmdRespReq<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DC_cmdRespReq<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DC_cmdRespReq<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <loadQB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_id<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_loadReg<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DC_cmdRespReq<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_WrEn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_WrEn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_WrEn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB_WrEn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <GND_282_o_rxData[31]_LessThan_44_o> created at line 233
    Found 32-bit comparator equal for signal <n0070> created at line 359
    Found 16-bit comparator equal for signal <DC_RESP[15]_r_regAddr[15]_equal_228_o> created at line 471
    Found 8-bit comparator greater for signal <n0455> created at line 714
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 421 D-type flip-flop(s).
	inferred  50 Latch(s).
	inferred   4 Comparator(s).
	inferred 139 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CommandInterpreter> synthesized.

Synthesizing Unit <DC_Comm>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\DC_Comm.vhd".
        num_DC = 3
WARNING:Xst:647 - Input <TrigLogicRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <DC_respMUX.count>.
    Found 32-bit adder for signal <DC_respMUX.count[31]_GND_356_o_add_7_OUT> created at line 87.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <DC_Comm> synthesized.

Synthesizing Unit <QBlink>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\source\QBlink.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\QBlink.vhd" line 150: Output port <full> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\QBlink.vhd" line 150: Output port <overflow> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\QBlink.vhd" line 170: Output port <full> of the instance <QBlink_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <QBlink> synthesized.

Synthesizing Unit <clockgen_bytelink>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\QBlink\ipcore_dir\clockgen_bytelink.vhd".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <i_reset>.
    Found 32-bit adder for signal <i[31]_GND_358_o_add_2_OUT> created at line 164.
    Found 32-bit comparator greater for signal <i[31]_GND_358_o_LessThan_1_o> created at line 161
    Found 32-bit comparator greater for signal <GND_358_o_i[31]_LessThan_2_o> created at line 161
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clockgen_bytelink> synthesized.

Synthesizing Unit <S6SerialInterfaceOut>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceOut.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceOut.vhd" line 57: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <r_dataWord>.
    Found 4-bit register for signal <r_bitCount>.
    Found 1-bit register for signal <r_serialDataOutRising>.
    Found 1-bit register for signal <r_serialDataOutFalling>.
    Found 1-bit register for signal <r_state>.
    Found 5-bit subtractor for signal <n0042[4:0]> created at line 89.
    Found 4-bit adder for signal <r_bitCount[3]_GND_365_o_add_7_OUT> created at line 95.
    Found 4-bit subtractor for signal <GND_365_o_GND_365_o_sub_5_OUT<3:0>> created at line 90.
    Found 1-bit 10-to-1 multiplexer for signal <GND_365_o_X_131_o_Mux_2_o> created at line 89.
    Found 1-bit 10-to-1 multiplexer for signal <GND_365_o_X_131_o_Mux_5_o> created at line 90.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <S6SerialInterfaceOut> synthesized.

Synthesizing Unit <S6SerialInterfaceIn>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd".
        BITSLIP_WAIT_G = 200
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd" line 190: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\QBLink\source\S6SerialInterfaceIn.vhd" line 190: Output port <valid> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <fallingWord>.
    Found 10-bit register for signal <dataWord>.
    Found 10-bit register for signal <dataWordFlipped>.
    Found 2-bit register for signal <r_state>.
    Found 10-bit register for signal <r_dataWord>.
    Found 1-bit register for signal <r_dataWrite>.
    Found 4-bit register for signal <r_bitCount>.
    Found 16-bit register for signal <r_slipCount>.
    Found 1-bit register for signal <r_flip>.
    Found 5-bit register for signal <risingWord>.
    Found finite state machine <FSM_20> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sstX5Clk (rising_edge)                         |
    | Reset              | sstX5Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <r_bitCount[3]_GND_369_o_add_6_OUT> created at line 133.
    Found 16-bit adder for signal <r_slipCount[15]_GND_369_o_add_10_OUT> created at line 151.
    Found 16-bit comparator greater for signal <r_slipCount[15]_GND_369_o_LessThan_10_o> created at line 150
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <S6SerialInterfaceIn> synthesized.

Synthesizing Unit <ByteLink>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\source\ByteLink.vhd".
        ALIGN_CYCLES_G = 100
    Found 8-bit register for signal <inputTxData8b>.
    Found 1-bit register for signal <inputTxData8bValid>.
    Found 2-bit register for signal <r_state>.
    Found 1-bit register for signal <r_aligned>.
    Found 8-bit register for signal <r_rxData8b>.
    Found 1-bit register for signal <r_rxData8bValid>.
    Found 8-bit register for signal <r_txData8b>.
    Found 1-bit register for signal <r_txDataK>.
    Found 10-bit register for signal <r_txData10b>.
    Found 32-bit register for signal <r_alignCnt>.
    Found 10-bit register for signal <inputRxData10b>.
    Found finite state machine <FSM_21> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_alignCnt[31]_GND_372_o_add_4_OUT> created at line 174.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ByteLink> synthesized.

Synthesizing Unit <Encode8b10b>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\source\Encode8b10b.vhd".
    Found 1-bit register for signal <dispOut>.
    Found 10-bit register for signal <dataOut>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Encode8b10b> synthesized.

Synthesizing Unit <Decode8b10b>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\QBLink\source\Decode8b10b.vhd".
    Found 1-bit register for signal <dataKOut>.
    Found 1-bit register for signal <dispOut>.
    Found 1-bit register for signal <codeErr>.
    Found 1-bit register for signal <dispErr>.
    Found 8-bit register for signal <dataOut>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Decode8b10b> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 136
 12-bit adder                                          : 4
 12-bit subtractor                                     : 2
 13-bit adder                                          : 2
 13-bit subtractor                                     : 1
 14-bit subtractor                                     : 2
 16-bit adder                                          : 17
 16-bit subtractor                                     : 8
 17-bit adder                                          : 12
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 2
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 6
 20-bit adder                                          : 1
 3-bit adder                                           : 6
 3-bit subtractor                                      : 4
 32-bit adder                                          : 27
 32-bit subtractor                                     : 1
 4-bit adder                                           : 10
 4-bit subtractor                                      : 8
 5-bit subtractor                                      : 7
 6-bit adder                                           : 4
 6-bit subtractor                                      : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
# Registers                                            : 540
 1-bit register                                        : 147
 10-bit register                                       : 28
 12-bit register                                       : 5
 13-bit register                                       : 3
 14-bit register                                       : 2
 16-bit register                                       : 72
 18-bit register                                       : 1
 2-bit register                                        : 37
 20-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 7
 32-bit register                                       : 54
 4-bit register                                        : 12
 5-bit register                                        : 9
 8-bit register                                        : 161
# Latches                                              : 50
 1-bit latch                                           : 50
# Comparators                                          : 44
 14-bit comparator not equal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 5
 17-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 3
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 9
 4-bit comparator greater                              : 2
 8-bit comparator equal                                : 9
 8-bit comparator greater                              : 1
# Multiplexers                                         : 542
 1-bit 10-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 235
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 15
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 31
 16-bit 20-to-1 multiplexer                            : 1
 2-bit 2-to-1 multiplexer                              : 11
 20-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 24
 32-bit 2-to-1 multiplexer                             : 104
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 25
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 50
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 6-to-1 multiplexer                              : 4
# FSMs                                                 : 31
# Xors                                                 : 209
 1-bit xor2                                            : 155
 1-bit xor3                                            : 26
 1-bit xor4                                            : 20
 1-bit xor5                                            : 6
 1-bit xor6                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/fifo18x16.ngc>.
Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/bram8x3000.ngc>.
Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/fifo8x64.ngc>.
Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/fifoDist8x16.ngc>.
Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/udp64kfifo.ngc>.
Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/fifo16x64.ngc>.
Reading core <remoteFiles/SCROD_ETHERNET_V3/firmware-ethernet/ExampleProject/ise/coregen/fifo32x512RxAxi.ngc>.
Reading core <../../../QBLink/QBlink/ipcore_dir/QBLtxFIFO.ngc>.
Reading core <../../../QBLink/QBlink/cores/CMD_FIFO_w8r32.ngc>.
Reading core <../../../QBLink/QBlink/cores/serializationFifo.ngc>.
Loading core <fifo18x16> for timing and area information for instance <U_Fifo18x16>.
Loading core <bram8x3000> for timing and area information for instance <U_FrameBuffer>.
Loading core <fifo8x64> for timing and area information for instance <U_DataBuffer>.
Loading core <fifoDist8x16> for timing and area information for instance <U_FifoDist8x16>.
Loading core <udp64kfifo> for timing and area information for instance <U_Udp64KFifo>.
Loading core <fifo16x64> for timing and area information for instance <U_UdpSizeFifo>.
Loading core <fifo32x512RxAxi> for timing and area information for instance <U_UdpRxAxiFifo>.
Loading core <fifo18x16> for timing and area information for instance <U_Fifo18x16>.
Loading core <QBLtxFIFO> for timing and area information for instance <QBlink_TX_FIFO_W32R8>.
Loading core <CMD_FIFO_w8r32> for timing and area information for instance <QBlink_RX_FIFO_W8R32>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
INFO:Xst:2261 - The FF/Latch <r_txData_0> in Unit <U_AutoNeg> is equivalent to the following 13 FFs/Latches, which will be removed : <r_txData_1> <r_txData_2> <r_txData_3> <r_txData_4> <r_txData_6> <r_txData_7> <r_txData_8> <r_txData_9> <r_txData_10> <r_txData_11> <r_txData_12> <r_txData_13> <r_txData_15> 
INFO:Xst:2261 - The FF/Latch <r_ethTxSrcMac_4_0> in Unit <U_EthFrameTx> is equivalent to the following 22 FFs/Latches, which will be removed : <r_ethTxSrcMac_4_1> <r_ethTxSrcMac_4_3> <r_ethTxSrcMac_4_4> <r_ethTxSrcMac_4_5> <r_ethTxSrcMac_4_7> <r_ethTxSrcMac_3_0> <r_ethTxSrcMac_3_3> <r_ethTxSrcMac_3_5> <r_ethTxSrcMac_3_7> <r_ethTxSrcMac_1_2> <r_ethTxSrcMac_1_3> <r_ethTxSrcMac_1_4> <r_ethTxSrcMac_1_5> <r_ethTxSrcMac_1_6> <r_ethTxSrcMac_1_7> <r_ethTxSrcMac_0_1> <r_ethTxSrcMac_0_2> <r_ethTxSrcMac_0_3> <r_ethTxSrcMac_0_4> <r_ethTxSrcMac_0_5> <r_ethTxSrcMac_0_6> <r_ethTxSrcMac_0_7> 
INFO:Xst:2261 - The FF/Latch <r_ethTxSrcMac_4_2> in Unit <U_EthFrameTx> is equivalent to the following 8 FFs/Latches, which will be removed : <r_ethTxSrcMac_4_6> <r_ethTxSrcMac_3_1> <r_ethTxSrcMac_3_2> <r_ethTxSrcMac_3_4> <r_ethTxSrcMac_3_6> <r_ethTxSrcMac_1_0> <r_ethTxSrcMac_1_1> <r_ethTxSrcMac_0_0> 
INFO:Xst:2261 - The FF/Latch <r_txSenderMac_3_1> in Unit <U_ArpResponder> is equivalent to the following 9 FFs/Latches, which will be removed : <r_txSenderMac_3_2> <r_txSenderMac_3_4> <r_txSenderMac_3_6> <r_txSenderMac_4_2> <r_txSenderMac_4_6> <r_txSenderMac_1_0> <r_txSenderMac_1_1> <r_txSenderMac_0_0> <r_txOp_1> 
INFO:Xst:2261 - The FF/Latch <r_txSenderMac_3_0> in Unit <U_ArpResponder> is equivalent to the following 37 FFs/Latches, which will be removed : <r_txSenderMac_3_3> <r_txSenderMac_3_5> <r_txSenderMac_3_7> <r_txSenderMac_4_0> <r_txSenderMac_4_1> <r_txSenderMac_4_3> <r_txSenderMac_4_4> <r_txSenderMac_4_5> <r_txSenderMac_4_7> <r_txSenderMac_1_2> <r_txSenderMac_1_3> <r_txSenderMac_1_4> <r_txSenderMac_1_5> <r_txSenderMac_1_6> <r_txSenderMac_1_7> <r_txSenderMac_0_1> <r_txSenderMac_0_2> <r_txSenderMac_0_3> <r_txSenderMac_0_4> <r_txSenderMac_0_5> <r_txSenderMac_0_6> <r_txSenderMac_0_7> <r_txOp_0> <r_txOp_2> <r_txOp_3> <r_txOp_4> <r_txOp_5> <r_txOp_6> <r_txOp_7> <r_txOp_8> <r_txOp_9> <r_txOp_10> <r_txOp_11> <r_txOp_12> <r_txOp_13> <r_txOp_14> <r_txOp_15> 
INFO:Xst:2261 - The FF/Latch <r_header0_24> in Unit <G_UdpTxInstance[1].U_IPv4Tx> is equivalent to the following 3 FFs/Latches, which will be removed : <r_header0_26> <r_header0_30> <r_header2Checksum_9> 
INFO:Xst:2261 - The FF/Latch <r_header1_14> in Unit <G_UdpTxInstance[1].U_IPv4Tx> is equivalent to the following 97 FFs/Latches, which will be removed : <r_header1_15> <r_header0_16> <r_header0_17> <r_header0_18> <r_header0_19> <r_header0_20> <r_header0_21> <r_header0_22> <r_header0_23> <r_header0_25> <r_header0_27> <r_header0_28> <r_header0_29> <r_header0_31> <r_header2Checksum_8> <r_header2Checksum_10> <r_header2Checksum_11> <r_header2Checksum_12> <r_header2Checksum_13> <r_header2Checksum_14> <r_header2Checksum_15> <r_header2Checksum_16> <r_header2Checksum_17> <r_header2Checksum_18> <r_header2Checksum_19> <r_header2Checksum_20> <r_header2Checksum_21> <r_header2Checksum_22> <r_header2Checksum_23> <r_header2Checksum_24> <r_header2Checksum_25> <r_header2Checksum_26> <r_header2Checksum_27> <r_header2Checksum_28> <r_header2Checksum_29> <r_header2Checksum_30> <r_header2Checksum_31> <r_header0Checksum_17> <r_header0Checksum_18> <r_header0Checksum_19> <r_header0Checksum_20> <r_header0Checksum_21>
   <r_header0Checksum_22> <r_header0Checksum_23> <r_header0Checksum_24> <r_header0Checksum_25> <r_header0Checksum_26> <r_header0Checksum_27> <r_header0Checksum_28> <r_header0Checksum_29> <r_header0Checksum_30> <r_header0Checksum_31> <r_header1Checksum_17> <r_header1Checksum_18> <r_header1Checksum_19> <r_header1Checksum_20> <r_header1Checksum_21> <r_header1Checksum_22> <r_header1Checksum_23> <r_header1Checksum_24> <r_header1Checksum_25> <r_header1Checksum_26> <r_header1Checksum_27> <r_header1Checksum_28> <r_header1Checksum_29> <r_header1Checksum_30> <r_header1Checksum_31> <r_header3Checksum_17> <r_header3Checksum_18> <r_header3Checksum_19> <r_header3Checksum_20> <r_header3Checksum_21> <r_header3Checksum_22> <r_header3Checksum_23> <r_header3Checksum_24> <r_header3Checksum_25> <r_header3Checksum_26> <r_header3Checksum_27> <r_header3Checksum_28> <r_header3Checksum_29> <r_header3Checksum_30> <r_header3Checksum_31> <r_header4Checksum_17> <r_header4Checksum_18> <r_header4Checksum_19> <r_header4Checksum_20>
   <r_header4Checksum_21> <r_header4Checksum_22> <r_header4Checksum_23> <r_header4Checksum_24> <r_header4Checksum_25> <r_header4Checksum_26> <r_header4Checksum_27> <r_header4Checksum_28> <r_header4Checksum_29> <r_header4Checksum_30> <r_header4Checksum_31> 
INFO:Xst:2261 - The FF/Latch <r_ipProtocol_1> in Unit <G_UdpTxInstance[1].U_UdpTxFragmenter> is equivalent to the following 5 FFs/Latches, which will be removed : <r_ipProtocol_2> <r_ipProtocol_3> <r_ipProtocol_5> <r_ipProtocol_6> <r_ipProtocol_7> 
INFO:Xst:2261 - The FF/Latch <r_ipProtocol_0> in Unit <G_UdpTxInstance[1].U_UdpTxFragmenter> is equivalent to the following FF/Latch, which will be removed : <r_ipProtocol_4> 
INFO:Xst:2261 - The FF/Latch <r_header0_24> in Unit <G_UdpTxInstance[0].U_IPv4Tx> is equivalent to the following 3 FFs/Latches, which will be removed : <r_header0_26> <r_header0_30> <r_header2Checksum_9> 
INFO:Xst:2261 - The FF/Latch <r_header1_14> in Unit <G_UdpTxInstance[0].U_IPv4Tx> is equivalent to the following 97 FFs/Latches, which will be removed : <r_header1_15> <r_header0_16> <r_header0_17> <r_header0_18> <r_header0_19> <r_header0_20> <r_header0_21> <r_header0_22> <r_header0_23> <r_header0_25> <r_header0_27> <r_header0_28> <r_header0_29> <r_header0_31> <r_header2Checksum_8> <r_header2Checksum_10> <r_header2Checksum_11> <r_header2Checksum_12> <r_header2Checksum_13> <r_header2Checksum_14> <r_header2Checksum_15> <r_header2Checksum_16> <r_header2Checksum_17> <r_header2Checksum_18> <r_header2Checksum_19> <r_header2Checksum_20> <r_header2Checksum_21> <r_header2Checksum_22> <r_header2Checksum_23> <r_header2Checksum_24> <r_header2Checksum_25> <r_header2Checksum_26> <r_header2Checksum_27> <r_header2Checksum_28> <r_header2Checksum_29> <r_header2Checksum_30> <r_header2Checksum_31> <r_header0Checksum_17> <r_header0Checksum_18> <r_header0Checksum_19> <r_header0Checksum_20> <r_header0Checksum_21>
   <r_header0Checksum_22> <r_header0Checksum_23> <r_header0Checksum_24> <r_header0Checksum_25> <r_header0Checksum_26> <r_header0Checksum_27> <r_header0Checksum_28> <r_header0Checksum_29> <r_header0Checksum_30> <r_header0Checksum_31> <r_header1Checksum_17> <r_header1Checksum_18> <r_header1Checksum_19> <r_header1Checksum_20> <r_header1Checksum_21> <r_header1Checksum_22> <r_header1Checksum_23> <r_header1Checksum_24> <r_header1Checksum_25> <r_header1Checksum_26> <r_header1Checksum_27> <r_header1Checksum_28> <r_header1Checksum_29> <r_header1Checksum_30> <r_header1Checksum_31> <r_header3Checksum_17> <r_header3Checksum_18> <r_header3Checksum_19> <r_header3Checksum_20> <r_header3Checksum_21> <r_header3Checksum_22> <r_header3Checksum_23> <r_header3Checksum_24> <r_header3Checksum_25> <r_header3Checksum_26> <r_header3Checksum_27> <r_header3Checksum_28> <r_header3Checksum_29> <r_header3Checksum_30> <r_header3Checksum_31> <r_header4Checksum_17> <r_header4Checksum_18> <r_header4Checksum_19> <r_header4Checksum_20>
   <r_header4Checksum_21> <r_header4Checksum_22> <r_header4Checksum_23> <r_header4Checksum_24> <r_header4Checksum_25> <r_header4Checksum_26> <r_header4Checksum_27> <r_header4Checksum_28> <r_header4Checksum_29> <r_header4Checksum_30> <r_header4Checksum_31> 
INFO:Xst:2261 - The FF/Latch <r_ipProtocol_1> in Unit <G_UdpTxInstance[0].U_UdpTxFragmenter> is equivalent to the following 5 FFs/Latches, which will be removed : <r_ipProtocol_2> <r_ipProtocol_3> <r_ipProtocol_5> <r_ipProtocol_6> <r_ipProtocol_7> 
INFO:Xst:2261 - The FF/Latch <r_ipProtocol_0> in Unit <G_UdpTxInstance[0].U_UdpTxFragmenter> is equivalent to the following FF/Latch, which will be removed : <r_ipProtocol_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_5> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_6> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_7> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_0> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_5> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_0> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_6> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_15> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_14> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_13> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_12> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_11> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_5> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_7> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_6> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_16> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_17> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_18> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_20> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_22> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_24> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_25> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_26> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_27> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_28> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_29> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_2> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_6> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_state> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_2> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_0> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpReq> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipDataValid> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpTxFragmenter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipProtocol_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpTxFragmenter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_7> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_0> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_1> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_2> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_3> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_4> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_5> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_6> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_7> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_8> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_9> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_10> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_11> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_12> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_13> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_14> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_15> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dc_id_31> has a constant value of 0 in block <U_CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_31> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_30> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_29> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_28> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_27> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_26> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_25> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_24> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_23> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_22> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_21> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_20> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_19> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_18> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_17> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_16> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_6> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_4> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_4> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_7> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_6> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_4> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_state> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_syncRst> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_15> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_14> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_13> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_12> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_11> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_7> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_6> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_6> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_5> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_4> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_3> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_0> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_2> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_1> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_0> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_15> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_14> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_13> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_12> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_11> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_10> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_9> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_8> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txData_0> has a constant value of 0 in block <U_AutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_0> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_1> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_2> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_29> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_3> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_5> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_6> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_7> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipProtocol_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpTxFragmenter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipDataValid> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpTxFragmenter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpReq> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_3> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_5> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_11> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_10> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_9> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_7> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_6> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_0> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header1_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_15> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_14> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_7> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_6> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_4> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_3> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header1_14> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderMac_3_0> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxSrcMac_4_0> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_15> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_14> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_13> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_12> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_10> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_9> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_8> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_7> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_28> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_27> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_26> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_25> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_24> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_22> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_20> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_18> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_17> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_16> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_15> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_14> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_11> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_10> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_9> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <DC_Comm>.
The following registers are absorbed into counter <DC_respMUX.count>: 1 register on signal <DC_respMUX.count>.
Unit <DC_Comm> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXAbilityMatch>.
The following registers are absorbed into counter <r_idleCount>: 1 register on signal <r_idleCount>.
Unit <Eth1000BaseXAbilityMatch> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXMacRx>.
The following registers are absorbed into counter <r_byteCount>: 1 register on signal <r_byteCount>.
The following registers are absorbed into counter <r_badCrcCount>: 1 register on signal <r_badCrcCount>.
Unit <Eth1000BaseXMacRx> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXMacTx>.
The following registers are absorbed into counter <r_gapWaitCnt>: 1 register on signal <r_gapWaitCnt>.
Unit <Eth1000BaseXMacTx> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXRxSync>.
The following registers are absorbed into counter <r_commaCnt>: 1 register on signal <r_commaCnt>.
The following registers are absorbed into counter <r_cgBadCnt>: 1 register on signal <r_cgBadCnt>.
Unit <Eth1000BaseXRxSync> synthesized (advanced).

Synthesizing (advanced) Unit <EthFrameRx>.
The following registers are absorbed into counter <r_payloadCount>: 1 register on signal <r_payloadCount>.
The following registers are absorbed into counter <r_wrAddr>: 1 register on signal <r_wrAddr>.
Unit <EthFrameRx> synthesized (advanced).

Synthesizing (advanced) Unit <IPv4Rx>.
The following registers are absorbed into accumulator <r_headerLength>: 1 register on signal <r_headerLength>.
The following registers are absorbed into counter <r_readCnt>: 1 register on signal <r_readCnt>.
	The following adders/subtractors are grouped into adder tree <Madd_n0435[18:0]1> :
 	<Madd_n0429[16:0]> in block <IPv4Rx>, 	<Madd_n0432[17:0]> in block <IPv4Rx>, 	<Madd_n0435[18:0]> in block <IPv4Rx>.
Unit <IPv4Rx> synthesized (advanced).

Synthesizing (advanced) Unit <InitRst>.
The following registers are absorbed into counter <r_count>: 1 register on signal <r_count>.
Unit <InitRst> synthesized (advanced).

Synthesizing (advanced) Unit <IpV4Arbiter>.
The following registers are absorbed into counter <r_channel>: 1 register on signal <r_channel>.
Unit <IpV4Arbiter> synthesized (advanced).

Synthesizing (advanced) Unit <S6SerialInterfaceIn>.
The following registers are absorbed into counter <r_slipCount>: 1 register on signal <r_slipCount>.
Unit <S6SerialInterfaceIn> synthesized (advanced).

Synthesizing (advanced) Unit <UdpTxFragmenter_1>.
The following registers are absorbed into counter <r_ipPacketId>: 1 register on signal <r_ipPacketId>.
Unit <UdpTxFragmenter_1> synthesized (advanced).

Synthesizing (advanced) Unit <UdpTxFragmenter_2>.
The following registers are absorbed into counter <r_ipPacketId>: 1 register on signal <r_ipPacketId>.
Unit <UdpTxFragmenter_2> synthesized (advanced).

Synthesizing (advanced) Unit <clockgen_bytelink>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <clockgen_bytelink> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 110
 12-bit adder                                          : 2
 12-bit subtractor                                     : 2
 13-bit adder                                          : 2
 14-bit subtractor                                     : 2
 16-bit adder                                          : 9
 16-bit subtractor                                     : 8
 17-bit adder                                          : 11
 2-bit adder                                           : 1
 2-bit subtractor                                      : 10
 20-bit adder                                          : 1
 3-bit adder                                           : 5
 3-bit subtractor                                      : 4
 32-bit adder                                          : 21
 32-bit subtractor                                     : 1
 4-bit adder                                           : 9
 4-bit subtractor                                      : 8
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 2
 8-bit adder                                           : 3
# Adder Trees                                          : 1
 19-bit / 4-inputs adder tree                          : 1
# Counters                                             : 22
 12-bit up counter                                     : 2
 16-bit up counter                                     : 8
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 6
 4-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Accumulators                                         : 1
 4-bit down loadable accumulator                       : 1
# Registers                                            : 4603
 Flip-Flops                                            : 4603
# Comparators                                          : 44
 14-bit comparator not equal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 5
 17-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 3
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 9
 4-bit comparator greater                              : 2
 8-bit comparator equal                                : 9
 8-bit comparator greater                              : 1
# Multiplexers                                         : 713
 1-bit 10-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 413
 1-bit 20-to-1 multiplexer                             : 16
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 12
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 23
 2-bit 2-to-1 multiplexer                              : 9
 20-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 23
 32-bit 2-to-1 multiplexer                             : 101
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 23
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 49
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 6-to-1 multiplexer                              : 4
# FSMs                                                 : 31
# Xors                                                 : 209
 1-bit xor2                                            : 155
 1-bit xor3                                            : 26
 1-bit xor4                                            : 20
 1-bit xor5                                            : 6
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r_txData_0> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_1> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_2> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_3> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_4> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_6> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_7> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_8> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_9> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_10> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_11> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_12> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_13> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_15> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxSrcMac_0_7> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_0_6> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_0_5> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_0_4> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_0_3> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_0_2> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_0_1> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_1_7> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_1_6> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_1_5> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_1_4> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_1_3> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_1_2> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_3_7> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_3_5> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_3_3> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_3_0> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_4_7> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_4_5> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_4_4> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_4_3> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_4_1> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ethTxSrcMac_4_0> has a constant value of 0 in block <EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderMac_0_4> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_0_5> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_0_6> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_0_7> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_0> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_2> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_3> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_4> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_5> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_6> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_7> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_8> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_9> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_10> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_11> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_12> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_13> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_14> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txOp_15> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_3_0> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_3_3> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_3_5> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_3_7> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_4_0> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_4_1> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_4_3> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_4_4> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_4_5> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_4_7> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_1_2> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_1_3> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_1_4> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_1_5> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_1_6> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_1_7> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_0_1> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_0_2> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txSenderMac_0_3> has a constant value of 0 in block <ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_21> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_20> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_19> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_18> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_17> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_30> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_26> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_25> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_24> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_23> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_22> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_21> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_20> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_19> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_18> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1Checksum_17> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_30> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_30> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_26> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_25> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_24> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_23> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_22> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_21> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_20> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_19> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_18> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header4Checksum_17> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_30> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_26> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_25> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_24> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_23> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header3Checksum_22> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_17> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_16> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_15> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_14> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_13> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_12> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_11> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_10> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_8> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_25> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_23> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_22> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_21> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_20> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_19> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_18> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_17> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0_16> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1_15> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header1_14> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_26> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_25> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_24> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_23> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_22> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_21> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_20> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_19> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_18> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header0Checksum_17> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_30> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_26> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_25> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_24> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_23> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_22> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_21> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_20> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_19> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2Checksum_18> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipProtocol_1> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_2> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_3> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_5> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_6> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_7> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_ipDataValid> (without init value) has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rEth_udpReq> (without init value) has a constant value of 0 in block <UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipProtocol_1> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_2> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_3> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_5> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_6> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipProtocol_7> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_ipDataValid> (without init value) has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dc_id_31> has a constant value of 0 in block <CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_ethTxSrcMac_4_2> in Unit <EthFrameTx> is equivalent to the following 8 FFs/Latches, which will be removed : <r_ethTxSrcMac_4_6> <r_ethTxSrcMac_3_1> <r_ethTxSrcMac_3_2> <r_ethTxSrcMac_3_4> <r_ethTxSrcMac_3_6> <r_ethTxSrcMac_1_0> <r_ethTxSrcMac_1_1> <r_ethTxSrcMac_0_0> 
INFO:Xst:2261 - The FF/Latch <r_txSenderMac_3_1> in Unit <ArpResponder> is equivalent to the following 9 FFs/Latches, which will be removed : <r_txSenderMac_3_2> <r_txSenderMac_3_4> <r_txSenderMac_3_6> <r_txSenderMac_4_2> <r_txSenderMac_4_6> <r_txSenderMac_1_0> <r_txSenderMac_1_1> <r_txSenderMac_0_0> <r_txOp_1> 
INFO:Xst:2261 - The FF/Latch <r_header0_24> in Unit <IPv4Tx> is equivalent to the following 3 FFs/Latches, which will be removed : <r_header0_26> <r_header0_30> <r_header2Checksum_9> 
INFO:Xst:2261 - The FF/Latch <r_ipProtocol_0> in Unit <UdpTxFragmenter_1> is equivalent to the following FF/Latch, which will be removed : <r_ipProtocol_4> 
INFO:Xst:2261 - The FF/Latch <r_ipProtocol_0> in Unit <UdpTxFragmenter_2> is equivalent to the following FF/Latch, which will be removed : <r_ipProtocol_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/FSM_16> on signal <r_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 sync_s | 00
 high_s | 01
 low_s  | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/FSM_17> on signal <r_syncState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s_los | 00
 s_cd  | 01
 s_sa  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/FSM_18> on signal <r_autoNegState[1:3]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 s_idle            | 000
 s_autoneg_restart | 001
 s_ability_detect  | 010
 s_ack_detect      | 011
 s_complete_ack    | 100
 s_first_idle      | unreached
 s_idle_detect     | 101
 s_link_up         | 110
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/FSM_5> on signal <r_state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_idle       | 000
 s_preamble   | 001
 s_frame_data | 010
 s_wait_crc   | 011
 s_check_crc  | 100
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/FSM_6> on signal <r_state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle_s      | 000
 dst_mac_s   | 001
 src_mac_s   | 010
 ethertype_s | 011
 buffer_s    | 100
 dump_s      | 101
 done_s      | unreached
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_ArpPacketRx/FSM_7> on signal <r_state[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_s  | 0000
 htype_s | 0001
 ptype_s | 0010
 hlen_s  | 0011
 plen_s  | 0100
 oper_s  | 0101
 sha_s   | 0110
 spa_s   | 0111
 tha_s   | 1000
 tpa_s   | 1001
 dump_s  | 1010
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/FSM_3> on signal <r_state[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_s  | 0000
 htype_s | 0001
 ptype_s | 0010
 hlen_s  | 0011
 plen_s  | 0100
 oper_s  | 0101
 sha_s   | 0110
 spa_s   | 0111
 tha_s   | 1000
 tpa_s   | 1001
 wait_s  | 1010
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpIpArbiter/FSM_4> on signal <r_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle_s       | 00
 wait_arp_s   | 11
 wait_ip_s    | 01
 finish_arp_s | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/FSM_1> on signal <r_state[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 s_idle            | 0000
 s_spd             | 0001
 s_preamble        | 0010
 s_sof             | 0011
 s_frame_data      | 0100
 s_pad             | 0101
 s_fcs_0           | 0110
 s_fcs_1           | 0111
 s_fcs_2           | 1000
 s_fcs_3           | 1001
 s_epd             | 1010
 s_car             | 1011
 s_interpacket_gap | 1100
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/FSM_0> on signal <r_wrState[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 s_wait_ready     | 00
 s_write          | 01
 s_wait_not_ready | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/FSM_2> on signal <r_state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle_s      | 000
 dest_mac_s  | 001
 src_mac_s   | 010
 ethertype_s | 011
 data_s      | 100
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_ArpResponder/FSM_8> on signal <r_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle_s     | 00
 check_ip_s | 01
 respond_s  | 10
 wait_s     | 11
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/FSM_9> on signal <r_state[1:4]> with user encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/FSM_9> on signal <r_state[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle_s          | 0000
 header_prep_0_s | 0001
 header_prep_1_s | 0010
 header_prep_2_s | 0011
 header_prep_3_s | 0100
 header_0_s      | 0101
 header_1_s      | 0110
 header_2_s      | 0111
 header_3_s      | 1000
 header_4_s      | 1001
 payload_s       | 1010
 pause_s         | 1011
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/FSM_10> on signal <r_state[1:3]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle_s                 | 000
 check_size_s           | 001
 send_mtu_pause_s       | 010
 send_mtu_s             | 011
 send_remainder_pause_s | 100
 send_remainder_s       | 101
 wait_s                 | 110
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/FSM_11> on signal <rEth_state[1:2]> with gray encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/FSM_11> on signal <rEth_state[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 wait_packet_s | 00
 header_0_s    | 01
 header_1_s    | 11
 read_data_s   | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/FSM_12> on signal <r_state[1:3]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle_s                 | 000
 check_size_s           | 001
 send_mtu_pause_s       | 010
 send_mtu_s             | 011
 send_remainder_pause_s | 100
 send_remainder_s       | 101
 wait_s                 | 110
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/FSM_13> on signal <r_state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle_s           | 000
 header_1_s       | 001
 header_2_s       | 010
 header_3_s       | 011
 header_4_s       | 100
 header_options_s | 101
 payload_s        | 110
 dump_s           | 111
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/FSM_14> on signal <r_state[1:2]> with user encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/FSM_14> on signal <r_state[1:2]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle_and_header_0_s | 00
 header_1_s          | 01
 payload_s           | 10
 dump_s              | 11
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/FSM_15> on signal <r_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 sync_s | 00
 high_s | 01
 low_s  | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/FSM_20> on signal <r_state[1:2]> with gray encoding.
Optimizing FSM <DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/FSM_20> on signal <r_state[1:2]> with gray encoding.
Optimizing FSM <DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/FSM_20> on signal <r_state[1:2]> with gray encoding.
Optimizing FSM <DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/FSM_20> on signal <r_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 reset_s     | 00
 read_word_s | 01
 bitslip_s   | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DC_communication/Gen_QBLink[3].DC_Interface/U_ByteLink/FSM_21> on signal <r_state[1:2]> with user encoding.
Optimizing FSM <DC_communication/Gen_QBLink[2].DC_Interface/U_ByteLink/FSM_21> on signal <r_state[1:2]> with user encoding.
Optimizing FSM <DC_communication/Gen_QBLink[1].DC_Interface/U_ByteLink/FSM_21> on signal <r_state[1:2]> with user encoding.
Optimizing FSM <DC_communication/Gen_QBLink[0].DC_Interface/U_ByteLink/FSM_21> on signal <r_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 reset_s    | 00
 training_s | 01
 locked_s   | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_CommandInterpreter/FSM_19> on signal <r_state[1:5]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle_s             | 00000
 packet_size_s      | 00001
 packet_type_s      | 00010
 command_target_s   | 00011
 command_id_s       | 00100
 command_type_s     | 00101
 command_data_s     | 00110
 command_checksum_s | 00111
 ping_s             | 01000
 read_s             | 01001
 write_s            | 01010
 read_response_s    | 01011
 write_response_s   | 01100
 ping_response_s    | 01101
 err_response_s     | 01110
 check_more_s       | 01111
 packet_checksum_s  | 10000
 dump_s             | 10001
 sendtrig_s         | unreached
--------------------------------
WARNING:Xst:1293 - FF/Latch <r_header2_24> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2_26> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2_27> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2_28> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2_29> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2_30> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_header2_31> has a constant value of 0 in block <IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_mtuCount_0> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_mtuCount_1> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_0> has a constant value of 0 in block <UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rUser_payloadBytes_1> has a constant value of 0 in block <UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_mtuCount_0> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_mtuCount_1> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipChecksum_18> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_19> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_20> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_21> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_22> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_23> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_24> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_25> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_26> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_27> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_28> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_29> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_30> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipChecksum_31> has a constant value of 0 in block <IPv4Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t_state_0> has a constant value of 0 in block <CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t_state_2> has a constant value of 0 in block <CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t_state_3> has a constant value of 0 in block <CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_header0_0> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_0> 
INFO:Xst:2261 - The FF/Latch <r_header0_1> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_1> 
INFO:Xst:2261 - The FF/Latch <r_header0_2> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_2> 
INFO:Xst:2261 - The FF/Latch <r_header0_3> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_3> 
INFO:Xst:2261 - The FF/Latch <r_header0_4> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_4> 
INFO:Xst:2261 - The FF/Latch <r_header0_5> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_5> 
INFO:Xst:2261 - The FF/Latch <r_header0_6> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_6> 
INFO:Xst:2261 - The FF/Latch <r_header0_7> in Unit <IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header0Checksum_7> 
INFO:Xst:2261 - The FF/Latch <r_phyTxData_valid> in Unit <Eth1000BaseX8To16Mux> is equivalent to the following FF/Latch, which will be removed : <r_state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <r_command_20> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_4> 
INFO:Xst:2261 - The FF/Latch <r_command_15> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_15> 
INFO:Xst:2261 - The FF/Latch <r_command_27> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_11> 
INFO:Xst:2261 - The FF/Latch <r_command_18> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_2> 
INFO:Xst:2261 - The FF/Latch <r_command_13> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_13> 
INFO:Xst:2261 - The FF/Latch <r_command_16> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_0> 
INFO:Xst:2261 - The FF/Latch <r_command_11> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_11> 
INFO:Xst:2261 - The FF/Latch <r_command_8> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_8> 
INFO:Xst:2261 - The FF/Latch <r_command_6> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_6> 
INFO:Xst:2261 - The FF/Latch <r_command_25> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_9> 
INFO:Xst:2261 - The FF/Latch <r_command_4> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_4> 
INFO:Xst:2261 - The FF/Latch <r_command_23> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_7> 
INFO:Xst:2261 - The FF/Latch <r_command_2> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_2> 
INFO:Xst:2261 - The FF/Latch <r_command_30> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_14> 
INFO:Xst:2261 - The FF/Latch <r_command_21> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_5> 
INFO:Xst:2261 - The FF/Latch <r_command_0> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_0> 
INFO:Xst:2261 - The FF/Latch <r_command_28> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_12> 
INFO:Xst:2261 - The FF/Latch <r_command_19> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_3> 
INFO:Xst:2261 - The FF/Latch <r_command_14> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_14> 
INFO:Xst:2261 - The FF/Latch <r_command_26> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_10> 
INFO:Xst:2261 - The FF/Latch <r_command_17> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_1> 
INFO:Xst:2261 - The FF/Latch <r_command_12> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_12> 
INFO:Xst:2261 - The FF/Latch <r_command_9> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_9> 
INFO:Xst:2261 - The FF/Latch <r_command_10> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_10> 
INFO:Xst:2261 - The FF/Latch <r_command_7> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_7> 
INFO:Xst:2261 - The FF/Latch <r_command_5> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_5> 
INFO:Xst:2261 - The FF/Latch <r_command_31> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_15> 
INFO:Xst:2261 - The FF/Latch <r_command_24> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_8> 
INFO:Xst:2261 - The FF/Latch <r_command_3> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_3> 
INFO:Xst:2261 - The FF/Latch <r_command_22> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_6> 
INFO:Xst:2261 - The FF/Latch <r_command_1> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regAddr_1> 
INFO:Xst:2261 - The FF/Latch <r_command_29> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <r_regWrData_13> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    QB_WrEn_0 in unit <CommandInterpreter>
    QB_WrEn_1 in unit <CommandInterpreter>
    QB_WrEn_2 in unit <CommandInterpreter>
    QB_WrEn_3 in unit <CommandInterpreter>


Optimizing unit <GtpS6Tile> ...

Optimizing unit <SyncBit_1> ...

Optimizing unit <SyncBit> ...

Optimizing unit <SyncBit_2> ...

Optimizing unit <clk_Div> ...

Optimizing unit <SCRODQB_Top> ...

Optimizing unit <IO_Buffers> ...

Optimizing unit <S6EthTop> ...

Optimizing unit <Eth1000BaseXCore> ...

Optimizing unit <Eth1000BaseX16To8Mux> ...

Optimizing unit <Eth1000BaseXRxSync> ...

Optimizing unit <Eth1000BaseXAutoNeg> ...

Optimizing unit <Eth1000BaseXAbilityMatch> ...

Optimizing unit <EthCore> ...

Optimizing unit <EthRx> ...

Optimizing unit <Eth1000BaseXMacRx> ...

Optimizing unit <Crc32> ...

Optimizing unit <EthFrameRx> ...

Optimizing unit <ArpPacketRx> ...

Optimizing unit <EthTx> ...

Optimizing unit <ArpPacketTx> ...

Optimizing unit <ArpIpArbiter> ...

Optimizing unit <Eth1000BaseXMacTx> ...

Optimizing unit <EthFrameTx> ...

Optimizing unit <ArpResponder> ...

Optimizing unit <IpV4Arbiter> ...
WARNING:Xst:1293 - FF/Latch <r_channel_1> has a constant value of 0 in block <IpV4Arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_channel_2> has a constant value of 0 in block <IpV4Arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_channel_3> has a constant value of 0 in block <IpV4Arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_channel_1> has a constant value of 0 in block <IpV4Arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_channel_2> has a constant value of 0 in block <IpV4Arbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_channel_3> has a constant value of 0 in block <IpV4Arbiter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <IPv4Tx> ...

Optimizing unit <UdpTxFragmenter_1> ...
WARNING:Xst:1293 - FF/Latch <r_ipPacketLength_12> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_13> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_14> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_15> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipPacketLength_11> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipPacketLength_12> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_13> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_14> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_15> has a constant value of 0 in block <UdpTxFragmenter_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UdpBufferTx> ...

Optimizing unit <UdpTxFragmenter_2> ...
WARNING:Xst:1293 - FF/Latch <r_ipPacketLength_12> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_13> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_14> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_15> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipPacketLength_11> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipPacketLength_12> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_13> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_14> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_ipPacketLength_15> has a constant value of 0 in block <UdpTxFragmenter_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <IPv4Rx> ...

Optimizing unit <UdpBufferRx> ...

Optimizing unit <Eth1000BaseX8To16Mux> ...

Optimizing unit <GtpS6> ...

Optimizing unit <InitRst> ...

Optimizing unit <DC_Comm> ...

Optimizing unit <QBlink> ...

Optimizing unit <clockgen_bytelink> ...

Optimizing unit <S6SerialInterfaceOut> ...

Optimizing unit <S6SerialInterfaceIn> ...

Optimizing unit <ByteLink> ...

Optimizing unit <Encode8b10b> ...

Optimizing unit <Decode8b10b> ...

Optimizing unit <CommandInterpreter> ...
INFO:Xst:2261 - The FF/Latch <t_state_1> in Unit <CommandInterpreter> is equivalent to the following FF/Latch, which will be removed : <t_state_4> 
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_4> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_15> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_14> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_11> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_5> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_3> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_sizeWrEn> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_7> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_6> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_7> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_6> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_4> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_6> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_4> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_0> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_9> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_5> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_4> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_16> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_15> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_7> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_6> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_5> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_3> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_29> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_28> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_27> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_26> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_2> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rEth_udpSrcPort_0> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_23> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_22> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_21> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_19> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_18> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_17> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_16> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_11> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_10> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_12> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_11> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_10> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_9> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_8> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_7> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_6> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_5> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_4> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_3> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_2> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_1> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_0> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_state> (without init value) has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_syncRst> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_15> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_14> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_13> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_12> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_31> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_30> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_29> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_28> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_27> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_26> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_25> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_24> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_23> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_22> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_21> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_20> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_19> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_18> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_17> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_16> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_15> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_14> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_13> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_0> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_5> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_3_0> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_15> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_14> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_13> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_12> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_11> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_5> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_3> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_2> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_1> has a constant value of 0 in block <G_Rx[0].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_11> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_5> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myUdpPort_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_7> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_6> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_0_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_7> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_6> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_5> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_4> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_3> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_2> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_1_1> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_myIpAddr_2_6> has a constant value of 0 in block <G_Rx[1].U_UdpBufferRx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_15> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_14> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_13> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_12> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_11> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_10> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_9> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_8> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_op_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_15> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_14> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_13> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_12> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_10> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_9> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_8> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_7> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_6> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_5> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_4> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_3> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ethTxEtherType_0> has a constant value of 0 in block <U_EthFrameTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_2> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_1> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_0> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_5_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_3_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_2> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_1> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_0> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_1_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_2_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_0_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderMac_4_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_1> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_15> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_14> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_11> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_23> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_22> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_21> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_19> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_18> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2_17> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_16> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_10> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_9> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_6> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_25> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_24> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_22> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_20> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_18> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_17> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_16> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_15> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_14> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_13> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_12> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_11> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_10> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_9> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_7> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_6> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_4> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_3> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_2> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_20> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_18> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_17> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_16> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_10> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_9> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_7> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_6> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_0> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3Checksum_0> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_16> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header0Checksum_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_7> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_6> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_2> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header2Checksum_1> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_29> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_28> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_27> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_26> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_25> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_24> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_header3_22> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phyTxData_valid> of sequential type is unconnected in block <U_Eth1000BaseXCore>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_dispErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_dispErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_decErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_decErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_dispErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_dispErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_decErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_decErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_badCrcCount_0> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_1> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_2> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_3> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_4> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_5> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_6> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_7> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_8> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_9> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_10> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_11> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_12> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_13> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_14> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_15> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_0> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_1> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_2> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_3> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_4> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_5> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_6> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_5_7> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_0> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_1> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_2> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_3> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_4> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_5> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_6> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_2_7> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_0> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_1> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_2> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_3> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_4> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_5> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_6> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_4_7> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_0> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_1> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_2> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_3> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_4> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_5> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_6> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_3_7> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_0> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_1> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_2> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_3> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_4> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_5> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_6> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_1_7> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_0> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_1> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_2> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_3> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_4> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_5> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_6> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_targetMac_0_7> of sequential type is unconnected in block <U_ArpPacketRx>.
WARNING:Xst:2677 - Node <r_udpAck> of sequential type is unconnected in block <G_UdpTxInstance[1].U_UdpTxFragmenter>.
WARNING:Xst:2677 - Node <r_udpAck> of sequential type is unconnected in block <G_UdpTxInstance[0].U_UdpTxFragmenter>.
WARNING:Xst:2677 - Node <r_packetLength_0> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_1> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_2> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_3> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_4> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_5> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_6> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_7> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_8> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_9> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_10> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_11> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_12> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_13> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_14> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetLength_15> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_0> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_1> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_2> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_3> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_4> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_5> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_6> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_7> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_8> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_9> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_10> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_11> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_12> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_13> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_14> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_packetId_15> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_0> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_1> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_2> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_3> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_4> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_5> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_6> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipTimeToLive_7> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipMoreFragments> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_0> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_1> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_2> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_3> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_4> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_5> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_6> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_7> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_8> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_9> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_10> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_11> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_ipFragOffset_12> of sequential type is unconnected in block <U_IPv4Rx>.
WARNING:Xst:2677 - Node <r_udpLength_0> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_1> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_2> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_3> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_4> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_5> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_6> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_7> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_8> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_9> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_10> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_11> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_12> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_13> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_14> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_15> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_0> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_1> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_2> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_3> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_4> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_5> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_6> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_7> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_8> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_9> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_10> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_11> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_12> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_13> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_14> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_15> of sequential type is unconnected in block <G_Rx[0].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_0> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_1> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_2> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_3> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_4> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_5> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_6> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_7> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_8> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_9> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_10> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_11> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_12> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_13> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_14> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpLength_15> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_0> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_1> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_2> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_3> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_4> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_5> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_6> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_7> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_8> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_9> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_10> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_11> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_12> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_13> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_14> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:2677 - Node <r_udpChecksum_15> of sequential type is unconnected in block <G_Rx[1].U_UdpBufferRx>.
WARNING:Xst:1293 - FF/Latch <rUser_state> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_2> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_3> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_4> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_5> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_6> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_7> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_8> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_9> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_10> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_11> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_12> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_13> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_14> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rUser_payloadBytes_15> has a constant value of 0 in block <G_UdpTxInstance[0].U_UdpBufferTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ackCount_2> has a constant value of 0 in block <U_AbMatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_abCount_2> has a constant value of 0 in block <U_AbMatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_idleCount_2> has a constant value of 0 in block <U_AbMatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_useI1> has a constant value of 0 in block <U_AutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_6> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_7> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_8> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_9> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_10> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_11> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_12> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_13> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_14> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_15> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_4> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_5> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_6> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_7> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_0_7> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_0_6> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_0_3> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_0_1> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_2_6> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_2_4> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_2_2> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_2_1> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_2_0> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_3_5> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_3_4> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_3_3> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_3_2> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_3_1> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_3_0> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_7> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_6> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_5> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_4> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_3> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_2> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txSenderIp_1_1> has a constant value of 0 in block <U_ArpResponder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_19> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_20> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_21> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_22> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_23> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_24> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_25> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_26> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_27> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_28> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_29> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_30> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_31> has a constant value of 0 in block <G_UdpTxInstance[0].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_19> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_20> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_21> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_22> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_23> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_24> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_25> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_26> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_27> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_28> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_29> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_30> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ipCheckSum32_31> has a constant value of 0 in block <G_UdpTxInstance[1].U_IPv4Tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_0_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_0_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_0_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_0_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_2_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_2_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_2_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_2_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_2_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_3_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_3_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_3_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_3_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_3_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_3_0> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_7> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_6> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_5> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_4> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_3> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_2> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_senderIp_1_1> has a constant value of 0 in block <U_ArpPacketTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clockDomainCrossingReg_0> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clockDomainCrossingReg_0> has a constant value of 0 in block <U_RstSync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_31> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_30> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_29> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_28> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_27> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_26> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_25> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_24> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_23> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_22> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_21> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_20> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_19> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_18> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_17> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_16> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_15> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_14> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_13> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_12> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_11> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_10> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_9> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_8> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_7> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_6> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_5> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_3> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_2> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_8> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_9> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_10> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_11> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_12> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_13> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_14> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_15> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_31> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_30> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_29> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_28> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_27> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_26> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_25> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_24> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_23> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_22> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_21> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_20> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_19> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_18> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_17> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_16> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_15> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_14> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_13> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_12> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_11> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_10> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_9> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_8> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_7> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_31> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_30> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_29> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_28> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_27> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_26> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_25> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_24> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_23> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_22> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_21> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_20> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_19> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_18> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_17> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_16> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_15> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_14> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_13> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_12> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_11> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_10> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_9> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_8> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_7> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_6> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_5> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_3> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_2> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_8> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_9> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_10> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_11> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_12> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_13> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_14> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_15> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_31> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_30> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_29> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_28> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_27> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_26> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_25> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_24> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_23> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_22> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_21> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_20> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_19> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_18> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_17> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_16> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_15> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_14> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_13> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_12> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_11> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_10> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_9> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_8> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_7> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_31> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_30> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_29> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_28> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_27> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_26> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_25> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_24> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_23> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_22> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_21> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_20> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_19> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_18> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_17> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_16> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_15> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_14> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_13> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_12> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_11> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_10> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_9> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_8> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_7> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_6> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_5> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_3> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_2> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_8> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_9> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_10> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_11> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_12> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_13> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_14> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_15> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_31> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_30> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_29> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_28> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_27> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_26> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_25> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_24> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_23> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_22> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_21> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_20> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_19> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_18> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_17> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_16> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_15> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_14> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_13> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_12> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_11> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_10> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_9> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_8> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_7> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_31> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_30> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_29> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_28> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_27> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_26> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_25> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_24> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_23> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_22> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_21> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_20> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_19> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_18> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_17> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_16> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_15> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_14> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_13> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_12> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_11> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_10> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_9> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_8> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_7> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_6> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_5> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_3> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_2> has a constant value of 0 in block <U_ClockGenByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_8> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_9> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_10> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_11> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_12> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_13> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_14> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_15> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_31> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_30> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_29> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_28> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_27> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_26> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_25> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_24> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_23> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_22> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_21> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_20> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_19> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_18> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_17> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_16> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_15> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_14> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_13> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_12> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_11> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_10> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_9> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_8> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_7> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t_wordOutCnt_3> has a constant value of 0 in block <U_CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t_wordOutCnt_4> has a constant value of 0 in block <U_CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t_wordOutCnt_5> has a constant value of 0 in block <U_CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t_wordOutCnt_6> has a constant value of 0 in block <U_CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t_wordOutCnt_7> has a constant value of 0 in block <U_CommandInterpreter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_txSenderIp_0_0> in Unit <U_ArpResponder> is equivalent to the following FF/Latch, which will be removed : <r_txSenderIp_0_5> 
INFO:Xst:2261 - The FF/Latch <r_txSenderIp_0_2> in Unit <U_ArpResponder> is equivalent to the following FF/Latch, which will be removed : <r_txSenderIp_0_4> 
INFO:Xst:2261 - The FF/Latch <r_txSenderMac_3_1> in Unit <U_ArpResponder> is equivalent to the following 6 FFs/Latches, which will be removed : <r_txSenderIp_1_0> <r_txSenderIp_3_6> <r_txSenderIp_3_7> <r_txSenderIp_2_3> <r_txSenderIp_2_5> <r_txSenderIp_2_7> 
INFO:Xst:2261 - The FF/Latch <r_header2Checksum_0> in Unit <G_UdpTxInstance[0].U_IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header2_16> 
INFO:Xst:2261 - The FF/Latch <r_header2Checksum_4> in Unit <G_UdpTxInstance[0].U_IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header2_20> 
INFO:Xst:2261 - The FF/Latch <r_header0_24> in Unit <G_UdpTxInstance[0].U_IPv4Tx> is equivalent to the following 10 FFs/Latches, which will be removed : <r_header0Checksum_14> <r_header3Checksum_2> <r_header3Checksum_3> <r_header3Checksum_4> <r_header3Checksum_5> <r_header3Checksum_7> <r_header3Checksum_8> <r_header3Checksum_14> <r_header3Checksum_15> <r_header2_25> 
INFO:Xst:2261 - The FF/Latch <r_header2Checksum_0> in Unit <G_UdpTxInstance[1].U_IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header2_16> 
INFO:Xst:2261 - The FF/Latch <r_header2Checksum_4> in Unit <G_UdpTxInstance[1].U_IPv4Tx> is equivalent to the following FF/Latch, which will be removed : <r_header2_20> 
INFO:Xst:2261 - The FF/Latch <r_header0_24> in Unit <G_UdpTxInstance[1].U_IPv4Tx> is equivalent to the following 9 FFs/Latches, which will be removed : <r_header0Checksum_14> <r_header3Checksum_0> <r_header3Checksum_3> <r_header3Checksum_6> <r_header3Checksum_7> <r_header3Checksum_8> <r_header3Checksum_14> <r_header3Checksum_15> <r_header2_25> 
INFO:Xst:2261 - The FF/Latch <rEth_udpLength_0> in Unit <G_UdpTxInstance[0].U_UdpBufferTx> is equivalent to the following FF/Latch, which will be removed : <rEth_bytesLeft_0> 
INFO:Xst:2261 - The FF/Latch <rEth_udpLength_1> in Unit <G_UdpTxInstance[0].U_UdpBufferTx> is equivalent to the following FF/Latch, which will be removed : <rEth_bytesLeft_1> 
INFO:Xst:2261 - The FF/Latch <rEth_udpLength_0> in Unit <G_UdpTxInstance[1].U_UdpBufferTx> is equivalent to the following FF/Latch, which will be removed : <rEth_bytesLeft_0> 
INFO:Xst:2261 - The FF/Latch <rEth_udpLength_1> in Unit <G_UdpTxInstance[1].U_UdpBufferTx> is equivalent to the following FF/Latch, which will be removed : <rEth_bytesLeft_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SCRODQB_Top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_FifoDist8x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Udp64KFifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_Udp64KFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpSizeFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpSizeFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_UdpRxAxiFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_UdpRxAxiFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3699
 Flip-Flops                                            : 3699

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SCRODQB_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9947
#      GND                         : 97
#      INV                         : 358
#      LUT1                        : 584
#      LUT2                        : 1360
#      LUT3                        : 1011
#      LUT4                        : 1097
#      LUT5                        : 743
#      LUT6                        : 1838
#      MUXCY                       : 1487
#      MUXF7                       : 105
#      VCC                         : 49
#      XORCY                       : 1218
# FlipFlops/Latches                : 6696
#      FD                          : 374
#      FDC                         : 1403
#      FDCE                        : 738
#      FDE                         : 522
#      FDP                         : 365
#      FDPE                        : 64
#      FDR                         : 604
#      FDRE                        : 2546
#      FDS                         : 1
#      FDSE                        : 18
#      IDDR2                       : 4
#      LD                          : 49
#      ODDR2                       : 8
# RAMS                             : 94
#      RAM32M                      : 6
#      RAM64M                      : 3
#      RAMB16BWER                  : 74
#      RAMB8BWER                   : 11
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 27
#      BUFIO2                      : 1
#      IBUF                        : 2
#      IBUFDS                      : 5
#      OBUF                        : 3
#      OBUFDS                      : 16
# DCMs                             : 6
#      DCM_SP                      : 6
# GigabitIOs                       : 1
#      GTPA1_DUAL                  : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            6696  out of  184304     3%  
 Number of Slice LUTs:                 7027  out of  92152     7%  
    Number used as Logic:              6991  out of  92152     7%  
    Number used as Memory:               36  out of  21680     0%  
       Number used as RAM:               36

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11008
   Number with an unused Flip Flop:    4312  out of  11008    39%  
   Number with an unused LUT:          3981  out of  11008    36%  
   Number of fully used LUT-FF pairs:  2715  out of  11008    24%  
   Number of unique control sets:       615

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  37  out of    396     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               80  out of    268    29%  
    Number using Block RAM only:         80
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                                                                     | Clock buffer(FF name)                                  | Load  |
-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                 | DCM_SP:CLK0+DCM_SP:CLKFX+DCM_SP:CLKFX                  | 4778  |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                 | DCM_SP:CLK0+DCM_SP:CLKFX                               | 1717  |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                 | DCM_SP:CLKDV                                           | 254   |
U_S6EthTop/txDisable                                                                                             | NONE(U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0)| 12    |
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o(U_CommandInterpreter/Mmux_r_state[4]_GND_288_o_Mux_407_o1:O) | NONE(*)(U_CommandInterpreter/dc_id_6)                  | 8     |
U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o(U_CommandInterpreter/Mmux_r_state[4]_GND_287_o_Mux_405_o11:O)| NONE(*)(U_CommandInterpreter/loadQB)                   | 1     |
U_CommandInterpreter/start_load                                                                                  | NONE(U_CommandInterpreter/QB_loadReg<1>_31)            | 32    |
U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o(U_CommandInterpreter/Mmux_r_state[4]_PWR_141_o_Mux_403_o11:O)| NONE(*)(U_CommandInterpreter/DC_cmdRespReq_0)          | 1     |
U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o(U_CommandInterpreter/Mmux_r_state[4]_PWR_138_o_Mux_397_o11:O)| NONE(*)(U_CommandInterpreter/DC_cmdRespReq_3)          | 1     |
U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o(U_CommandInterpreter/Mmux_r_state[4]_PWR_139_o_Mux_399_o1:O) | NONE(*)(U_CommandInterpreter/DC_cmdRespReq_2)          | 1     |
U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o(U_CommandInterpreter/Mmux_r_state[4]_PWR_140_o_Mux_401_o11:O)| NONE(*)(U_CommandInterpreter/DC_cmdRespReq_1)          | 1     |
U_CommandInterpreter/QB_WrEn_3_G(U_CommandInterpreter/QB_WrEn_3_G:O)                                             | NONE(*)(U_CommandInterpreter/QB_WrEn_3)                | 1     |
U_CommandInterpreter/QB_WrEn_2_G(U_CommandInterpreter/QB_WrEn_2_G:O)                                             | NONE(*)(U_CommandInterpreter/QB_WrEn_2)                | 1     |
U_CommandInterpreter/QB_WrEn_1_G(U_CommandInterpreter/QB_WrEn_1_G:O)                                             | NONE(*)(U_CommandInterpreter/QB_WrEn_1)                | 1     |
U_CommandInterpreter/QB_WrEn_0_G(U_CommandInterpreter/QB_WrEn_0_G:O)                                             | NONE(*)(U_CommandInterpreter/QB_WrEn_0)                | 1     |
-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.813ns (Maximum Frequency: 72.398MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 8.602ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>'
  Clock period: 13.813ns (frequency: 72.398MHz)
  Total number of paths / destination ports: 1024689 / 18766
-------------------------------------------------------------------------
Delay:               13.813ns (Levels of Logic = 20)
  Source:            DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       U_CommandInterpreter/r_errFlags_3 (FF)
  Source Clock:      U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0> rising 0.2X
  Destination Clock: U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0> rising

  Data Path: DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to U_CommandInterpreter/r_errFlags_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB30    3   1.850   1.015  ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (DOUTB<30>)
     end scope: 'DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<30>'
     end scope: 'DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32:dout<6>'
     end scope: 'DC_communication/Gen_QBLink[1].DC_Interface:localWordOut<6>'
     LUT6:I0->O            1   0.203   0.684  evnt_trig<5>1_1 (evnt_trig<5>11)
     LUT2:I0->O          361   0.203   2.077  evnt_trig<5>3 (Event_Trig)
     end scope: 'DC_communication:Event_Trig'
     begin scope: 'U_CommandInterpreter:EVNT_FLAG'
     LUT2:I1->O           40   0.205   1.406  Mmux_QB_RdEn41 (QB_RdEn<3>)
     end scope: 'U_CommandInterpreter:QB_RdEn<3>'
     begin scope: 'DC_communication:RESP_REQ<3>'
     LUT6:I5->O           15   0.205   1.086  Mmux_DC_RESPONSE1121_1 (Mmux_DC_RESPONSE1121)
     LUT6:I4->O            1   0.203   0.580  Mmux_DC_RESPONSE231 (Mmux_DC_RESPONSE23)
     LUT6:I5->O            4   0.205   0.912  Mmux_DC_RESPONSE233 (DC_RESPONSE<2>)
     end scope: 'DC_communication:DC_RESPONSE<2>'
     begin scope: 'U_CommandInterpreter:DC_RESP<2>'
     LUT6:I3->O            1   0.205   0.000  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_lut<0> (Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<0> (Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<1> (Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<2> (Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<3> (Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<4> (Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<4>)
     MUXCY:CI->O           7   0.213   0.774  Mcompar_DC_RESP[15]_r_regAddr[15]_equal_228_o_cy<5> (DC_RESP[15]_r_regAddr[15]_equal_228_o)
     LUT6:I5->O           17   0.205   1.028  _n1641_inv7 (_n1641_inv)
     LUT3:I2->O            1   0.205   0.000  r_errFlags_3_rstpot (r_errFlags_3_rstpot)
     FDR:D                     0.102          r_errFlags_3
    ----------------------------------------
    Total                     13.813ns (4.252ns logic, 9.561ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_S6EthTop/txDisable'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0 (FF)
  Destination:       U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1 (FF)
  Source Clock:      U_S6EthTop/txDisable rising
  Destination Clock: U_S6EthTop/txDisable rising

  Data Path: U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0 to U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  clockDomainCrossingReg_0 (clockDomainCrossingReg<0>)
     LUT2:I0->O            1   0.203   0.000  clockDomainCrossingReg_1_glue_set (clockDomainCrossingReg_1_glue_set)
     FD:D                      0.102          clockDomainCrossingReg_1
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o'
  Clock period: 1.602ns (frequency: 624.122MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.602ns (Levels of Logic = 1)
  Source:            U_CommandInterpreter/DC_cmdRespReq_0 (LATCH)
  Destination:       U_CommandInterpreter/DC_cmdRespReq_0 (LATCH)
  Source Clock:      U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o falling
  Destination Clock: U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o falling

  Data Path: U_CommandInterpreter/DC_cmdRespReq_0 to U_CommandInterpreter/DC_cmdRespReq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  DC_cmdRespReq_0 (DC_cmdRespReq_0)
     LUT5:I1->O            1   0.203   0.000  Mmux_r_state[4]_PWR_136_o_Mux_402_o11 (r_state[4]_PWR_136_o_Mux_402_o)
     LD:D                      0.037          DC_cmdRespReq_0
    ----------------------------------------
    Total                      1.602ns (0.738ns logic, 0.864ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o'
  Clock period: 1.602ns (frequency: 624.122MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.602ns (Levels of Logic = 1)
  Source:            U_CommandInterpreter/DC_cmdRespReq_3 (LATCH)
  Destination:       U_CommandInterpreter/DC_cmdRespReq_3 (LATCH)
  Source Clock:      U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o falling
  Destination Clock: U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o falling

  Data Path: U_CommandInterpreter/DC_cmdRespReq_3 to U_CommandInterpreter/DC_cmdRespReq_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  DC_cmdRespReq_3 (DC_cmdRespReq_3)
     LUT5:I1->O            1   0.203   0.000  Mmux_r_state[4]_PWR_136_o_Mux_396_o11 (r_state[4]_PWR_136_o_Mux_396_o)
     LD:D                      0.037          DC_cmdRespReq_3
    ----------------------------------------
    Total                      1.602ns (0.738ns logic, 0.864ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o'
  Clock period: 1.602ns (frequency: 624.122MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.602ns (Levels of Logic = 1)
  Source:            U_CommandInterpreter/DC_cmdRespReq_2 (LATCH)
  Destination:       U_CommandInterpreter/DC_cmdRespReq_2 (LATCH)
  Source Clock:      U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o falling
  Destination Clock: U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o falling

  Data Path: U_CommandInterpreter/DC_cmdRespReq_2 to U_CommandInterpreter/DC_cmdRespReq_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  DC_cmdRespReq_2 (DC_cmdRespReq_2)
     LUT5:I1->O            1   0.203   0.000  Mmux_r_state[4]_PWR_136_o_Mux_398_o11 (r_state[4]_PWR_136_o_Mux_398_o)
     LD:D                      0.037          DC_cmdRespReq_2
    ----------------------------------------
    Total                      1.602ns (0.738ns logic, 0.864ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o'
  Clock period: 1.602ns (frequency: 624.122MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.602ns (Levels of Logic = 1)
  Source:            U_CommandInterpreter/DC_cmdRespReq_1 (LATCH)
  Destination:       U_CommandInterpreter/DC_cmdRespReq_1 (LATCH)
  Source Clock:      U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o falling
  Destination Clock: U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o falling

  Data Path: U_CommandInterpreter/DC_cmdRespReq_1 to U_CommandInterpreter/DC_cmdRespReq_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.864  DC_cmdRespReq_1 (DC_cmdRespReq_1)
     LUT5:I1->O            1   0.203   0.000  Mmux_r_state[4]_PWR_136_o_Mux_400_o11 (r_state[4]_PWR_136_o_Mux_400_o)
     LD:D                      0.037          DC_cmdRespReq_1
    ----------------------------------------
    Total                      1.602ns (0.738ns logic, 0.864ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 4)
  Source:            RX_DC_P<0> (PAD)
  Destination:       DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/IDDR2_inst (FF)
  Destination Clock: U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0> rising

  Data Path: RX_DC_P<0> to DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/IDDR2_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DC_IO_BUFF:RX_P<0>'
     IBUFDS:I->O           1   1.222   0.579  Gen_buffers[0].RX_IBUF_inst (RX<0>)
     end scope: 'DC_IO_BUFF:RX<0>'
     begin scope: 'DC_communication:RX<0>'
     begin scope: 'DC_communication/Gen_QBLink[0].DC_Interface:rawSerialIn'
     begin scope: 'DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn:dataIn'
     IDDR2:D                   0.000          IDDR2_inst
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>'
  Total number of paths / destination ports: 104 / 16
-------------------------------------------------------------------------
Offset:              8.602ns (Levels of Logic = 6)
  Source:            DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       GLOBAL_EVENT_P<3> (PAD)
  Source Clock:      U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0> rising 0.2X

  Data Path: DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to GLOBAL_EVENT_P<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB30    3   1.850   1.015  ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (DOUTB<30>)
     end scope: 'DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<30>'
     end scope: 'DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32:dout<6>'
     end scope: 'DC_communication/Gen_QBLink[1].DC_Interface:localWordOut<6>'
     LUT6:I0->O            1   0.203   0.684  evnt_trig<5>1_1 (evnt_trig<5>11)
     LUT2:I0->O          361   0.203   2.076  evnt_trig<5>3 (Event_Trig)
     end scope: 'DC_communication:Event_Trig'
     begin scope: 'DC_IO_BUFF:GLOB_EVNT<3>'
     OBUFDS:I->O               2.571          Gen_PMT_trig_buf[3].PMT_trig_OBUFDS (GLOB_EVNT_P<3>)
     end scope: 'DC_IO_BUFF:GLOB_EVNT_P<3>'
    ----------------------------------------
    Total                      8.602ns (4.827ns logic, 3.775ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U_CommandInterpreter/QB_WrEn_0_G
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    5.026|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    2.354|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/QB_WrEn_1_G
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    5.026|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    2.354|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/QB_WrEn_2_G
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    2.061|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    2.109|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/QB_WrEn_3_G
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    5.026|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    2.354|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>|         |         |    6.226|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>|         |         |    5.635|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o|         |         |    3.651|         |
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    6.142|         |
U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o|         |         |    1.602|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    4.948|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o|         |         |    3.651|         |
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    6.142|         |
U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o|         |         |    1.602|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    4.948|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o|         |         |    3.651|         |
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    6.142|         |
U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o|         |         |    1.602|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    4.948|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o|         |         |    3.651|         |
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |         |    6.142|         |
U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o|         |         |    1.602|         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |         |         |    4.948|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_CommandInterpreter/start_load
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>|         |         |    1.063|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
U_CommandInterpreter/QB_WrEn_0_G                   |         |    2.934|         |         |
U_CommandInterpreter/QB_WrEn_1_G                   |         |    2.934|         |         |
U_CommandInterpreter/QB_WrEn_2_G                   |         |    2.934|         |         |
U_CommandInterpreter/QB_WrEn_3_G                   |         |    2.934|         |         |
U_CommandInterpreter/r_state[4]_GND_287_o_Mux_405_o|         |    8.729|         |         |
U_CommandInterpreter/r_state[4]_GND_288_o_Mux_407_o|         |   11.094|         |         |
U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_397_o|         |    8.998|         |         |
U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_399_o|         |    8.565|         |         |
U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_401_o|         |    8.548|         |         |
U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_403_o|         |    8.650|         |         |
U_CommandInterpreter/start_load                    |         |    1.481|         |         |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>   |   13.813|         |    1.026|         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_S6EthTop/txDisable
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
U_S6EthTop/txDisable|    1.436|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 56.07 secs
 
--> 

Total memory usage is 4629828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1524 (   0 filtered)
Number of infos    :  712 (   0 filtered)

