// Seed: 867855294
module module_0;
  assign id_1 = 1;
  supply1 id_2;
  tri id_3;
  assign id_1.id_3 = id_2;
  id_4(
      id_2
  );
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = -1;
  id_20 :
  assert property (@(id_8 or negedge 1) 1);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  wire id_21;
  wand id_22, id_23 = -1;
  tri  id_24, id_25 = id_20;
  assign id_1 = ~"";
  and primCall (
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_20,
      id_3,
      id_5,
      id_7,
      id_8,
      id_9
  );
  wire id_26;
  wire id_27 = !"";
  wand id_28 = -1;
endmodule
