<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='413' type='256'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='366' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='373' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
