#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jan 20 10:12:07 2026
# Process ID         : 277839
# Current directory  : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog
# Command line       : vivado -source open_wave.tcl
# Log file           : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/vivado.log
# Journal file       : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/vivado.jou
# Running On         : gondor
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency      : 2982.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 64919 MB
# Swap memory        : 8589 MB
# Total Virtual      : 73509 MB
# Available Virtual  : 65555 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elfo/Documents/2025.1/Vivado/data/ip'.
# open_wave_database cpu.wdb
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cpu_top/AESL_inst_cpu/AESL_inst_cpu_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cpu_top/AESL_inst_cpu/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cpu_top/AESL_inst_cpu/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32_activity
open_wave_config /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/elfo/Documents/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project riscv_viewer /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elfo/Documents/2025.1/Vivado/data/ip'.
set_property  ip_repo_paths  /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip'.
create_ip -name cpu -vendor xilinx.com -library hls -version 1.0 -module_name cpu_0
generate_target {instantiation_template} [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_0'...
generate_target all [get_files  /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'cpu_0'...
catch { config_ip_cache -export [get_ips -all cpu_0] }
export_ip_user_files -of_objects [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci]
launch_runs cpu_0_synth_1 -jobs 16
[Tue Jan 20 11:09:40 2026] Launched cpu_0_synth_1...
Run output will be captured here: /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.runs/cpu_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/modelsim} {questa=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/questa} {xcelium=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/xcelium} {vcs=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/vcs} {riviera=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.cache/compile_simlib/riviera}] -of_objects [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/ip/cpu_0/cpu_0.xci] -directory /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.ip_user_files/sim_scripts -ip_user_files_dir /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.ip_user_files -ipstatic_source_dir /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:cpu:1.0 cpu_0
endgroup
save_bd_design
Wrote  : </home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property top cpu [current_fileset]
generate_target all [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/cpu_0/ap_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/cpu_0/ap_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
make_bd_pins_external  [get_bd_pins cpu_0/ap_clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins cpu_0/ap_rst]
endgroup
save_bd_design
Wrote  : </home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cpu_0/ap_start
/cpu_0/mem_q0

Wrote  : </home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_0 .
Exporting to file /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cpu_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_cpu_0_0, cache-ID = 11e011d4a8d26bcb; cache size = 1.616 MB.
[Tue Jan 20 15:32:22 2026] Launched design_1_cpu_0_0_synth_1...
Run output will be captured here: /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.runs/design_1_cpu_0_0_synth_1/runme.log
wait_on_run design_1_cpu_0_0_synth_1
[Tue Jan 20 15:32:22 2026] Waiting for design_1_cpu_0_0_synth_1 to finish...
[Tue Jan 20 15:32:27 2026] Waiting for design_1_cpu_0_0_synth_1 to finish...
[Tue Jan 20 15:32:32 2026] Waiting for design_1_cpu_0_0_synth_1 to finish...
[Tue Jan 20 15:32:37 2026] Waiting for design_1_cpu_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_cpu_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cpu_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jan 20 15:32:23 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_cpu_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elfo/Documents/2025.1/Vivado/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_cpu_0_0, cache-ID = 11e011d4a8d26bcb.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 15:32:24 2026...
[Tue Jan 20 15:32:44 2026] design_1_cpu_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 10667.875 ; gain = 0.000 ; free physical = 37117 ; free virtual = 59874
synth_design -top cpu -part xc7z020clg400-1 -lint 
Command: synth_design -top cpu -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 394945
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10922.477 ; gain = 254.602 ; free physical = 36460 ; free virtual = 59217
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-439] module 'cpu' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10992.445 ; gain = 324.570 ; free physical = 36366 ; free virtual = 59123
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: cpu
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11098.070 ; gain = 33.590 ; free physical = 36583 ; free virtual = 59330
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-439] module 'cpu' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11190.039 ; gain = 125.559 ; free physical = 36521 ; free virtual = 59267
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
make_wrapper -files [get_files /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property top design_1_wrapper [current_fileset]
synth_design -top design_1_wrapper -part xc7z020clg400-1 -lint 
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36530 ; free virtual = 59278
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_cpu_0_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/.Xil/Vivado-277839-gondor/realtime/design_1_cpu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cpu_0_0' (1#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/.Xil/Vivado-277839-gondor/realtime/design_1_cpu_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mem_ce0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_we0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_done' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_address0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_d0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'pstrb' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7023] instance 'cpu_0' of module 'design_1_cpu_0_0' has 12 connections declared, but only 4 given [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36530 ; free virtual = 59279
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jan 20 15:35:06 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36524 ; free virtual = 59273
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top design_1_wrapper -part xc7z020clg400-1 -lint 
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36190 ; free virtual = 58940
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_cpu_0_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/.Xil/Vivado-277839-gondor/realtime/design_1_cpu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cpu_0_0' (1#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/.Xil/Vivado-277839-gondor/realtime/design_1_cpu_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mem_ce0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_we0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_done' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_address0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_d0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'pstrb' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7023] instance 'cpu_0' of module 'design_1_cpu_0_0' has 12 connections declared, but only 4 given [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36190 ; free virtual = 58940
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jan 20 15:35:13 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36187 ; free virtual = 58936
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36330 ; free virtual = 59076
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_cpu_0_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/.Xil/Vivado-277839-gondor/realtime/design_1_cpu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cpu_0_0' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/.Xil/Vivado-277839-gondor/realtime/design_1_cpu_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mem_ce0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_we0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_done' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_address0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'mem_d0' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7071] port 'pstrb' of module 'design_1_cpu_0_0' is unconnected for instance 'cpu_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
WARNING: [Synth 8-7023] instance 'cpu_0' of module 'design_1_cpu_0_0' has 12 connections declared, but only 4 given [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36340 ; free virtual = 59081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36340 ; free virtual = 59081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36340 ; free virtual = 59081
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/riscv_viewer/riscv_viewer.gen/sources_1/bd/design_1/ip/design_1_cpu_0_0/design_1_cpu_0_0.dcp' for cell 'design_1_i/cpu_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11344.090 ; gain = 0.000 ; free physical = 36506 ; free virtual = 59247
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11485.398 ; gain = 0.000 ; free physical = 36506 ; free virtual = 59250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 11727.715 ; gain = 383.625 ; free physical = 36278 ; free virtual = 59033
13 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 15:38:53 2026...
