$date
	Mon Oct 26 21:44:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_no_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % current_state [1:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
1#
0"
0!
$end
#5
b0 %
1"
#10
b1 &
0"
1$
#15
b1 %
1"
#20
b10 &
0"
0$
#25
b0 &
b10 %
1"
#30
1!
0"
1$
#35
b1 &
0!
b0 %
1"
#40
b0 &
0"
0$
#45
1"
#50
b1 &
0"
1$
#55
b1 %
1"
#60
0"
#65
1"
#70
b10 &
0"
0$
#75
b0 &
b10 %
1"
#80
1!
0"
1$
#85
0!
b1 &
b0 %
1"
#90
0"
#95
b1 %
1"
#100
0"
