
---------- Begin Simulation Statistics ----------
final_tick                                 4479406000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159656                       # Simulator instruction rate (inst/s)
host_mem_usage                                8736380                       # Number of bytes of host memory used
host_op_rate                                   302224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.52                       # Real time elapsed on the host
host_tick_rate                               82592143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003429                       # Number of seconds simulated
sim_ticks                                  3428858500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7125406                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4208589                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.218457                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.218457                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            762494                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           427331                       # number of floating regfile writes
system.switch_cpus.idleCycles                  568150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       110882                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1284650                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.870869                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2378635                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             785743                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1234837                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1704425                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1089                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       861884                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     14159455                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1592892                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       186805                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12829893                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        113057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          85593                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        128495                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        72468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        38414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          16364257                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12710677                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.565451                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           9253179                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.853485                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12759735                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18413869                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9991425                       # number of integer regfile writes
system.switch_cpus.ipc                       0.820710                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.820710                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       397300      3.05%      3.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9803960     75.32%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11821      0.09%     78.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         30768      0.24%     78.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        19673      0.15%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1882      0.01%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        11809      0.09%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        89651      0.69%     79.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         3059      0.02%     79.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        84376      0.65%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       114620      0.88%     81.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8670      0.07%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           55      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           15      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1491297     11.46%     92.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       744262      5.72%     98.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       145298      1.12%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        58135      0.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13016698                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          588103                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1155928                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       532473                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       823026                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              230917                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017740                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          182876     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              5      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           3951      1.71%     80.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              4      0.00%     80.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           2244      0.97%     81.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2514      1.09%     82.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          397      0.17%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          14177      6.14%     89.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11636      5.04%     94.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        10183      4.41%     98.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2930      1.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12262212                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31421320                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12178204                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16710375                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           14157619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          13016698                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3373296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        23368                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          682                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5069504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6289567                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.069570                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.417886                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2918740     46.41%     46.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       462446      7.35%     53.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       550043      8.75%     62.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       564889      8.98%     71.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       535959      8.52%     80.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       453642      7.21%     87.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       424763      6.75%     93.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       233805      3.72%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       145280      2.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6289567                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.898110                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        44910                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        41604                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1704425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       861884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5104289                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  6857717                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    7780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1217                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      1988110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1988110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1991394                       # number of overall hits
system.cpu.dcache.overall_hits::total         1991394                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       102322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       102392                       # number of overall misses
system.cpu.dcache.overall_misses::total        102392                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   6050668496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6050668496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   6050668496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6050668496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2090432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2090432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2093786                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2093786                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048948                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048948                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59133.602705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59133.602705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59093.176186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59093.176186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       188220                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          451                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2842                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.228008                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13744                       # number of writebacks
system.cpu.dcache.writebacks::total             13744                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        70241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        70241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32105                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1920376496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1920376496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1921745496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1921745496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015347                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015347                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.015333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59860.244257                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59860.244257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59858.137237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59858.137237                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1307911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1307911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        94413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5486212500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5486212500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1402324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1402324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58108.655588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58108.655588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        70224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1364448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1364448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56407.809335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56407.809335                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7909                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7909                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    564455996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    564455996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71368.819826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71368.819826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    555927996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    555927996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70441.966042                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70441.966042                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3284                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3284                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.020871                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020871                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.007156                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007156                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 57041.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57041.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2238715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33112                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.610383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    26.898169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   997.101831                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.026268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.973732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4219660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4219660                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1059477                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1059477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1059477                       # number of overall hits
system.cpu.icache.overall_hits::total         1059477                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        24351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        24351                       # number of overall misses
system.cpu.icache.overall_misses::total         24351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    924016999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    924016999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    924016999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    924016999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083828                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1083828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083828                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1083828                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.022468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.022468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022468                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37945.751673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37945.751673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37945.751673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37945.751673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2088                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20478                       # number of writebacks
system.cpu.icache.writebacks::total             20478                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3508                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3508                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3508                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3508                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        20843                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20843                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        20843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20843                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    750645499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    750645499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    750645499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    750645499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.019231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.019231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019231                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 36014.273329                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36014.273329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 36014.273329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36014.273329                       # average overall mshr miss latency
system.cpu.icache.replacements                  20478                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1059477                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1059477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        24351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    924016999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    924016999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1083828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.022468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37945.751673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37945.751673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3508                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3508                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        20843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    750645499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    750645499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 36014.273329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36014.273329                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           930.812565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2413889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            112.179989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   212.972439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   717.840126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.207981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.701016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.908997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2188498                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2188498                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3428858500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        13749                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        10613                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24362                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        13749                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        10613                       # number of overall hits
system.l2.overall_hits::total                   24362                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7062                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21475                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28537                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7062                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21475                       # number of overall misses
system.l2.overall_misses::total                 28537                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    573321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1760550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2333871500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    573321500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1760550000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2333871500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        20811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32088                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        20811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32088                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.339340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.669253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.539462                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.339340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.669253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.539462                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81184.013027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81981.373690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81784.052283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81184.013027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81981.373690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81784.052283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6439                       # number of writebacks
system.l2.writebacks::total                      6439                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28535                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    502670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1545743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2048413000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    502670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1545743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2048413000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.339292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.669222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.539424                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.339292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.669222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.539424                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71189.633196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71982.071342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71785.982127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71189.633196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71982.071342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71785.982127                       # average overall mshr miss latency
system.l2.replacements                          27769                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13744                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13744                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        20449                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20449                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        20449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20449                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    531762500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     531762500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.855166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78931.646133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78931.646133                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    464392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    464392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.855166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68931.646133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68931.646133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        13749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    573321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    573321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        20811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.339340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.339340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81184.013027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81184.013027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    502670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    502670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.339292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.339292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71189.633196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71189.633196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1228787500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1228787500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.608757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.608757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83375.458000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83375.458000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1081350500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1081350500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.608715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.608715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73376.569180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73376.569180                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8049.717210                       # Cycle average of tags in use
system.l2.tags.total_refs                      119265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.316510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     287.440197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.768580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       960.592435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2014.897941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4707.018057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.117260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.245959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.574587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2928                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    873107                       # Number of tag accesses
system.l2.tags.data_accesses                   873107                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000331996500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6040                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6439                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28534                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6439                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.228792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.833604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.041513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             36      9.25%      9.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           184     47.30%     56.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            77     19.79%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           54     13.88%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           19      4.88%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      2.31%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.77%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      1.03%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.51%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.503856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              296     76.09%     76.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.80%     77.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               69     17.74%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      4.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1826176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               412096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    532.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3428688500                       # Total gap between requests
system.mem_ctrls.avgGap                      98038.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       451840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1372672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       410880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 131775633.202711626887                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 400329147.440759062767                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 119829966.736743435264                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7060                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21474                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6439                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    212201000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    662205000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  81966987750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30056.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30837.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12729769.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       451840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1374336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1826176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       451840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       451840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       412096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       412096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7060                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21474                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6439                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6439                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    131775633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    400814440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        532590073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    131775633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    131775633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    120184604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       120184604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    120184604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    131775633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    400814440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       652774677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28508                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6420                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          461                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               339881000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             142540000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          874406000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11922.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30672.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21393                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4312                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   242.431611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.775598                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   280.048161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3930     42.66%     42.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2643     28.69%     71.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          797      8.65%     80.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          440      4.78%     84.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          304      3.30%     88.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          198      2.15%     90.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          132      1.43%     91.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          107      1.16%     92.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          661      7.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1824512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             410880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              532.104781                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              119.829967                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33657960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        17866860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      107421300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17701020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 270441600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1376723850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    157272000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1981084590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   577.767963                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    395937250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    114400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2918521250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32194260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17092680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       96125820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15811380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 270441600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1241291850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    271272480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1944230070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   567.019628                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    693208250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    114400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2621250250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6439                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20158                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6737                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21797                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2238272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2238272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2238272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28534                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87425000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          151743750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1776465                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1242690                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        95793                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       755135                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          699042                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     92.571792                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          109999                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          132                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       216303                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        73998                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       142305                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        13249                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      3346428                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        83878                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5816573                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.854383                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.676680                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3077111     52.90%     52.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       624809     10.74%     63.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       418847      7.20%     70.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       566254      9.74%     80.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       164107      2.82%     83.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       168769      2.90%     86.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        89188      1.53%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        70417      1.21%     89.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       637071     10.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5816573                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       637071                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1387982                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2576971                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1914436                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        324573                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          85593                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       659835                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         13318                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       15197543                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         55892                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             1590111                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              786464                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3086                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1271                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1557268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                8177806                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1776465                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       883039                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4624460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          197058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1112                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         7881                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           35                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          282                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1083830                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         31387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6289567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.552393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.404692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3744204     59.53%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           104046      1.65%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           125797      2.00%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           127857      2.03%     65.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           298756      4.75%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           170388      2.71%     72.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           156566      2.49%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           167746      2.67%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1394207     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6289567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.259046                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.192497                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1085102                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  2647                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              180755                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          413543                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1347                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         174443                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2525                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2303                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4479406000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          85593                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1539795                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1650711                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        17266                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2071610                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        924574                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       14824479                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         11620                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         377454                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          26553                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         466718                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           69                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     17170651                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            37877391                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         22109892                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            937418                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          4505670                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1029                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1026                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1297427                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 19297081                       # The number of ROB reads
system.switch_cpus.rob.writes                28740510                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             45052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62131                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        96298                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                158429                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2642432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2933248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5575680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27801                       # Total snoops (count)
system.tol2bus.snoopTraffic                    414144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016527                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127588                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79384     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1332      1.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80717                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4479406000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           86979000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31269986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48146488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
