#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 21 23:26:56 2024
# Process ID: 13596
# Current directory: C:/Xil_proj/315/proj/DIY/imp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11164 C:\Xil_proj\315\proj\DIY\imp\imp.xpr
# Log file: C:/Xil_proj/315/proj/DIY/imp/vivado.log
# Journal file: C:/Xil_proj/315/proj/DIY/imp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xil_proj/315/proj/DIY/imp/imp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_proj/315/proj/DIY/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'd1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
d1_proc_sys_reset_0_0
d1_processing_system7_0_0
d1_axi_dma_0_0
d1_xbar_0
d1_axi_interconnect_0_0

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1108.840 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd}
Reading block design file <C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd>...
Adding component instance block -- User_Company:SysGen:axis_morph:1.0 - axis_morph_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <d1> from block design file <C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1108.840 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip [get_ips  {d1_axi_interconnect_0_0 d1_proc_sys_reset_0_0 d1_axi_dma_0_0 d1_processing_system7_0_0}] -log ip_upgrade.log
Upgrading 'C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd'
INFO: [IP_Flow 19-3422] Upgraded d1_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 22 to revision 23
INFO: [IP_Flow 19-3422] Upgraded d1_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 22 to revision 23
INFO: [IP_Flow 19-3420] Updated d1_proc_sys_reset_0_0 to use current project options
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated d1_processing_system7_0_0 to use current project options
Wrote  : <C:\Xil_proj\315\proj\DIY\imp\imp.srcs\sources_1\bd\d1\d1.bd> 
Wrote  : <C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ui/bd_44f98e0d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Xil_proj/315/proj/DIY/imp/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1167.203 ; gain = 58.363
export_ip_user_files -of_objects [get_ips {d1_axi_interconnect_0_0 d1_proc_sys_reset_0_0 d1_axi_dma_0_0 d1_processing_system7_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
make_wrapper -files [get_files C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_morph_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /axi_dma_0/M_AXIS_MM2S(undef)
Wrote  : <C:\Xil_proj\315\proj\DIY\imp\imp.srcs\sources_1\bd\d1\d1.bd> 
Wrote  : <C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ui/bd_44f98e0d.ui> 
VHDL Output written to : C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v
VHDL Output written to : C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/sim/d1.v
VHDL Output written to : C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hdl/d1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1344.754 ; gain = 162.133
add_files -norecurse C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hdl/d1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'd1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xil_proj\315\proj\DIY\imp\imp.srcs\sources_1\bd\d1\d1.bd> 
VHDL Output written to : C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v
VHDL Output written to : C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/sim/d1.v
VHDL Output written to : C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hdl/d1_wrapper.v
WARNING: [IP_Flow 19-519] IP 'd1_axis_morph_0_0' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'd1_axis_morph_0_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_morph_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/d1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hw_handoff/d1.hwh
Generated Block Design Tcl file C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hw_handoff/d1_bd.tcl
Generated Hardware Definition File C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP d1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP d1_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP d1_axis_morph_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP d1_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP d1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP d1_xbar_0
[Sun Apr 21 23:43:32 2024] Launched d1_proc_sys_reset_0_0_synth_1, d1_axi_dma_0_0_synth_1, d1_axis_morph_0_0_synth_1, d1_processing_system7_0_0_synth_1, d1_xbar_0_synth_1, d1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
d1_proc_sys_reset_0_0_synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_proc_sys_reset_0_0_synth_1/runme.log
d1_axi_dma_0_0_synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axi_dma_0_0_synth_1/runme.log
d1_axis_morph_0_0_synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/runme.log
d1_processing_system7_0_0_synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_processing_system7_0_0_synth_1/runme.log
d1_xbar_0_synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_xbar_0_synth_1/runme.log
d1_auto_pc_0_synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_auto_pc_0_synth_1/runme.log
synth_1: C:/Xil_proj/315/proj/DIY/imp/imp.runs/synth_1/runme.log
[Sun Apr 21 23:43:32 2024] Launched impl_1...
Run output will be captured here: C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1416.699 ; gain = 71.945
wait_on_run d1_axi_dma_0_0_synth_1
[Sun Apr 21 23:47:39 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:47:45 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:47:50 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:47:55 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:48:06 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:48:17 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:48:27 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:48:38 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...
[Sun Apr 21 23:48:59 2024] Waiting for d1_axi_dma_0_0_synth_1 to finish...

*** Running vivado
    with args -log d1_axi_dma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source d1_axi_dma_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d1_axi_dma_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.848 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_proj/315/proj/DIY/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top d1_axi_dma_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'd1_axi_dma_0_0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/synth/d1_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/synth/d1_axi_dma_0_0.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4992 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4864 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'd1_axi_dma_0_0' (55#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/synth/d1_axi_dma_0_0.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:19 . Memory (MB): peak = 1322.430 ; gain = 212.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 1322.430 ; gain = 212.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 1322.430 ; gain = 212.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.839 . Memory (MB): peak = 1322.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d1_axi_dma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d1_axi_dma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axi_dma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axi_dma_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d1_axi_dma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d1_axi_dma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1376.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDR => FDRE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1377.730 ; gain = 1.613
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:01:57 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:01:57 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axi_dma_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:57 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:02:13 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 5     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 3     
+---Registers : 
	              153 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 493   
+---RAMs : 
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(128 X 38 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  153 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 7     
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 22    
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 22    
	   4 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 111   
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 198   
	   3 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:52 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M x 2	 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:53 ; elapsed = 00:03:21 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:55 . Memory (MB): peak = 1377.730 ; gain = 267.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M x 2	 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:04:01 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:45 ; elapsed = 00:04:18 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:45 ; elapsed = 00:04:18 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:04:20 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:47 ; elapsed = 00:04:20 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:04:20 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:04:20 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 21     | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |LUT1     |    65|
|3     |LUT2     |   158|
|4     |LUT3     |   388|
|5     |LUT4     |   257|
|6     |LUT5     |   218|
|7     |LUT6     |   336|
|8     |RAM32M   |     2|
|9     |RAMB36E1 |     2|
|10    |SRL16E   |   150|
|11    |FDR      |     8|
|12    |FDRE     |  1773|
|13    |FDSE     |    76|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:04:20 . Memory (MB): peak = 1387.363 ; gain = 277.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:04:04 . Memory (MB): peak = 1387.363 ; gain = 222.215
Synthesis Optimization Complete : Time (s): cpu = 00:03:48 ; elapsed = 00:04:21 . Memory (MB): peak = 1387.363 ; gain = 277.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1389.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1390.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
302 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:05:06 . Memory (MB): peak = 1390.227 ; gain = 280.379
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axi_dma_0_0_synth_1/d1_axi_dma_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP d1_axi_dma_0_0, cache-ID = 6ccb84b8cbdc7221
INFO: [Coretcl 2-1174] Renamed 129 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axi_dma_0_0_synth_1/d1_axi_dma_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file d1_axi_dma_0_0_utilization_synth.rpt -pb d1_axi_dma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 23:49:11 2024...
[Sun Apr 21 23:49:16 2024] d1_axi_dma_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:37 . Memory (MB): peak = 1448.961 ; gain = 0.000
wait_on_run d1_axis_morph_0_0_synth_1
[Sun Apr 21 23:49:17 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:49:22 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:49:27 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:49:33 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:49:44 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:49:54 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:50:05 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:50:16 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...
[Sun Apr 21 23:50:37 2024] Waiting for d1_axis_morph_0_0_synth_1 to finish...

*** Running vivado
    with args -log d1_axis_morph_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source d1_axis_morph_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d1_axis_morph_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1112.656 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_proj/315/proj/DIY/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top d1_axis_morph_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17716
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_config_axi_lite_interface_verilog.v:240]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1112.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd1_axis_morph_0_0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/synth/d1_axis_morph_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_morph' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:2104]
INFO: [Synth 8-638] synthesizing module 'axis_morph_config_axi_lite_interface' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1056]
INFO: [Synth 8-3491] module 'axis_morph_config_axi_lite_interface_verilog' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_config_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'axis_morph_config_axi_lite_interface_verilog' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1083]
INFO: [Synth 8-6157] synthesizing module 'axis_morph_config_axi_lite_interface_verilog' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_config_axi_lite_interface_verilog.v:38]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_NUM_OFFSETS bound to: 1 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter ADDR_MSB bound to: 1 - type: integer 
	Parameter DEC_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_morph_config_axi_lite_interface_verilog' (1#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_config_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_config_axi_lite_interface' (2#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'axis_morph_default_clock_driver' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:2053]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (3#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (4#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (5#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_default_clock_driver' (6#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:2053]
INFO: [Synth 8-638] synthesizing module 'axis_morph_struct' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:2000]
INFO: [Synth 8-638] synthesizing module 'axis_morph_dut' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1847]
INFO: [Synth 8-638] synthesizing module 'axis_morph_algorithm' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'axis_morph_coordinate_counter' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:15]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_40f9a5a03f' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_40f9a5a03f' (7#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:341]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_8e3f9e46b3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_8e3f9e46b3' (8#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:362]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlcounter_limit' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1699]
	Parameter core_name0 bound to: axis_morph_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 8 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 161 - type: integer 
	Parameter count_limited bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_counter_binary_v12_0_i0' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i0/synth/axis_morph_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axis_morph_c_counter_binary_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1795]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_counter_binary_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i0/synth/axis_morph_c_counter_binary_v12_0_i0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i0/synth/axis_morph_c_counter_binary_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_counter_binary_v12_0_i0' (16#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i0/synth/axis_morph_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlcounter_limit' (17#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1699]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlcounter_limit__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1699]
	Parameter core_name0 bound to: axis_morph_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 7 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 121 - type: integer 
	Parameter count_limited bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_counter_binary_v12_0_i1' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/synth/axis_morph_c_counter_binary_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'axis_morph_c_counter_binary_v12_0_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1805]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_counter_binary_v12_0_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/synth/axis_morph_c_counter_binary_v12_0_i1.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/synth/axis_morph_c_counter_binary_v12_0_i1.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_counter_binary_v12_0_i1' (18#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/synth/axis_morph_c_counter_binary_v12_0_i1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlcounter_limit__parameterized0' (18#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1699]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_coordinate_counter' (19#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:15]
INFO: [Synth 8-638] synthesizing module 'axis_morph_grey_to_binary' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:97]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_dc0217deaa' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_dc0217deaa' (20#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:387]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_12b5d4f02e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_12b5d4f02e' (21#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_grey_to_binary' (22#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:97]
INFO: [Synth 8-638] synthesizing module 'axis_morph_morphing' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_c9b8bf610f' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:456]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (22#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (22#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_c9b8bf610f' (23#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:456]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xladdsub' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
	Parameter core_name0 bound to: axis_morph_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 2 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 1 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 3 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 3 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 3 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_addsub_v12_0_i0' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i0/synth/axis_morph_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axis_morph_c_addsub_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1315]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_addsub_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i0/synth/axis_morph_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter C_B_WIDTH bound to: 3 - type: integer 
	Parameter C_OUT_WIDTH bound to: 3 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i0/synth/axis_morph_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_addsub_v12_0_i0' (26#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i0/synth/axis_morph_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xladdsub' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xladdsub__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
	Parameter core_name0 bound to: axis_morph_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 2 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 2 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 3 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 3 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 3 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_addsub_v12_0_i0' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i0/synth/axis_morph_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axis_morph_c_addsub_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1315]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xladdsub__parameterized0' (27#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xladdsub__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
	Parameter core_name0 bound to: axis_morph_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 2 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 3 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 4 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 4 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 4 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_addsub_v12_0_i1' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i1/synth/axis_morph_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'axis_morph_c_addsub_v12_0_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1326]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_addsub_v12_0_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i1/synth/axis_morph_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_OUT_WIDTH bound to: 4 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i1/synth/axis_morph_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_addsub_v12_0_i1' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i1/synth/axis_morph_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xladdsub__parameterized1' (28#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xladdsub__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
	Parameter core_name0 bound to: axis_morph_c_addsub_v12_0_i2 - type: string 
	Parameter a_width bound to: 3 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 5 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 5 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 5 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_addsub_v12_0_i2' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i2/synth/axis_morph_c_addsub_v12_0_i2.vhd:59' bound to instance 'core_instance2' of component 'axis_morph_c_addsub_v12_0_i2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1337]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_addsub_v12_0_i2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i2/synth/axis_morph_c_addsub_v12_0_i2.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter C_B_WIDTH bound to: 5 - type: integer 
	Parameter C_OUT_WIDTH bound to: 5 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i2/synth/axis_morph_c_addsub_v12_0_i2.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_addsub_v12_0_i2' (29#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i2/synth/axis_morph_c_addsub_v12_0_i2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xladdsub__parameterized2' (29#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlmult' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2137]
	Parameter core_name0 bound to: axis_morph_mult_gen_v12_0_i1 - type: string 
	Parameter a_width bound to: 1 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 1 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter p_width bound to: 1 - type: integer 
	Parameter p_bin_pt bound to: 0 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 1 - type: integer 
	Parameter c_b_width bound to: 1 - type: integer 
	Parameter c_type bound to: 1 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter c_output_width bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_mult_gen_v12_0_i1' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i1/synth/axis_morph_mult_gen_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'axis_morph_mult_gen_v12_0_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2222]
INFO: [Synth 8-638] synthesizing module 'axis_morph_mult_gen_v12_0_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i1/synth/axis_morph_mult_gen_v12_0_i1.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i1/synth/axis_morph_mult_gen_v12_0_i1.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i1/synth/axis_morph_mult_gen_v12_0_i1.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 1 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 1 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i1/synth/axis_morph_mult_gen_v12_0_i1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_mult_gen_v12_0_i1' (35#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i1/synth/axis_morph_mult_gen_v12_0_i1.vhd:70]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2234]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e' (36#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg' (37#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlmult' (38#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2137]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_morphing' (39#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axis_morph_rgb_to_greyscale' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:698]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xladdsub__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
	Parameter core_name0 bound to: axis_morph_c_addsub_v12_0_i3 - type: string 
	Parameter a_width bound to: 24 - type: integer 
	Parameter a_bin_pt bound to: 15 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 24 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 25 - type: integer 
	Parameter s_bin_pt bound to: 15 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 25 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 25 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_addsub_v12_0_i3' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i3/synth/axis_morph_c_addsub_v12_0_i3.vhd:59' bound to instance 'core_instance3' of component 'axis_morph_c_addsub_v12_0_i3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_addsub_v12_0_i3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i3/synth/axis_morph_c_addsub_v12_0_i3.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 25 - type: integer 
	Parameter C_B_WIDTH bound to: 25 - type: integer 
	Parameter C_OUT_WIDTH bound to: 25 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i3/synth/axis_morph_c_addsub_v12_0_i3.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_addsub_v12_0_i3' (40#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i3/synth/axis_morph_c_addsub_v12_0_i3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xladdsub__parameterized3' (40#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xladdsub__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
	Parameter core_name0 bound to: axis_morph_c_addsub_v12_0_i4 - type: string 
	Parameter a_width bound to: 25 - type: integer 
	Parameter a_bin_pt bound to: 15 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 24 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 8 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 26 - type: integer 
	Parameter full_s_arith bound to: 1 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 26 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_c_addsub_v12_0_i4' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i4/synth/axis_morph_c_addsub_v12_0_i4.vhd:59' bound to instance 'core_instance4' of component 'axis_morph_c_addsub_v12_0_i4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1359]
INFO: [Synth 8-638] synthesizing module 'axis_morph_c_addsub_v12_0_i4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i4/synth/axis_morph_c_addsub_v12_0_i4.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 26 - type: integer 
	Parameter C_B_WIDTH bound to: 26 - type: integer 
	Parameter C_OUT_WIDTH bound to: 26 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_counter_binary_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i4/synth/axis_morph_c_addsub_v12_0_i4.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_c_addsub_v12_0_i4' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_c_addsub_v12_0_i4/synth/axis_morph_c_addsub_v12_0_i4.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xladdsub__parameterized4' (41#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlslice' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 8 - type: integer 
	Parameter x_width bound to: 24 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlslice' (42#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlcmult' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1514]
	Parameter core_name0 bound to: axis_morph_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 24 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_mult_gen_v12_0_i2' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i2/synth/axis_morph_mult_gen_v12_0_i2.vhd:59' bound to instance 'core_instance0' of component 'axis_morph_mult_gen_v12_0_i2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'axis_morph_mult_gen_v12_0_i2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i2/synth/axis_morph_mult_gen_v12_0_i2.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i2/synth/axis_morph_mult_gen_v12_0_i2.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i2/synth/axis_morph_mult_gen_v12_0_i2.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 14 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10011001000110 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i2/synth/axis_morph_mult_gen_v12_0_i2.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_mult_gen_v12_0_i2' (48#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i2/synth/axis_morph_mult_gen_v12_0_i2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlcmult' (49#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1514]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlcmult__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1514]
	Parameter core_name0 bound to: axis_morph_mult_gen_v12_0_i3 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 24 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_mult_gen_v12_0_i3' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i3/synth/axis_morph_mult_gen_v12_0_i3.vhd:59' bound to instance 'core_instance1' of component 'axis_morph_mult_gen_v12_0_i3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1601]
INFO: [Synth 8-638] synthesizing module 'axis_morph_mult_gen_v12_0_i3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i3/synth/axis_morph_mult_gen_v12_0_i3.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i3/synth/axis_morph_mult_gen_v12_0_i3.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i3/synth/axis_morph_mult_gen_v12_0_i3.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 15 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 100101100100011 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i3/synth/axis_morph_mult_gen_v12_0_i3.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_mult_gen_v12_0_i3' (50#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i3/synth/axis_morph_mult_gen_v12_0_i3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlcmult__parameterized0' (50#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1514]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlcmult__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1514]
	Parameter core_name0 bound to: axis_morph_mult_gen_v12_0_i4 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 15 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 24 - type: integer 
	Parameter p_bin_pt bound to: 15 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_mult_gen_v12_0_i4' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/synth/axis_morph_mult_gen_v12_0_i4.vhd:59' bound to instance 'core_instance2' of component 'axis_morph_mult_gen_v12_0_i4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1612]
INFO: [Synth 8-638] synthesizing module 'axis_morph_mult_gen_v12_0_i4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/synth/axis_morph_mult_gen_v12_0_i4.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/synth/axis_morph_mult_gen_v12_0_i4.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/synth/axis_morph_mult_gen_v12_0_i4.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 12 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 23 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 111010011000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/synth/axis_morph_mult_gen_v12_0_i4.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_mult_gen_v12_0_i4' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/synth/axis_morph_mult_gen_v12_0_i4.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlcmult__parameterized1' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1514]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlslice__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
	Parameter new_msb bound to: 7 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 24 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlslice__parameterized0' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlslice__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
	Parameter new_msb bound to: 23 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 24 - type: integer 
	Parameter y_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlslice__parameterized1' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlregister' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
	Parameter d_width bound to: 24 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:629]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 24 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 24'b000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' (51#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlregister' (52#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_rgb_to_greyscale' (53#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:698]
INFO: [Synth 8-638] synthesizing module 'axis_morph_signal_correction' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:939]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7e920c1341' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7e920c1341' (54#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:656]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_477d91651e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_477d91651e' (55#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:675]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_73d8f9ddf0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:694]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_73d8f9ddf0' (56#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:694]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_66160ad2a3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_66160ad2a3' (57#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:713]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_85bd7aafab' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:734]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_85bd7aafab' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:734]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlregister__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:629]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlregister__parameterized0' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlregister__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
	Parameter d_width bound to: 8 - type: integer 
	Parameter init_value bound to: 8'b00000000 
	Parameter width bound to: 8 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 8'b00000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:629]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 8 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 8'b00000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 8 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 8'b00000000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlregister__parameterized1' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlregister__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
	Parameter d_width bound to: 7 - type: integer 
	Parameter init_value bound to: 7'b0000000 
	Parameter width bound to: 7 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 7'b0000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:629]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 7 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 7'b0000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 7 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 7'b0000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 7 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 7'b0000000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized4' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized4' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlregister__parameterized2' (58#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:603]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_2be730b0a0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:761]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_2be730b0a0' (59#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:761]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_5429192a8a' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:788]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_5429192a8a' (60#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:788]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_408cca8863' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:815]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_408cca8863' (61#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:815]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_c08922848e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_c08922848e' (62#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:842]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_190d03721d' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:869]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_190d03721d' (63#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:869]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_signal_correction' (64#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:939]
INFO: [Synth 8-638] synthesizing module 'axis_morph_subsystem' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1154]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlconvert' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_axis_morph_xlconvert' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:69' bound to instance 'convert' of component 'convert_func_call_axis_morph_xlconvert' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axis_morph_xlconvert' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axis_morph_xlconvert' (65#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:193]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 8 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized0' (65#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized0' (65#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlconvert' (66#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_78b90fd84e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:896]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_78b90fd84e' (67#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:896]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_subsystem' (68#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1154]
INFO: [Synth 8-638] synthesizing module 'axis_morph_windowing' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1220]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xldelay' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xldelay' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xldelay__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 160 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 160 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:302]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 160 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized1' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 28 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized2' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized1' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xldelay__parameterized0' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xldelay__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 320 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 320 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:302]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 320 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'delay_comp' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:72]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 23 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized3' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized2' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xldelay__parameterized1' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xldelay__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:302]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized4' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized3' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xldelay__parameterized2' (69#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_windowing' (70#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1220]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_5c9c5ef056' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_5c9c5ef056' (71#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:227]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_5766423979' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_5766423979' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xldelay__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:302]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized5' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized4' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xldelay__parameterized3' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xldelay__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 7 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:302]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized6' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 7 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized6' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized5' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xldelay__parameterized4' (72#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:275]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlmult__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2137]
	Parameter core_name0 bound to: axis_morph_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 8 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 8 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter p_width bound to: 16 - type: integer 
	Parameter p_bin_pt bound to: 0 - type: integer 
	Parameter p_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 8 - type: integer 
	Parameter c_b_width bound to: 8 - type: integer 
	Parameter c_type bound to: 1 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 8 - type: integer 
	Parameter multsign bound to: 1 - type: integer 
	Parameter c_output_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axis_morph_mult_gen_v12_0_i0' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i0/synth/axis_morph_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'axis_morph_mult_gen_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2210]
INFO: [Synth 8-638] synthesizing module 'axis_morph_mult_gen_v12_0_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i0/synth/axis_morph_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i0/synth/axis_morph_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i0/synth/axis_morph_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 15 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i4/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i0/synth/axis_morph_mult_gen_v12_0_i0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_mult_gen_v12_0_i0' (73#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_mult_gen_v12_0_i0/synth/axis_morph_mult_gen_v12_0_i0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlmult__parameterized0' (73#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:2137]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_algorithm' (74#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'axis_morph_master_fifo' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1610]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_5daf5c3329' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_5daf5c3329' (75#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:944]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlfifogen_u' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1866]
	Parameter core_name0 bound to: axis_morph_fifo_generator_i0 - type: string 
	Parameter data_width bound to: 17 - type: integer 
	Parameter data_count_width bound to: 11 - type: integer 
	Parameter percent_full_width bound to: 1 - type: integer 
	Parameter has_ae bound to: 0 - type: integer 
	Parameter has_af bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter ignore_din_for_gcd bound to: 0 - type: bool 
	Parameter has_rst bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axis_morph_fifo_generator_i0' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/synth/axis_morph_fifo_generator_i0.vhd:59' bound to instance 'core_instance0' of component 'axis_morph_fifo_generator_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1939]
INFO: [Synth 8-638] synthesizing module 'axis_morph_fifo_generator_i0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/synth/axis_morph_fifo_generator_i0.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 17 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 17 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/synth/axis_morph_fifo_generator_i0.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_fifo_generator_i0' (101#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/synth/axis_morph_fifo_generator_i0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlfifogen_u' (102#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1866]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_7a6e4abf68' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:970]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_7a6e4abf68' (103#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:970]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlslice__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
	Parameter new_msb bound to: 16 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 17 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlslice__parameterized2' (103#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlslice__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 17 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlslice__parameterized3' (103#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_master_fifo' (104#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1610]
INFO: [Synth 8-638] synthesizing module 'axis_morph_slave_fifo' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1730]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8956be43e1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1013]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8956be43e1' (105#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1013]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlfifogen_u__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1866]
	Parameter core_name0 bound to: axis_morph_fifo_generator_i1 - type: string 
	Parameter data_width bound to: 25 - type: integer 
	Parameter data_count_width bound to: 11 - type: integer 
	Parameter percent_full_width bound to: 1 - type: integer 
	Parameter has_ae bound to: 0 - type: integer 
	Parameter has_af bound to: 0 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter ignore_din_for_gcd bound to: 0 - type: bool 
	Parameter has_rst bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axis_morph_fifo_generator_i1' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/synth/axis_morph_fifo_generator_i1.vhd:59' bound to instance 'core_instance1' of component 'axis_morph_fifo_generator_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1954]
INFO: [Synth 8-638] synthesizing module 'axis_morph_fifo_generator_i1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/synth/axis_morph_fifo_generator_i1.vhd:71]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 25 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 25 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/synth/axis_morph_fifo_generator_i1.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_fifo_generator_i1' (106#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/synth/axis_morph_fifo_generator_i1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlfifogen_u__parameterized0' (106#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:1866]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlslice__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
	Parameter new_msb bound to: 24 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 25 - type: integer 
	Parameter y_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlslice__parameterized4' (106#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:560]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_slave_fifo' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1730]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlconvert__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_axis_morph_xlconvert' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:69' bound to instance 'convert' of component 'convert_func_call_axis_morph_xlconvert' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axis_morph_xlconvert__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axis_morph_xlconvert__parameterized1' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlconvert__parameterized0' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlconvert__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 24 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 24 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_axis_morph_xlconvert' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:69' bound to instance 'convert' of component 'convert_func_call_axis_morph_xlconvert' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axis_morph_xlconvert__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 24 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axis_morph_xlconvert__parameterized3' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlconvert__parameterized1' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axis_morph_xlconvert__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_axis_morph_xlconvert' declared at 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:69' bound to instance 'convert' of component 'convert_func_call_axis_morph_xlconvert' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_axis_morph_xlconvert__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_axis_morph_xlconvert__parameterized5' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_xlconvert__parameterized2' (107#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph_entity_declarations.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_dut' (108#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:1847]
INFO: [Synth 8-256] done synthesizing module 'axis_morph_struct' (109#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'axis_morph' (110#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/7ea6/hdl/axis_morph.vhd:2104]
INFO: [Synth 8-6155] done synthesizing module 'd1_axis_morph_0_0' (111#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/synth/d1_axis_morph_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:09 ; elapsed = 00:03:39 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:42 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:11 ; elapsed = 00:03:42 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1735.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'inst'
Parsing XDC File [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d1_axis_morph_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d1_axis_morph_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1735.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  FDE => FDRE: 41 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1735.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:45 ; elapsed = 00:04:19 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:45 ; elapsed = 00:04:19 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/master_fifo/fifo/\comp0.core_instance0 /U0. (constraint file  C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/dont_touch.xdc, line 50).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/slave_fifo/fifo/\comp1.core_instance1 /U0. (constraint file  C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/dont_touch.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/dont_touch.xdc, line 57).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult3/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult4/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult5/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult6/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult7/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/mult8/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/slave_fifo/fifo/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/master_fifo/fifo/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1/\comp4.core_instance4 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub/\comp3.core_instance3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/addsub7/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/addsub6/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_morph_struct/dut/algorithm/morphing/addsub5/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:45 ; elapsed = 00:04:19 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:54 ; elapsed = 00:04:29 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:42 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:46 ; elapsed = 00:05:25 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:47 ; elapsed = 00:05:26 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:48 ; elapsed = 00:05:29 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:03 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:03 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:04 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:04 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:04 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:04 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |DSP48E1  |    10|
|4     |LUT1     |    16|
|5     |LUT2     |   106|
|6     |LUT3     |    42|
|7     |LUT4     |    74|
|8     |LUT5     |    24|
|9     |LUT6     |    64|
|10    |MUXCY    |   108|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     1|
|13    |SRLC32E  |    20|
|14    |XORCY    |    60|
|15    |FDE      |    34|
|16    |FDRE     |   398|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:04 ; elapsed = 00:05:45 . Memory (MB): peak = 1735.270 ; gain = 622.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:05:27 . Memory (MB): peak = 1735.270 ; gain = 622.613
Synthesis Optimization Complete : Time (s): cpu = 00:05:05 ; elapsed = 00:05:46 . Memory (MB): peak = 1735.270 ; gain = 622.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1735.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1735.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 37 instances
  FDE => FDRE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
398 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:29 ; elapsed = 00:06:28 . Memory (MB): peak = 1735.270 ; gain = 622.613
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/d1_axis_morph_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP d1_axis_morph_0_0, cache-ID = fca35d694594bc8e
INFO: [Coretcl 2-1174] Renamed 291 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_axis_morph_0_0_synth_1/d1_axis_morph_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file d1_axis_morph_0_0_utilization_synth.rpt -pb d1_axis_morph_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 23:50:35 2024...
[Sun Apr 21 23:50:37 2024] d1_axis_morph_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1448.961 ; gain = 0.000
wait_on_run d1_auto_pc_0_synth_1
[Sun Apr 21 23:50:37 2024] Waiting for d1_auto_pc_0_synth_1 to finish...
[Sun Apr 21 23:50:43 2024] Waiting for d1_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log d1_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source d1_auto_pc_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d1_auto_pc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.422 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_proj/315/proj/DIY/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top d1_auto_pc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1091.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd1_auto_pc_0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/synth/d1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_axi_protocol_converter' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_aw_channel' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_cmd_translator' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_incr_cmd' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_incr_cmd' (1#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_wrap_cmd' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_wrap_cmd' (2#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_cmd_translator' (3#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm' (4#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_aw_channel' (5#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_b_channel' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo' (6#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized0' (6#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_b_channel' (7#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_ar_channel' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm' (8#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_ar_channel' (9#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_r_channel' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized1' (9#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized2' (9#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s_r_channel' (10#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (12#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' (13#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized0' (13#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized1' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized1' (13#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized2' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized2' (13#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized3' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized3' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized4' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized4' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized5' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized5' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized6' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized6' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice__parameterized0' (14#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_b2s' (15#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_22_axi_protocol_converter' (16#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'd1_auto_pc_0' (17#1) [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/synth/d1_auto_pc_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 1244.750 ; gain = 153.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 1244.750 ; gain = 153.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 1244.750 ; gain = 153.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1244.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/d1_auto_pc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/d1_auto_pc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_auto_pc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_auto_pc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1293.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1295.180 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 1295.180 ; gain = 203.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 1295.180 ; gain = 203.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_auto_pc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 1295.180 ; gain = 203.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:35 . Memory (MB): peak = 1295.180 ; gain = 203.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 1295.180 ; gain = 203.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:14 . Memory (MB): peak = 1295.180 ; gain = 203.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:22 . Memory (MB): peak = 1313.391 ; gain = 221.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:24 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:36 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:02:36 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |     5|
|3     |LUT2    |    19|
|4     |LUT3    |   236|
|5     |LUT4    |    43|
|6     |LUT5    |    53|
|7     |LUT6    |   130|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   546|
|11    |FDSE    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 1317.797 ; gain = 226.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:02:25 . Memory (MB): peak = 1317.797 ; gain = 175.945
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:37 . Memory (MB): peak = 1317.797 ; gain = 226.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1324.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1327.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:03:20 . Memory (MB): peak = 1327.852 ; gain = 236.430
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_auto_pc_0_synth_1/d1_auto_pc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP d1_auto_pc_0, cache-ID = 63fe06e46bd5fc87
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/d1_auto_pc_0_synth_1/d1_auto_pc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file d1_auto_pc_0_utilization_synth.rpt -pb d1_auto_pc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 23:50:36 2024...
[Sun Apr 21 23:50:43 2024] d1_auto_pc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.961 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/d1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: d1_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.922 ; gain = 247.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd1_wrapper' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hdl/d1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'd1' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:13]
INFO: [Synth 8-6157] synthesizing module 'd1_axi_dma_0_0' [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'd1_axi_dma_0_0' (1#1) [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_araddr' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arlen' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arsize' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arburst' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arprot' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arcache' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arvalid' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_rready' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awaddr' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awlen' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awsize' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awburst' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awprot' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awcache' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awvalid' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wdata' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wstrb' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wlast' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wvalid' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_bready' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'd1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'd1_axi_dma_0_0' has 64 connections declared, but only 38 given [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:161]
INFO: [Synth 8-6157] synthesizing module 'd1_axi_interconnect_0_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:381]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1SH0AG' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:920]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1SH0AG' (2#1) [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:920]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_17SDYHJ' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:1045]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_17SDYHJ' (3#1) [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:1045]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1BJPH78' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:1177]
INFO: [Synth 8-6157] synthesizing module 'd1_auto_pc_0' [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'd1_auto_pc_0' (4#1) [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1BJPH78' (5#1) [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:1177]
INFO: [Synth 8-6157] synthesizing module 'd1_xbar_0' [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'd1_xbar_0' (6#1) [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'd1_xbar_0' is unconnected for instance 'xbar' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:879]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'd1_xbar_0' is unconnected for instance 'xbar' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:879]
WARNING: [Synth 8-7023] instance 'xbar' of module 'd1_xbar_0' has 40 connections declared, but only 38 given [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:879]
INFO: [Synth 8-6155] done synthesizing module 'd1_axi_interconnect_0_0' (7#1) [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:381]
INFO: [Synth 8-6157] synthesizing module 'd1_axis_morph_0_0' [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_axis_morph_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'd1_axis_morph_0_0' (8#1) [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_axis_morph_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'd1_proc_sys_reset_0_0' [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'd1_proc_sys_reset_0_0' (9#1) [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'd1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:308]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'd1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:308]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'd1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:308]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'd1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:308]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'd1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:308]
INFO: [Synth 8-6157] synthesizing module 'd1_processing_system7_0_0' [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'd1_processing_system7_0_0' (10#1) [C:/Xil_proj/315/proj/DIY/imp/.Xil/Vivado-13596-DESKTOP-JCQTLV3/realtime/d1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'd1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:315]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'd1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:315]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'd1_processing_system7_0_0' has 65 connections declared, but only 63 given [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:315]
INFO: [Synth 8-6155] done synthesizing module 'd1' (11#1) [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/synth/d1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'd1_wrapper' (12#1) [C:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/hdl/d1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.285 ; gain = 306.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.203 ; gain = 324.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.203 ; gain = 324.074
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.dcp' for cell 'd1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/d1_axis_morph_0_0.dcp' for cell 'd1_i/axis_morph_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.dcp' for cell 'd1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.dcp' for cell 'd1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_xbar_0/d1_xbar_0.dcp' for cell 'd1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/d1_auto_pc_0.dcp' for cell 'd1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.617 . Memory (MB): peak = 1976.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'd1_i/axis_morph_0/inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'd1_i/axis_morph_0/inst'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc] for cell 'd1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc] for cell 'd1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'd1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'd1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0_board.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0_board.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Xil_proj/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Xil_proj/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'd1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'd1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2060.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2181.562 ; gain = 558.434
40 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2181.562 ; gain = 732.602
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.dcp' for cell 'd1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/d1_axis_morph_0_0.dcp' for cell 'd1_i/axis_morph_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.dcp' for cell 'd1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.dcp' for cell 'd1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_xbar_0/d1_xbar_0.dcp' for cell 'd1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/d1_auto_pc_0.dcp' for cell 'd1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.698 . Memory (MB): peak = 2253.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'd1_i/axis_morph_0/inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'd1_i/axis_morph_0/inst'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc] for cell 'd1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc] for cell 'd1_i/processing_system7_0/inst'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'd1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'd1_i/axi_dma_0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0_board.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0_board.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Xil_proj/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Xil_proj/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'd1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'd1_i/axi_dma_0/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2323.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2397.922 ; gain = 161.367
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2973.910 ; gain = 545.570
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3057.473 ; gain = 59.781
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 3058.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3220.871 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3220.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3220.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  SRLC32E => SRL16E: 5 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3301.191 ; gain = 242.609
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3301.191 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 00:42:16 2024...
