============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 10 2025  06:15:43 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1920            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2020          100     
                                              
             Setup:-     155                  
       Uncertainty:-      50                  
     Required Time:=    1815                  
      Launch Clock:-     100                  
         Data Path:-    1715                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     82    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q R     DFFRHQX4       1  7.8    68   281     381    (-,-) 
  g6818/Y                                                       -       A->Y  F     CLKINVX12      7 24.2    77    72     453    (-,-) 
  g6812/Y                                                       -       A->Y  R     CLKINVX6       2  6.1    41    54     507    (-,-) 
  g6757__9315/Y                                                 -       B->Y  R     CLKAND2X3      1  6.1    58   114     621    (-,-) 
  g6745__6131/Y                                                 -       B->Y  F     NOR2X8         4  8.8    62    56     677    (-,-) 
  g6653__6417/Y                                                 -       B->Y  R     XNOR2X2        2  6.4    99   247     924    (-,-) 
  g6525__5122/Y                                                 -       A1->Y F     OAI21X4        2  6.2   142   138    1062    (-,-) 
  g6499__5526/Y                                                 -       A0->Y R     AOI21X4        2  6.4   104   147    1210    (-,-) 
  g6487__6161/Y                                                 -       B->Y  F     NOR2BX4        1  5.1    65    82    1291    (-,-) 
  g6477__1705/Y                                                 -       B->Y  R     NOR2X6         2  8.0    87    80    1372    (-,-) 
  g6470__6417/Y                                                 -       B->Y  F     NOR2X8         1  5.1    49    62    1434    (-,-) 
  g6460__6161/Y                                                 -       B->Y  R     NOR2X6         2  5.6    70    64    1498    (-,-) 
  g6438__4319/Y                                                 -       S0->Y R     MX3X1          1  3.2    94   317    1815    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1815    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

