{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705495728654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705495728660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 09:48:48 2024 " "Processing started: Wed Jan 17 09:48:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705495728660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495728660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off classes -c classes " "Command: quartus_map --read_settings_files=on --write_settings_files=off classes -c classes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495728660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705495729049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705495729050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex01-arq_ex01 " "Found design unit 1: ex01-arq_ex01" {  } { { "1 practical class/ex01.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex01.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex01 " "Found entity 1: ex01" {  } { { "1 practical class/ex01.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex02-arq_ex02 " "Found design unit 1: ex02-arq_ex02" {  } { { "1 practical class/ex02.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex02.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex02 " "Found entity 1: ex02" {  } { { "1 practical class/ex02.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex03-arq_ex03 " "Found design unit 1: ex03-arq_ex03" {  } { { "1 practical class/ex03.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex03.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex03 " "Found entity 1: ex03" {  } { { "1 practical class/ex03.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex03.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex04-arq_ex04 " "Found design unit 1: ex04-arq_ex04" {  } { { "1 practical class/ex04.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex04.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736086 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex04 " "Found entity 1: ex04" {  } { { "1 practical class/ex04.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex04.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 practical class/ex05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2 practical class/ex05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex05-arq_ex05 " "Found design unit 1: ex05-arq_ex05" {  } { { "2 practical class/ex05.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex05.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex05 " "Found entity 1: ex05" {  } { { "2 practical class/ex05.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex05.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 practical class/ex06.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2 practical class/ex06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex06-arq_ex06 " "Found design unit 1: ex06-arq_ex06" {  } { { "2 practical class/ex06.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex06.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736089 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex06 " "Found entity 1: ex06" {  } { { "2 practical class/ex06.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex06.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 practical class/ex07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2 practical class/ex07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex07-arq_ex07 " "Found design unit 1: ex07-arq_ex07" {  } { { "2 practical class/ex07.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex07.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex07 " "Found entity 1: ex07" {  } { { "2 practical class/ex07.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex07.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3 practical class/ex09_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3 practical class/ex09_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex09_full_adder-arch_ex09_full_adder " "Found design unit 1: ex09_full_adder-arch_ex09_full_adder" {  } { { "3 practical class/ex09_full_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex09_full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex09_full_adder " "Found entity 1: ex09_full_adder" {  } { { "3 practical class/ex09_full_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex09_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3 practical class/ex08_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3 practical class/ex08_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex08_half_adder-arch_ex08_half_adder " "Found design unit 1: ex08_half_adder-arch_ex08_half_adder" {  } { { "3 practical class/ex08_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex08_half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex08_half_adder " "Found entity 1: ex08_half_adder" {  } { { "3 practical class/ex08_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex08_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3 practical class/ex10_inaccurate_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3 practical class/ex10_inaccurate_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex10_inaccurate_half_adder-arch_ex10_inaccurate_half_adder " "Found design unit 1: ex10_inaccurate_half_adder-arch_ex10_inaccurate_half_adder" {  } { { "3 practical class/ex10_inaccurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex10_inaccurate_half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex10_inaccurate_half_adder " "Found entity 1: ex10_inaccurate_half_adder" {  } { { "3 practical class/ex10_inaccurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex10_inaccurate_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex11_inaccurate_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex11_inaccurate_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex11_inaccurate_adder-arch_ex11_inaccurate_adder " "Found design unit 1: ex11_inaccurate_adder-arch_ex11_inaccurate_adder" {  } { { "4 practical class/ex11_inaccurate_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex11_inaccurate_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex11_inaccurate_adder " "Found entity 1: ex11_inaccurate_adder" {  } { { "4 practical class/ex11_inaccurate_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex11_inaccurate_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex12_inaccurate_part.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex12_inaccurate_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex12_inaccurate_part-arch_ex12_inaccurate_part " "Found design unit 1: ex12_inaccurate_part-arch_ex12_inaccurate_part" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736099 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex12_inaccurate_part " "Found entity 1: ex12_inaccurate_part" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex13_inaccurate_final_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex13_inaccurate_final_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex13_inaccurate_final_adder-arch_ex13_inaccurate_final_adder " "Found design unit 1: ex13_inaccurate_final_adder-arch_ex13_inaccurate_final_adder" {  } { { "4 practical class/ex13_inaccurate_final_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex13_inaccurate_final_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex13_inaccurate_final_adder " "Found entity 1: ex13_inaccurate_final_adder" {  } { { "4 practical class/ex13_inaccurate_final_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex13_inaccurate_final_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex14_accurate_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex14_accurate_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex14_accurate_half_adder-arch_ex14_accurate_half_adder " "Found design unit 1: ex14_accurate_half_adder-arch_ex14_accurate_half_adder" {  } { { "4 practical class/ex14_accurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex14_accurate_half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736102 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex14_accurate_half_adder " "Found entity 1: ex14_accurate_half_adder" {  } { { "4 practical class/ex14_accurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex14_accurate_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705495736102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736102 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s7 ex12_inaccurate_part.vhd(65) " "VHDL error at ex12_inaccurate_part.vhd(65): object \"s7\" is used but not declared" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 65 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1705495736103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705495736200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 17 09:48:56 2024 " "Processing ended: Wed Jan 17 09:48:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705495736200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705495736200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705495736200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736200 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705495736799 ""}
