
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= FU.OutID2=>B_EX.In                                      Premise(F6)
	S9= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                     Premise(F7)
	S10= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F8)
	S11= FU.Bub_ID=>CU_ID.Bub                                   Premise(F9)
	S12= FU.Halt_ID=>CU_ID.Halt                                 Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F19)
	S22= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F22)
	S25= IR_ID.Out=>FU.IR_ID                                    Premise(F23)
	S26= IR_WB.Out=>FU.IR_WB                                    Premise(F24)
	S27= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F25)
	S28= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F26)
	S29= GPR.Rdata1=>FU.InID1                                   Premise(F27)
	S30= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F28)
	S31= GPR.Rdata2=>FU.InID2                                   Premise(F29)
	S32= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F30)
	S33= ALUOut_WB.Out=>FU.InWB                                 Premise(F31)
	S34= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F32)
	S35= IR_ID.Out25_21=>GPR.RReg1                              Premise(F33)
	S36= IR_ID.Out20_16=>GPR.RReg2                              Premise(F34)
	S37= ALUOut_WB.Out=>GPR.WData                               Premise(F35)
	S38= IR_WB.Out15_11=>GPR.WReg                               Premise(F36)
	S39= IMMU.Addr=>IAddrReg.In                                 Premise(F37)
	S40= PC.Out=>ICache.IEA                                     Premise(F38)
	S41= ICache.IEA=addr                                        Path(S5,S40)
	S42= ICache.Hit=ICacheHit(addr)                             ICache-Search(S41)
	S43= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S41,S3)
	S44= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S42,S17)
	S45= FU.ICacheHit=ICacheHit(addr)                           Path(S42,S23)
	S46= ICache.Out=>ICacheReg.In                               Premise(F39)
	S47= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S43,S46)
	S48= PC.Out=>IMMU.IEA                                       Premise(F40)
	S49= IMMU.IEA=addr                                          Path(S5,S48)
	S50= CP0.ASID=>IMMU.PID                                     Premise(F41)
	S51= IMMU.PID=pid                                           Path(S4,S50)
	S52= IMMU.Addr={pid,addr}                                   IMMU-Search(S51,S49)
	S53= IAddrReg.In={pid,addr}                                 Path(S52,S39)
	S54= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S51,S49)
	S55= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S54,S18)
	S56= IR_ID.Out=>IR_EX.In                                    Premise(F42)
	S57= ICache.Out=>IR_ID.In                                   Premise(F43)
	S58= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S43,S57)
	S59= ICache.Out=>IR_IMMU.In                                 Premise(F44)
	S60= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S43,S59)
	S61= IR_DMMU2.Out=>IR_WB.In                                 Premise(F45)
	S62= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F46)
	S63= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F47)
	S64= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F48)
	S65= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F49)
	S66= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F50)
	S67= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F51)
	S68= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F52)
	S69= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F53)
	S70= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F54)
	S71= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F55)
	S72= IR_EX.Out31_26=>CU_EX.Op                               Premise(F56)
	S73= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F57)
	S74= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F58)
	S75= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F59)
	S76= IR_ID.Out31_26=>CU_ID.Op                               Premise(F60)
	S77= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F61)
	S78= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F62)
	S79= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F63)
	S80= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F64)
	S81= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F65)
	S82= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F66)
	S83= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F67)
	S84= IR_WB.Out31_26=>CU_WB.Op                               Premise(F68)
	S85= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F69)
	S86= CtrlA_EX=0                                             Premise(F70)
	S87= CtrlB_EX=0                                             Premise(F71)
	S88= CtrlALUOut_MEM=0                                       Premise(F72)
	S89= CtrlALUOut_DMMU1=0                                     Premise(F73)
	S90= CtrlALUOut_DMMU2=0                                     Premise(F74)
	S91= CtrlALUOut_WB=0                                        Premise(F75)
	S92= CtrlA_MEM=0                                            Premise(F76)
	S93= CtrlA_WB=0                                             Premise(F77)
	S94= CtrlB_MEM=0                                            Premise(F78)
	S95= CtrlB_WB=0                                             Premise(F79)
	S96= CtrlICache=0                                           Premise(F80)
	S97= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S96)
	S98= CtrlIMMU=0                                             Premise(F81)
	S99= CtrlIR_DMMU1=0                                         Premise(F82)
	S100= CtrlIR_DMMU2=0                                        Premise(F83)
	S101= CtrlIR_EX=0                                           Premise(F84)
	S102= CtrlIR_ID=1                                           Premise(F85)
	S103= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S58,S102)
	S104= CtrlIR_IMMU=0                                         Premise(F86)
	S105= CtrlIR_MEM=0                                          Premise(F87)
	S106= CtrlIR_WB=0                                           Premise(F88)
	S107= CtrlGPR=0                                             Premise(F89)
	S108= CtrlIAddrReg=0                                        Premise(F90)
	S109= CtrlPC=0                                              Premise(F91)
	S110= CtrlPCInc=1                                           Premise(F92)
	S111= PC[Out]=addr+4                                        PC-Inc(S1,S109,S110)
	S112= PC[CIA]=addr                                          PC-Inc(S1,S109,S110)
	S113= CtrlIMem=0                                            Premise(F93)
	S114= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S113)
	S115= CtrlICacheReg=0                                       Premise(F94)
	S116= CtrlASIDIn=0                                          Premise(F95)
	S117= CtrlCP0=0                                             Premise(F96)
	S118= CP0[ASID]=pid                                         CP0-Hold(S0,S117)
	S119= CtrlEPCIn=0                                           Premise(F97)
	S120= CtrlExCodeIn=0                                        Premise(F98)
	S121= CtrlIRMux=0                                           Premise(F99)
	S122= GPR[rS]=a                                             Premise(F100)
	S123= GPR[rT]=b                                             Premise(F101)

ID	S124= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S103)
	S125= IR_ID.Out31_26=0                                      IR-Out(S103)
	S126= IR_ID.Out25_21=rS                                     IR-Out(S103)
	S127= IR_ID.Out20_16=rT                                     IR-Out(S103)
	S128= IR_ID.Out15_11=rD                                     IR-Out(S103)
	S129= IR_ID.Out10_6=0                                       IR-Out(S103)
	S130= IR_ID.Out5_0=37                                       IR-Out(S103)
	S131= PC.Out=addr+4                                         PC-Out(S111)
	S132= PC.CIA=addr                                           PC-Out(S112)
	S133= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S134= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S135= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F198)
	S136= FU.OutID1=>A_EX.In                                    Premise(F199)
	S137= FU.OutID2=>B_EX.In                                    Premise(F200)
	S138= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F201)
	S139= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F202)
	S140= FU.Bub_ID=>CU_ID.Bub                                  Premise(F203)
	S141= FU.Halt_ID=>CU_ID.Halt                                Premise(F204)
	S142= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F205)
	S143= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F206)
	S144= FU.Bub_IF=>CU_IF.Bub                                  Premise(F207)
	S145= FU.Halt_IF=>CU_IF.Halt                                Premise(F208)
	S146= ICache.Hit=>CU_IF.ICacheHit                           Premise(F209)
	S147= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F210)
	S148= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F211)
	S149= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F212)
	S150= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F213)
	S151= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F214)
	S152= ICache.Hit=>FU.ICacheHit                              Premise(F215)
	S153= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F216)
	S154= IR_ID.Out=>FU.IR_ID                                   Premise(F217)
	S155= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S124,S154)
	S156= IR_WB.Out=>FU.IR_WB                                   Premise(F218)
	S157= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F219)
	S158= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F220)
	S159= GPR.Rdata1=>FU.InID1                                  Premise(F221)
	S160= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F222)
	S161= FU.InID1_RReg=rS                                      Path(S126,S160)
	S162= GPR.Rdata2=>FU.InID2                                  Premise(F223)
	S163= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F224)
	S164= FU.InID2_RReg=rT                                      Path(S127,S163)
	S165= ALUOut_WB.Out=>FU.InWB                                Premise(F225)
	S166= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F226)
	S167= IR_ID.Out25_21=>GPR.RReg1                             Premise(F227)
	S168= GPR.RReg1=rS                                          Path(S126,S167)
	S169= GPR.Rdata1=a                                          GPR-Read(S168,S122)
	S170= FU.InID1=a                                            Path(S169,S159)
	S171= FU.OutID1=FU(a)                                       FU-Forward(S170)
	S172= A_EX.In=FU(a)                                         Path(S171,S136)
	S173= IR_ID.Out20_16=>GPR.RReg2                             Premise(F228)
	S174= GPR.RReg2=rT                                          Path(S127,S173)
	S175= GPR.Rdata2=b                                          GPR-Read(S174,S123)
	S176= FU.InID2=b                                            Path(S175,S162)
	S177= FU.OutID2=FU(b)                                       FU-Forward(S176)
	S178= B_EX.In=FU(b)                                         Path(S177,S137)
	S179= ALUOut_WB.Out=>GPR.WData                              Premise(F229)
	S180= IR_WB.Out15_11=>GPR.WReg                              Premise(F230)
	S181= IMMU.Addr=>IAddrReg.In                                Premise(F231)
	S182= PC.Out=>ICache.IEA                                    Premise(F232)
	S183= ICache.IEA=addr+4                                     Path(S131,S182)
	S184= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S183)
	S185= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S184,S146)
	S186= FU.ICacheHit=ICacheHit(addr+4)                        Path(S184,S152)
	S187= ICache.Out=>ICacheReg.In                              Premise(F233)
	S188= PC.Out=>IMMU.IEA                                      Premise(F234)
	S189= IMMU.IEA=addr+4                                       Path(S131,S188)
	S190= CP0.ASID=>IMMU.PID                                    Premise(F235)
	S191= IMMU.PID=pid                                          Path(S134,S190)
	S192= IMMU.Addr={pid,addr+4}                                IMMU-Search(S191,S189)
	S193= IAddrReg.In={pid,addr+4}                              Path(S192,S181)
	S194= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S191,S189)
	S195= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S194,S147)
	S196= IR_ID.Out=>IR_EX.In                                   Premise(F236)
	S197= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S124,S196)
	S198= ICache.Out=>IR_ID.In                                  Premise(F237)
	S199= ICache.Out=>IR_IMMU.In                                Premise(F238)
	S200= IR_DMMU2.Out=>IR_WB.In                                Premise(F239)
	S201= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F240)
	S202= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F241)
	S203= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F242)
	S204= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F243)
	S205= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F244)
	S206= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F245)
	S207= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F246)
	S208= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F247)
	S209= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F248)
	S210= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F249)
	S211= IR_EX.Out31_26=>CU_EX.Op                              Premise(F250)
	S212= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F251)
	S213= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F252)
	S214= CU_ID.IRFunc1=rT                                      Path(S127,S213)
	S215= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F253)
	S216= CU_ID.IRFunc2=rS                                      Path(S126,S215)
	S217= IR_ID.Out31_26=>CU_ID.Op                              Premise(F254)
	S218= CU_ID.Op=0                                            Path(S125,S217)
	S219= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F255)
	S220= CU_ID.IRFunc=37                                       Path(S130,S219)
	S221= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F256)
	S222= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F257)
	S223= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F258)
	S224= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F259)
	S225= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F260)
	S226= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F261)
	S227= IR_WB.Out31_26=>CU_WB.Op                              Premise(F262)
	S228= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F263)
	S229= CtrlA_EX=1                                            Premise(F264)
	S230= [A_EX]=FU(a)                                          A_EX-Write(S172,S229)
	S231= CtrlB_EX=1                                            Premise(F265)
	S232= [B_EX]=FU(b)                                          B_EX-Write(S178,S231)
	S233= CtrlALUOut_MEM=0                                      Premise(F266)
	S234= CtrlALUOut_DMMU1=0                                    Premise(F267)
	S235= CtrlALUOut_DMMU2=0                                    Premise(F268)
	S236= CtrlALUOut_WB=0                                       Premise(F269)
	S237= CtrlA_MEM=0                                           Premise(F270)
	S238= CtrlA_WB=0                                            Premise(F271)
	S239= CtrlB_MEM=0                                           Premise(F272)
	S240= CtrlB_WB=0                                            Premise(F273)
	S241= CtrlICache=0                                          Premise(F274)
	S242= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S97,S241)
	S243= CtrlIMMU=0                                            Premise(F275)
	S244= CtrlIR_DMMU1=0                                        Premise(F276)
	S245= CtrlIR_DMMU2=0                                        Premise(F277)
	S246= CtrlIR_EX=1                                           Premise(F278)
	S247= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S197,S246)
	S248= CtrlIR_ID=0                                           Premise(F279)
	S249= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S103,S248)
	S250= CtrlIR_IMMU=0                                         Premise(F280)
	S251= CtrlIR_MEM=0                                          Premise(F281)
	S252= CtrlIR_WB=0                                           Premise(F282)
	S253= CtrlGPR=0                                             Premise(F283)
	S254= GPR[rS]=a                                             GPR-Hold(S122,S253)
	S255= GPR[rT]=b                                             GPR-Hold(S123,S253)
	S256= CtrlIAddrReg=0                                        Premise(F284)
	S257= CtrlPC=0                                              Premise(F285)
	S258= CtrlPCInc=0                                           Premise(F286)
	S259= PC[CIA]=addr                                          PC-Hold(S112,S258)
	S260= PC[Out]=addr+4                                        PC-Hold(S111,S257,S258)
	S261= CtrlIMem=0                                            Premise(F287)
	S262= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S114,S261)
	S263= CtrlICacheReg=0                                       Premise(F288)
	S264= CtrlASIDIn=0                                          Premise(F289)
	S265= CtrlCP0=0                                             Premise(F290)
	S266= CP0[ASID]=pid                                         CP0-Hold(S118,S265)
	S267= CtrlEPCIn=0                                           Premise(F291)
	S268= CtrlExCodeIn=0                                        Premise(F292)
	S269= CtrlIRMux=0                                           Premise(F293)

EX	S270= A_EX.Out=FU(a)                                        A_EX-Out(S230)
	S271= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S230)
	S272= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S230)
	S273= B_EX.Out=FU(b)                                        B_EX-Out(S232)
	S274= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S232)
	S275= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S232)
	S276= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S247)
	S277= IR_EX.Out31_26=0                                      IR_EX-Out(S247)
	S278= IR_EX.Out25_21=rS                                     IR_EX-Out(S247)
	S279= IR_EX.Out20_16=rT                                     IR_EX-Out(S247)
	S280= IR_EX.Out15_11=rD                                     IR_EX-Out(S247)
	S281= IR_EX.Out10_6=0                                       IR_EX-Out(S247)
	S282= IR_EX.Out5_0=37                                       IR_EX-Out(S247)
	S283= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S249)
	S284= IR_ID.Out31_26=0                                      IR-Out(S249)
	S285= IR_ID.Out25_21=rS                                     IR-Out(S249)
	S286= IR_ID.Out20_16=rT                                     IR-Out(S249)
	S287= IR_ID.Out15_11=rD                                     IR-Out(S249)
	S288= IR_ID.Out10_6=0                                       IR-Out(S249)
	S289= IR_ID.Out5_0=37                                       IR-Out(S249)
	S290= PC.CIA=addr                                           PC-Out(S259)
	S291= PC.CIA31_28=addr[31:28]                               PC-Out(S259)
	S292= PC.Out=addr+4                                         PC-Out(S260)
	S293= CP0.ASID=pid                                          CP0-Read-ASID(S266)
	S294= ALU.Func=6'b000001                                    Premise(F294)
	S295= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F295)
	S296= FU.OutID1=>A_EX.In                                    Premise(F296)
	S297= FU.OutID2=>B_EX.In                                    Premise(F297)
	S298= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F298)
	S299= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F299)
	S300= FU.Bub_ID=>CU_ID.Bub                                  Premise(F300)
	S301= FU.Halt_ID=>CU_ID.Halt                                Premise(F301)
	S302= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F302)
	S303= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F303)
	S304= FU.Bub_IF=>CU_IF.Bub                                  Premise(F304)
	S305= FU.Halt_IF=>CU_IF.Halt                                Premise(F305)
	S306= ICache.Hit=>CU_IF.ICacheHit                           Premise(F306)
	S307= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F307)
	S308= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F308)
	S309= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F309)
	S310= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F310)
	S311= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F311)
	S312= ICache.Hit=>FU.ICacheHit                              Premise(F312)
	S313= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F313)
	S314= IR_ID.Out=>FU.IR_ID                                   Premise(F314)
	S315= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S283,S314)
	S316= IR_WB.Out=>FU.IR_WB                                   Premise(F315)
	S317= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F316)
	S318= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F317)
	S319= GPR.Rdata1=>FU.InID1                                  Premise(F318)
	S320= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F319)
	S321= FU.InID1_RReg=rS                                      Path(S285,S320)
	S322= GPR.Rdata2=>FU.InID2                                  Premise(F320)
	S323= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F321)
	S324= FU.InID2_RReg=rT                                      Path(S286,S323)
	S325= ALUOut_WB.Out=>FU.InWB                                Premise(F322)
	S326= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F323)
	S327= IR_ID.Out25_21=>GPR.RReg1                             Premise(F324)
	S328= GPR.RReg1=rS                                          Path(S285,S327)
	S329= GPR.Rdata1=a                                          GPR-Read(S328,S254)
	S330= FU.InID1=a                                            Path(S329,S319)
	S331= FU.OutID1=FU(a)                                       FU-Forward(S330)
	S332= A_EX.In=FU(a)                                         Path(S331,S296)
	S333= IR_ID.Out20_16=>GPR.RReg2                             Premise(F325)
	S334= GPR.RReg2=rT                                          Path(S286,S333)
	S335= GPR.Rdata2=b                                          GPR-Read(S334,S255)
	S336= FU.InID2=b                                            Path(S335,S322)
	S337= FU.OutID2=FU(b)                                       FU-Forward(S336)
	S338= B_EX.In=FU(b)                                         Path(S337,S297)
	S339= ALUOut_WB.Out=>GPR.WData                              Premise(F326)
	S340= IR_WB.Out15_11=>GPR.WReg                              Premise(F327)
	S341= IMMU.Addr=>IAddrReg.In                                Premise(F328)
	S342= PC.Out=>ICache.IEA                                    Premise(F329)
	S343= ICache.IEA=addr+4                                     Path(S292,S342)
	S344= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S343)
	S345= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S344,S306)
	S346= FU.ICacheHit=ICacheHit(addr+4)                        Path(S344,S312)
	S347= ICache.Out=>ICacheReg.In                              Premise(F330)
	S348= PC.Out=>IMMU.IEA                                      Premise(F331)
	S349= IMMU.IEA=addr+4                                       Path(S292,S348)
	S350= CP0.ASID=>IMMU.PID                                    Premise(F332)
	S351= IMMU.PID=pid                                          Path(S293,S350)
	S352= IMMU.Addr={pid,addr+4}                                IMMU-Search(S351,S349)
	S353= IAddrReg.In={pid,addr+4}                              Path(S352,S341)
	S354= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S351,S349)
	S355= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S354,S307)
	S356= IR_ID.Out=>IR_EX.In                                   Premise(F333)
	S357= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S283,S356)
	S358= ICache.Out=>IR_ID.In                                  Premise(F334)
	S359= ICache.Out=>IR_IMMU.In                                Premise(F335)
	S360= IR_DMMU2.Out=>IR_WB.In                                Premise(F336)
	S361= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F337)
	S362= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F338)
	S363= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F339)
	S364= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F340)
	S365= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F341)
	S366= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F342)
	S367= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F343)
	S368= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F344)
	S369= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F345)
	S370= CU_EX.IRFunc1=rT                                      Path(S279,S369)
	S371= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F346)
	S372= CU_EX.IRFunc2=rS                                      Path(S278,S371)
	S373= IR_EX.Out31_26=>CU_EX.Op                              Premise(F347)
	S374= CU_EX.Op=0                                            Path(S277,S373)
	S375= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F348)
	S376= CU_EX.IRFunc=37                                       Path(S282,S375)
	S377= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F349)
	S378= CU_ID.IRFunc1=rT                                      Path(S286,S377)
	S379= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F350)
	S380= CU_ID.IRFunc2=rS                                      Path(S285,S379)
	S381= IR_ID.Out31_26=>CU_ID.Op                              Premise(F351)
	S382= CU_ID.Op=0                                            Path(S284,S381)
	S383= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F352)
	S384= CU_ID.IRFunc=37                                       Path(S289,S383)
	S385= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F353)
	S386= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F354)
	S387= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F355)
	S388= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F356)
	S389= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F357)
	S390= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F358)
	S391= IR_WB.Out31_26=>CU_WB.Op                              Premise(F359)
	S392= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F360)
	S393= CtrlA_EX=0                                            Premise(F361)
	S394= [A_EX]=FU(a)                                          A_EX-Hold(S230,S393)
	S395= CtrlB_EX=0                                            Premise(F362)
	S396= [B_EX]=FU(b)                                          B_EX-Hold(S232,S395)
	S397= CtrlALUOut_MEM=1                                      Premise(F363)
	S398= CtrlALUOut_DMMU1=0                                    Premise(F364)
	S399= CtrlALUOut_DMMU2=0                                    Premise(F365)
	S400= CtrlALUOut_WB=0                                       Premise(F366)
	S401= CtrlA_MEM=0                                           Premise(F367)
	S402= CtrlA_WB=0                                            Premise(F368)
	S403= CtrlB_MEM=0                                           Premise(F369)
	S404= CtrlB_WB=0                                            Premise(F370)
	S405= CtrlICache=0                                          Premise(F371)
	S406= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S242,S405)
	S407= CtrlIMMU=0                                            Premise(F372)
	S408= CtrlIR_DMMU1=0                                        Premise(F373)
	S409= CtrlIR_DMMU2=0                                        Premise(F374)
	S410= CtrlIR_EX=0                                           Premise(F375)
	S411= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S247,S410)
	S412= CtrlIR_ID=0                                           Premise(F376)
	S413= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S249,S412)
	S414= CtrlIR_IMMU=0                                         Premise(F377)
	S415= CtrlIR_MEM=1                                          Premise(F378)
	S416= CtrlIR_WB=0                                           Premise(F379)
	S417= CtrlGPR=0                                             Premise(F380)
	S418= GPR[rS]=a                                             GPR-Hold(S254,S417)
	S419= GPR[rT]=b                                             GPR-Hold(S255,S417)
	S420= CtrlIAddrReg=0                                        Premise(F381)
	S421= CtrlPC=0                                              Premise(F382)
	S422= CtrlPCInc=0                                           Premise(F383)
	S423= PC[CIA]=addr                                          PC-Hold(S259,S422)
	S424= PC[Out]=addr+4                                        PC-Hold(S260,S421,S422)
	S425= CtrlIMem=0                                            Premise(F384)
	S426= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S262,S425)
	S427= CtrlICacheReg=0                                       Premise(F385)
	S428= CtrlASIDIn=0                                          Premise(F386)
	S429= CtrlCP0=0                                             Premise(F387)
	S430= CP0[ASID]=pid                                         CP0-Hold(S266,S429)
	S431= CtrlEPCIn=0                                           Premise(F388)
	S432= CtrlExCodeIn=0                                        Premise(F389)
	S433= CtrlIRMux=0                                           Premise(F390)

MEM	S434= A_EX.Out=FU(a)                                        A_EX-Out(S394)
	S435= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S394)
	S436= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S394)
	S437= B_EX.Out=FU(b)                                        B_EX-Out(S396)
	S438= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S396)
	S439= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S396)
	S440= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S411)
	S441= IR_EX.Out31_26=0                                      IR_EX-Out(S411)
	S442= IR_EX.Out25_21=rS                                     IR_EX-Out(S411)
	S443= IR_EX.Out20_16=rT                                     IR_EX-Out(S411)
	S444= IR_EX.Out15_11=rD                                     IR_EX-Out(S411)
	S445= IR_EX.Out10_6=0                                       IR_EX-Out(S411)
	S446= IR_EX.Out5_0=37                                       IR_EX-Out(S411)
	S447= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S413)
	S448= IR_ID.Out31_26=0                                      IR-Out(S413)
	S449= IR_ID.Out25_21=rS                                     IR-Out(S413)
	S450= IR_ID.Out20_16=rT                                     IR-Out(S413)
	S451= IR_ID.Out15_11=rD                                     IR-Out(S413)
	S452= IR_ID.Out10_6=0                                       IR-Out(S413)
	S453= IR_ID.Out5_0=37                                       IR-Out(S413)
	S454= PC.CIA=addr                                           PC-Out(S423)
	S455= PC.CIA31_28=addr[31:28]                               PC-Out(S423)
	S456= PC.Out=addr+4                                         PC-Out(S424)
	S457= CP0.ASID=pid                                          CP0-Read-ASID(S430)
	S458= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F391)
	S459= FU.OutID1=>A_EX.In                                    Premise(F392)
	S460= FU.OutID2=>B_EX.In                                    Premise(F393)
	S461= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F394)
	S462= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F395)
	S463= FU.Bub_ID=>CU_ID.Bub                                  Premise(F396)
	S464= FU.Halt_ID=>CU_ID.Halt                                Premise(F397)
	S465= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F398)
	S466= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F399)
	S467= FU.Bub_IF=>CU_IF.Bub                                  Premise(F400)
	S468= FU.Halt_IF=>CU_IF.Halt                                Premise(F401)
	S469= ICache.Hit=>CU_IF.ICacheHit                           Premise(F402)
	S470= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F403)
	S471= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F404)
	S472= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F405)
	S473= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F406)
	S474= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F407)
	S475= ICache.Hit=>FU.ICacheHit                              Premise(F408)
	S476= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F409)
	S477= IR_ID.Out=>FU.IR_ID                                   Premise(F410)
	S478= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S447,S477)
	S479= IR_WB.Out=>FU.IR_WB                                   Premise(F411)
	S480= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F412)
	S481= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F413)
	S482= GPR.Rdata1=>FU.InID1                                  Premise(F414)
	S483= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F415)
	S484= FU.InID1_RReg=rS                                      Path(S449,S483)
	S485= GPR.Rdata2=>FU.InID2                                  Premise(F416)
	S486= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F417)
	S487= FU.InID2_RReg=rT                                      Path(S450,S486)
	S488= ALUOut_WB.Out=>FU.InWB                                Premise(F418)
	S489= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F419)
	S490= IR_ID.Out25_21=>GPR.RReg1                             Premise(F420)
	S491= GPR.RReg1=rS                                          Path(S449,S490)
	S492= GPR.Rdata1=a                                          GPR-Read(S491,S418)
	S493= FU.InID1=a                                            Path(S492,S482)
	S494= FU.OutID1=FU(a)                                       FU-Forward(S493)
	S495= A_EX.In=FU(a)                                         Path(S494,S459)
	S496= IR_ID.Out20_16=>GPR.RReg2                             Premise(F421)
	S497= GPR.RReg2=rT                                          Path(S450,S496)
	S498= GPR.Rdata2=b                                          GPR-Read(S497,S419)
	S499= FU.InID2=b                                            Path(S498,S485)
	S500= FU.OutID2=FU(b)                                       FU-Forward(S499)
	S501= B_EX.In=FU(b)                                         Path(S500,S460)
	S502= ALUOut_WB.Out=>GPR.WData                              Premise(F422)
	S503= IR_WB.Out15_11=>GPR.WReg                              Premise(F423)
	S504= IMMU.Addr=>IAddrReg.In                                Premise(F424)
	S505= PC.Out=>ICache.IEA                                    Premise(F425)
	S506= ICache.IEA=addr+4                                     Path(S456,S505)
	S507= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S506)
	S508= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S507,S469)
	S509= FU.ICacheHit=ICacheHit(addr+4)                        Path(S507,S475)
	S510= ICache.Out=>ICacheReg.In                              Premise(F426)
	S511= PC.Out=>IMMU.IEA                                      Premise(F427)
	S512= IMMU.IEA=addr+4                                       Path(S456,S511)
	S513= CP0.ASID=>IMMU.PID                                    Premise(F428)
	S514= IMMU.PID=pid                                          Path(S457,S513)
	S515= IMMU.Addr={pid,addr+4}                                IMMU-Search(S514,S512)
	S516= IAddrReg.In={pid,addr+4}                              Path(S515,S504)
	S517= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S514,S512)
	S518= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S517,S470)
	S519= IR_ID.Out=>IR_EX.In                                   Premise(F429)
	S520= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S447,S519)
	S521= ICache.Out=>IR_ID.In                                  Premise(F430)
	S522= ICache.Out=>IR_IMMU.In                                Premise(F431)
	S523= IR_DMMU2.Out=>IR_WB.In                                Premise(F432)
	S524= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F433)
	S525= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F434)
	S526= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F435)
	S527= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F436)
	S528= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F437)
	S529= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F438)
	S530= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F439)
	S531= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F440)
	S532= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F441)
	S533= CU_EX.IRFunc1=rT                                      Path(S443,S532)
	S534= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F442)
	S535= CU_EX.IRFunc2=rS                                      Path(S442,S534)
	S536= IR_EX.Out31_26=>CU_EX.Op                              Premise(F443)
	S537= CU_EX.Op=0                                            Path(S441,S536)
	S538= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F444)
	S539= CU_EX.IRFunc=37                                       Path(S446,S538)
	S540= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F445)
	S541= CU_ID.IRFunc1=rT                                      Path(S450,S540)
	S542= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F446)
	S543= CU_ID.IRFunc2=rS                                      Path(S449,S542)
	S544= IR_ID.Out31_26=>CU_ID.Op                              Premise(F447)
	S545= CU_ID.Op=0                                            Path(S448,S544)
	S546= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F448)
	S547= CU_ID.IRFunc=37                                       Path(S453,S546)
	S548= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F449)
	S549= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F450)
	S550= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F451)
	S551= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F452)
	S552= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F453)
	S553= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F454)
	S554= IR_WB.Out31_26=>CU_WB.Op                              Premise(F455)
	S555= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F456)
	S556= CtrlA_EX=0                                            Premise(F457)
	S557= [A_EX]=FU(a)                                          A_EX-Hold(S394,S556)
	S558= CtrlB_EX=0                                            Premise(F458)
	S559= [B_EX]=FU(b)                                          B_EX-Hold(S396,S558)
	S560= CtrlALUOut_MEM=0                                      Premise(F459)
	S561= CtrlALUOut_DMMU1=1                                    Premise(F460)
	S562= CtrlALUOut_DMMU2=0                                    Premise(F461)
	S563= CtrlALUOut_WB=1                                       Premise(F462)
	S564= CtrlA_MEM=0                                           Premise(F463)
	S565= CtrlA_WB=1                                            Premise(F464)
	S566= CtrlB_MEM=0                                           Premise(F465)
	S567= CtrlB_WB=1                                            Premise(F466)
	S568= CtrlICache=0                                          Premise(F467)
	S569= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S406,S568)
	S570= CtrlIMMU=0                                            Premise(F468)
	S571= CtrlIR_DMMU1=1                                        Premise(F469)
	S572= CtrlIR_DMMU2=0                                        Premise(F470)
	S573= CtrlIR_EX=0                                           Premise(F471)
	S574= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S411,S573)
	S575= CtrlIR_ID=0                                           Premise(F472)
	S576= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S413,S575)
	S577= CtrlIR_IMMU=0                                         Premise(F473)
	S578= CtrlIR_MEM=0                                          Premise(F474)
	S579= CtrlIR_WB=1                                           Premise(F475)
	S580= CtrlGPR=0                                             Premise(F476)
	S581= GPR[rS]=a                                             GPR-Hold(S418,S580)
	S582= GPR[rT]=b                                             GPR-Hold(S419,S580)
	S583= CtrlIAddrReg=0                                        Premise(F477)
	S584= CtrlPC=0                                              Premise(F478)
	S585= CtrlPCInc=0                                           Premise(F479)
	S586= PC[CIA]=addr                                          PC-Hold(S423,S585)
	S587= PC[Out]=addr+4                                        PC-Hold(S424,S584,S585)
	S588= CtrlIMem=0                                            Premise(F480)
	S589= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S426,S588)
	S590= CtrlICacheReg=0                                       Premise(F481)
	S591= CtrlASIDIn=0                                          Premise(F482)
	S592= CtrlCP0=0                                             Premise(F483)
	S593= CP0[ASID]=pid                                         CP0-Hold(S430,S592)
	S594= CtrlEPCIn=0                                           Premise(F484)
	S595= CtrlExCodeIn=0                                        Premise(F485)
	S596= CtrlIRMux=0                                           Premise(F486)

WB	S597= A_EX.Out=FU(a)                                        A_EX-Out(S557)
	S598= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S557)
	S599= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S557)
	S600= B_EX.Out=FU(b)                                        B_EX-Out(S559)
	S601= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S559)
	S602= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S559)
	S603= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S574)
	S604= IR_EX.Out31_26=0                                      IR_EX-Out(S574)
	S605= IR_EX.Out25_21=rS                                     IR_EX-Out(S574)
	S606= IR_EX.Out20_16=rT                                     IR_EX-Out(S574)
	S607= IR_EX.Out15_11=rD                                     IR_EX-Out(S574)
	S608= IR_EX.Out10_6=0                                       IR_EX-Out(S574)
	S609= IR_EX.Out5_0=37                                       IR_EX-Out(S574)
	S610= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S576)
	S611= IR_ID.Out31_26=0                                      IR-Out(S576)
	S612= IR_ID.Out25_21=rS                                     IR-Out(S576)
	S613= IR_ID.Out20_16=rT                                     IR-Out(S576)
	S614= IR_ID.Out15_11=rD                                     IR-Out(S576)
	S615= IR_ID.Out10_6=0                                       IR-Out(S576)
	S616= IR_ID.Out5_0=37                                       IR-Out(S576)
	S617= PC.CIA=addr                                           PC-Out(S586)
	S618= PC.CIA31_28=addr[31:28]                               PC-Out(S586)
	S619= PC.Out=addr+4                                         PC-Out(S587)
	S620= CP0.ASID=pid                                          CP0-Read-ASID(S593)
	S621= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F679)
	S622= FU.OutID1=>A_EX.In                                    Premise(F680)
	S623= FU.OutID2=>B_EX.In                                    Premise(F681)
	S624= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F682)
	S625= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F683)
	S626= FU.Bub_ID=>CU_ID.Bub                                  Premise(F684)
	S627= FU.Halt_ID=>CU_ID.Halt                                Premise(F685)
	S628= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F686)
	S629= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F687)
	S630= FU.Bub_IF=>CU_IF.Bub                                  Premise(F688)
	S631= FU.Halt_IF=>CU_IF.Halt                                Premise(F689)
	S632= ICache.Hit=>CU_IF.ICacheHit                           Premise(F690)
	S633= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F691)
	S634= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F692)
	S635= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F693)
	S636= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F694)
	S637= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F695)
	S638= ICache.Hit=>FU.ICacheHit                              Premise(F696)
	S639= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F697)
	S640= IR_ID.Out=>FU.IR_ID                                   Premise(F698)
	S641= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S610,S640)
	S642= IR_WB.Out=>FU.IR_WB                                   Premise(F699)
	S643= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F700)
	S644= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F701)
	S645= GPR.Rdata1=>FU.InID1                                  Premise(F702)
	S646= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F703)
	S647= FU.InID1_RReg=rS                                      Path(S612,S646)
	S648= GPR.Rdata2=>FU.InID2                                  Premise(F704)
	S649= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F705)
	S650= FU.InID2_RReg=rT                                      Path(S613,S649)
	S651= ALUOut_WB.Out=>FU.InWB                                Premise(F706)
	S652= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F707)
	S653= IR_ID.Out25_21=>GPR.RReg1                             Premise(F708)
	S654= GPR.RReg1=rS                                          Path(S612,S653)
	S655= GPR.Rdata1=a                                          GPR-Read(S654,S581)
	S656= FU.InID1=a                                            Path(S655,S645)
	S657= FU.OutID1=FU(a)                                       FU-Forward(S656)
	S658= A_EX.In=FU(a)                                         Path(S657,S622)
	S659= IR_ID.Out20_16=>GPR.RReg2                             Premise(F709)
	S660= GPR.RReg2=rT                                          Path(S613,S659)
	S661= GPR.Rdata2=b                                          GPR-Read(S660,S582)
	S662= FU.InID2=b                                            Path(S661,S648)
	S663= FU.OutID2=FU(b)                                       FU-Forward(S662)
	S664= B_EX.In=FU(b)                                         Path(S663,S623)
	S665= ALUOut_WB.Out=>GPR.WData                              Premise(F710)
	S666= IR_WB.Out15_11=>GPR.WReg                              Premise(F711)
	S667= IMMU.Addr=>IAddrReg.In                                Premise(F712)
	S668= PC.Out=>ICache.IEA                                    Premise(F713)
	S669= ICache.IEA=addr+4                                     Path(S619,S668)
	S670= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S669)
	S671= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S670,S632)
	S672= FU.ICacheHit=ICacheHit(addr+4)                        Path(S670,S638)
	S673= ICache.Out=>ICacheReg.In                              Premise(F714)
	S674= PC.Out=>IMMU.IEA                                      Premise(F715)
	S675= IMMU.IEA=addr+4                                       Path(S619,S674)
	S676= CP0.ASID=>IMMU.PID                                    Premise(F716)
	S677= IMMU.PID=pid                                          Path(S620,S676)
	S678= IMMU.Addr={pid,addr+4}                                IMMU-Search(S677,S675)
	S679= IAddrReg.In={pid,addr+4}                              Path(S678,S667)
	S680= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S677,S675)
	S681= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S680,S633)
	S682= IR_ID.Out=>IR_EX.In                                   Premise(F717)
	S683= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S610,S682)
	S684= ICache.Out=>IR_ID.In                                  Premise(F718)
	S685= ICache.Out=>IR_IMMU.In                                Premise(F719)
	S686= IR_DMMU2.Out=>IR_WB.In                                Premise(F720)
	S687= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F721)
	S688= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F722)
	S689= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F723)
	S690= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F724)
	S691= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F725)
	S692= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F726)
	S693= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F727)
	S694= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F728)
	S695= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F729)
	S696= CU_EX.IRFunc1=rT                                      Path(S606,S695)
	S697= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F730)
	S698= CU_EX.IRFunc2=rS                                      Path(S605,S697)
	S699= IR_EX.Out31_26=>CU_EX.Op                              Premise(F731)
	S700= CU_EX.Op=0                                            Path(S604,S699)
	S701= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F732)
	S702= CU_EX.IRFunc=37                                       Path(S609,S701)
	S703= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F733)
	S704= CU_ID.IRFunc1=rT                                      Path(S613,S703)
	S705= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F734)
	S706= CU_ID.IRFunc2=rS                                      Path(S612,S705)
	S707= IR_ID.Out31_26=>CU_ID.Op                              Premise(F735)
	S708= CU_ID.Op=0                                            Path(S611,S707)
	S709= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F736)
	S710= CU_ID.IRFunc=37                                       Path(S616,S709)
	S711= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F737)
	S712= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F738)
	S713= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F739)
	S714= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F740)
	S715= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F741)
	S716= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F742)
	S717= IR_WB.Out31_26=>CU_WB.Op                              Premise(F743)
	S718= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F744)
	S719= CtrlA_EX=0                                            Premise(F745)
	S720= [A_EX]=FU(a)                                          A_EX-Hold(S557,S719)
	S721= CtrlB_EX=0                                            Premise(F746)
	S722= [B_EX]=FU(b)                                          B_EX-Hold(S559,S721)
	S723= CtrlALUOut_MEM=0                                      Premise(F747)
	S724= CtrlALUOut_DMMU1=0                                    Premise(F748)
	S725= CtrlALUOut_DMMU2=0                                    Premise(F749)
	S726= CtrlALUOut_WB=0                                       Premise(F750)
	S727= CtrlA_MEM=0                                           Premise(F751)
	S728= CtrlA_WB=0                                            Premise(F752)
	S729= CtrlB_MEM=0                                           Premise(F753)
	S730= CtrlB_WB=0                                            Premise(F754)
	S731= CtrlICache=0                                          Premise(F755)
	S732= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S569,S731)
	S733= CtrlIMMU=0                                            Premise(F756)
	S734= CtrlIR_DMMU1=0                                        Premise(F757)
	S735= CtrlIR_DMMU2=0                                        Premise(F758)
	S736= CtrlIR_EX=0                                           Premise(F759)
	S737= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S574,S736)
	S738= CtrlIR_ID=0                                           Premise(F760)
	S739= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S576,S738)
	S740= CtrlIR_IMMU=0                                         Premise(F761)
	S741= CtrlIR_MEM=0                                          Premise(F762)
	S742= CtrlIR_WB=0                                           Premise(F763)
	S743= CtrlGPR=1                                             Premise(F764)
	S744= CtrlIAddrReg=0                                        Premise(F765)
	S745= CtrlPC=0                                              Premise(F766)
	S746= CtrlPCInc=0                                           Premise(F767)
	S747= PC[CIA]=addr                                          PC-Hold(S586,S746)
	S748= PC[Out]=addr+4                                        PC-Hold(S587,S745,S746)
	S749= CtrlIMem=0                                            Premise(F768)
	S750= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S589,S749)
	S751= CtrlICacheReg=0                                       Premise(F769)
	S752= CtrlASIDIn=0                                          Premise(F770)
	S753= CtrlCP0=0                                             Premise(F771)
	S754= CP0[ASID]=pid                                         CP0-Hold(S593,S753)
	S755= CtrlEPCIn=0                                           Premise(F772)
	S756= CtrlExCodeIn=0                                        Premise(F773)
	S757= CtrlIRMux=0                                           Premise(F774)

POST	S720= [A_EX]=FU(a)                                          A_EX-Hold(S557,S719)
	S722= [B_EX]=FU(b)                                          B_EX-Hold(S559,S721)
	S732= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S569,S731)
	S737= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S574,S736)
	S739= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S576,S738)
	S747= PC[CIA]=addr                                          PC-Hold(S586,S746)
	S748= PC[Out]=addr+4                                        PC-Hold(S587,S745,S746)
	S750= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S589,S749)
	S754= CP0[ASID]=pid                                         CP0-Hold(S593,S753)

