--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Board232.twx Board232.ncd -o Board232.twr Board232.pcf -ucf
Board232.ucf

Design file:              Board232.ncd
Physical constraint file: Board232.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |   31.567(R)|    2.356(R)|clk               |   0.000|
sw<1>       |   35.261(R)|    3.604(R)|clk               |   0.000|
sw<2>       |   37.185(R)|    2.996(R)|clk               |   0.000|
sw<3>       |   36.326(R)|    2.536(R)|clk               |   0.000|
sw<4>       |   35.805(R)|    3.063(R)|clk               |   0.000|
sw<5>       |   38.518(R)|    3.038(R)|clk               |   0.000|
sw<6>       |   36.768(R)|    2.417(R)|clk               |   0.000|
sw<7>       |   37.159(R)|    3.039(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock btn<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |   31.834(R)|    2.022(R)|clk               |   0.000|
sw<1>       |   35.528(R)|    3.270(R)|clk               |   0.000|
sw<2>       |   37.452(R)|    2.662(R)|clk               |   0.000|
sw<3>       |   36.593(R)|    2.202(R)|clk               |   0.000|
sw<4>       |   36.072(R)|    2.729(R)|clk               |   0.000|
sw<5>       |   38.785(R)|    2.704(R)|clk               |   0.000|
sw<6>       |   37.035(R)|    2.083(R)|clk               |   0.000|
sw<7>       |   37.426(R)|    2.705(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dp          |   12.018(R)|clk               |   0.000|
led<0>      |   10.444(R)|clk               |   0.000|
led<1>      |   12.119(R)|clk               |   0.000|
led<2>      |   11.333(R)|clk               |   0.000|
led<3>      |   10.733(R)|clk               |   0.000|
led<4>      |   11.365(R)|clk               |   0.000|
led<5>      |   11.706(R)|clk               |   0.000|
led<6>      |   11.351(R)|clk               |   0.000|
led<7>      |   10.465(R)|clk               |   0.000|
seg<0>      |   19.708(R)|clk               |   0.000|
seg<1>      |   19.946(R)|clk               |   0.000|
seg<2>      |   20.277(R)|clk               |   0.000|
seg<3>      |   20.148(R)|clk               |   0.000|
seg<4>      |   20.443(R)|clk               |   0.000|
seg<5>      |   19.708(R)|clk               |   0.000|
seg<6>      |   20.240(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock btn<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dp          |   11.684(R)|clk               |   0.000|
led<0>      |   10.110(R)|clk               |   0.000|
led<1>      |   11.785(R)|clk               |   0.000|
led<2>      |   10.999(R)|clk               |   0.000|
led<3>      |   10.399(R)|clk               |   0.000|
led<4>      |   11.031(R)|clk               |   0.000|
led<5>      |   11.372(R)|clk               |   0.000|
led<6>      |   11.017(R)|clk               |   0.000|
led<7>      |   10.131(R)|clk               |   0.000|
seg<0>      |   19.374(R)|clk               |   0.000|
seg<1>      |   19.612(R)|clk               |   0.000|
seg<2>      |   19.943(R)|clk               |   0.000|
seg<3>      |   19.814(R)|clk               |   0.000|
seg<4>      |   20.109(R)|clk               |   0.000|
seg<5>      |   19.374(R)|clk               |   0.000|
seg<6>      |   19.906(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    8.211(R)|mclk_BUFGP        |   0.000|
an<1>       |    8.051(R)|mclk_BUFGP        |   0.000|
an<2>       |    8.882(R)|mclk_BUFGP        |   0.000|
an<3>       |    8.365(R)|mclk_BUFGP        |   0.000|
dp          |   10.747(R)|mclk_BUFGP        |   0.000|
seg<0>      |   12.460(R)|mclk_BUFGP        |   0.000|
seg<1>      |   12.640(R)|mclk_BUFGP        |   0.000|
seg<2>      |   13.029(R)|mclk_BUFGP        |   0.000|
seg<3>      |   12.865(R)|mclk_BUFGP        |   0.000|
seg<4>      |   13.170(R)|mclk_BUFGP        |   0.000|
seg<5>      |   12.404(R)|mclk_BUFGP        |   0.000|
seg<6>      |   12.936(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |   42.894|         |         |         |
btn<3>         |   42.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |   42.894|         |         |         |
btn<3>         |   42.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.744|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<1>         |seg<0>         |   10.796|
btn<1>         |seg<1>         |   10.944|
btn<1>         |seg<2>         |   11.365|
btn<1>         |seg<3>         |   11.113|
btn<1>         |seg<4>         |   11.726|
btn<1>         |seg<5>         |   10.762|
btn<1>         |seg<6>         |   11.294|
---------------+---------------+---------+


Analysis completed Thu May 16 00:03:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



