
# Program: Catapult Ultra Synthesis
# Version: 10.3d/815731
#    File: Nlview netlist

module new "fir:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-2 -attr oid 1 -attr @path {/fir/fir:core/fir:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-3 -attr oid 2 -attr @path {/fir/fir:core/fir:core_core:fsm/rst}
load portBus fsm_output(5:0) output 6 {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-4 -attr oid 3 -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load port {MAC.C#3_tr0} input -symbol left_portin noname -attr @path {/fir/fir:core/fir:core_core:fsm/MAC.C#3_tr0}
load net {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-5 -attr oid 4 -attr vt d
load net {clk} -port {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-6 -attr oid 5
load net {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-7 -attr oid 6 -attr vt d
load net {rst} -port {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-8 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load netBundle {fsm_output} 6 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-9 -attr oid 8 -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/fir/fir:core/fir:core_core:fsm/fsm_output}
load net {MAC.C#3_tr0} -attr vt d
load net {MAC.C#3_tr0} -port {MAC.C#3_tr0}
### END MODULE 

module new "fir:core" "orig" \
 -symlib {d9232729-961f-4416-9fbc-f9a37b27ae1a-12 fir__FP76ac_fixed__tm__60_XCiL_2_16XCiL_1_2XCbL_1_1XC9ac_q_modeL_1_0XC9ac_o_modeL_1_0N21 v2} \
 -symlib {d9232729-961f-4416-9fbc-f9a37b27ae1a-12 fir__FP76ac_fixed__tm__60_XCiL_2_16XCiL_1_2XCbL_1_1XC9ac_q_modeL_1_0XC9ac_o_modeL_1_0N21 v2} \
 -symlib {d9232729-961f-4416-9fbc-f9a37b27ae1a-13 fir__FP76ac_fixed__tm__60_XCiL_2_16XCiL_1_2XCbL_1_1XC9ac_q_modeL_1_0XC9ac_o_modeL_1_0N21 v2} \
 -symlib {d9232729-961f-4416-9fbc-f9a37b27ae1a-13 fir__FP76ac_fixed__tm__60_XCiL_2_16XCiL_1_2XCbL_1_1XC9ac_q_modeL_1_0XC9ac_o_modeL_1_0N21 v2} \
 -symlib {d9232729-961f-4416-9fbc-f9a37b27ae1a-13 fir__FP76ac_fixed__tm__60_XCiL_2_16XCiL_1_2XCbL_1_1XC9ac_q_modeL_1_0XC9ac_o_modeL_1_0N21 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-12 -attr oid 9 -attr vt d -attr @path {/fir/fir:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-13 -attr oid 10 -attr vt d -attr @path {/fir/fir:core/rst}
load port {coeffs:rsc.triosy.lz} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-14 -attr oid 11 -attr vt d -attr @path {/fir/fir:core/coeffs:rsc.triosy.lz}
load portBus in1:rsc.dat(15:0) input 16 {in1:rsc.dat(15)} {in1:rsc.dat(14)} {in1:rsc.dat(13)} {in1:rsc.dat(12)} {in1:rsc.dat(11)} {in1:rsc.dat(10)} {in1:rsc.dat(9)} {in1:rsc.dat(8)} {in1:rsc.dat(7)} {in1:rsc.dat(6)} {in1:rsc.dat(5)} {in1:rsc.dat(4)} {in1:rsc.dat(3)} {in1:rsc.dat(2)} {in1:rsc.dat(1)} {in1:rsc.dat(0)} -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-15 -attr oid 12 -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load port {in1:rsc.triosy.lz} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-16 -attr oid 13 -attr vt d -attr @path {/fir/fir:core/in1:rsc.triosy.lz}
load portBus out1:rsc.dat(15:0) output 16 {out1:rsc.dat(15)} {out1:rsc.dat(14)} {out1:rsc.dat(13)} {out1:rsc.dat(12)} {out1:rsc.dat(11)} {out1:rsc.dat(10)} {out1:rsc.dat(9)} {out1:rsc.dat(8)} {out1:rsc.dat(7)} {out1:rsc.dat(6)} {out1:rsc.dat(5)} {out1:rsc.dat(4)} {out1:rsc.dat(3)} {out1:rsc.dat(2)} {out1:rsc.dat(1)} {out1:rsc.dat(0)} -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-17 -attr oid 14 -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load port {out1:rsc.triosy.lz} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-18 -attr oid 15 -attr vt d -attr @path {/fir/fir:core/out1:rsc.triosy.lz}
load portBus coeffs:rsci.radr_d(4:0) output 5 {coeffs:rsci.radr_d(4)} {coeffs:rsci.radr_d(3)} {coeffs:rsci.radr_d(2)} {coeffs:rsci.radr_d(1)} {coeffs:rsci.radr_d(0)} -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-19 -attr oid 16 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load portBus coeffs:rsci.q_d(15:0) input 16 {coeffs:rsci.q_d(15)} {coeffs:rsci.q_d(14)} {coeffs:rsci.q_d(13)} {coeffs:rsci.q_d(12)} {coeffs:rsci.q_d(11)} {coeffs:rsci.q_d(10)} {coeffs:rsci.q_d(9)} {coeffs:rsci.q_d(8)} {coeffs:rsci.q_d(7)} {coeffs:rsci.q_d(6)} {coeffs:rsci.q_d(5)} {coeffs:rsci.q_d(4)} {coeffs:rsci.q_d(3)} {coeffs:rsci.q_d(2)} {coeffs:rsci.q_d(1)} {coeffs:rsci.q_d(0)} -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-20 -attr oid 17 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.q_d}
load port {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-21 -attr oid 18 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(2,16)" EXT boxcolor 0 \
     portBus dat input 16 {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 16 {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "ccs_ioport.ccs_out" "ccs_ioport.ccs_out(3,16)" EXT boxcolor 0 \
     portBus idat input 16 {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     portBus dat output 16 {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "mgc_Altera-Cyclone-V-6_beh.mgc_mul(16,1,16,1,30)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(15:0) input 16 {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(15:0) input 16 {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(29:0) output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "fir:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus fsm_output(5:0) output 6 {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {MAC.C#3_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,30)" "INTERFACE" AND boxcolor 0 \
     portBus A0(29:0) input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(29:0) input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(29:0) input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(29:0) input 30 {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(16,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(15:0) input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(15:0) input 16 {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(3:0) input 4 {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(4,0,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(16,16)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(15:0) input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(15:0) input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(15:0) input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(15:0) input 16 {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(15:0) input 16 {A4(15)} {A4(14)} {A4(13)} {A4(12)} {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(15:0) input 16 {A5(15)} {A5(14)} {A5(13)} {A5(12)} {A5(11)} {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(15:0) input 16 {A6(15)} {A6(14)} {A6(13)} {A6(12)} {A6(11)} {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(15:0) input 16 {A7(15)} {A7(14)} {A7(13)} {A7(12)} {A7(11)} {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(15:0) input 16 {A8(15)} {A8(14)} {A8(13)} {A8(12)} {A8(11)} {A8(10)} {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(15:0) input 16 {A9(15)} {A9(14)} {A9(13)} {A9(12)} {A9(11)} {A9(10)} {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(15:0) input 16 {A10(15)} {A10(14)} {A10(13)} {A10(12)} {A10(11)} {A10(10)} {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(15:0) input 16 {A11(15)} {A11(14)} {A11(13)} {A11(12)} {A11(11)} {A11(10)} {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(15:0) input 16 {A12(15)} {A12(14)} {A12(13)} {A12(12)} {A12(11)} {A12(10)} {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(15:0) input 16 {A13(15)} {A13(14)} {A13(13)} {A13(12)} {A13(11)} {A13(10)} {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(15:0) input 16 {A14(15)} {A14(14)} {A14(13)} {A14(12)} {A14(11)} {A14(10)} {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(15:0) input 16 {A15(15)} {A15(14)} {A15(13)} {A15(12)} {A15(11)} {A15(10)} {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus S(3:0) input.top 4 {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(16,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(15:0) input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(15:0) input 16 {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(29:0) input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(29:0) input 30 {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(30,-1,30,-1,30)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(29:0) input 30 {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(29:0) input 30 {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,16)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(15:0) input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(15:0) input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {in1:rsci.idat(0)} -attr vt d
load net {in1:rsci.idat(1)} -attr vt d
load net {in1:rsci.idat(2)} -attr vt d
load net {in1:rsci.idat(3)} -attr vt d
load net {in1:rsci.idat(4)} -attr vt d
load net {in1:rsci.idat(5)} -attr vt d
load net {in1:rsci.idat(6)} -attr vt d
load net {in1:rsci.idat(7)} -attr vt d
load net {in1:rsci.idat(8)} -attr vt d
load net {in1:rsci.idat(9)} -attr vt d
load net {in1:rsci.idat(10)} -attr vt d
load net {in1:rsci.idat(11)} -attr vt d
load net {in1:rsci.idat(12)} -attr vt d
load net {in1:rsci.idat(13)} -attr vt d
load net {in1:rsci.idat(14)} -attr vt d
load net {in1:rsci.idat(15)} -attr vt d
load netBundle {in1:rsci.idat} 16 {in1:rsci.idat(0)} {in1:rsci.idat(1)} {in1:rsci.idat(2)} {in1:rsci.idat(3)} {in1:rsci.idat(4)} {in1:rsci.idat(5)} {in1:rsci.idat(6)} {in1:rsci.idat(7)} {in1:rsci.idat(8)} {in1:rsci.idat(9)} {in1:rsci.idat(10)} {in1:rsci.idat(11)} {in1:rsci.idat(12)} {in1:rsci.idat(13)} {in1:rsci.idat(14)} {in1:rsci.idat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-22 -attr oid 19 -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {out1:rsci.idat(0)} -attr vt d
load net {out1:rsci.idat(1)} -attr vt d
load net {out1:rsci.idat(2)} -attr vt d
load net {out1:rsci.idat(3)} -attr vt d
load net {out1:rsci.idat(4)} -attr vt d
load net {out1:rsci.idat(5)} -attr vt d
load net {out1:rsci.idat(6)} -attr vt d
load net {out1:rsci.idat(7)} -attr vt d
load net {out1:rsci.idat(8)} -attr vt d
load net {out1:rsci.idat(9)} -attr vt d
load net {out1:rsci.idat(10)} -attr vt d
load net {out1:rsci.idat(11)} -attr vt d
load net {out1:rsci.idat(12)} -attr vt d
load net {out1:rsci.idat(13)} -attr vt d
load net {out1:rsci.idat(14)} -attr vt d
load net {out1:rsci.idat(15)} -attr vt d
load netBundle {out1:rsci.idat} 16 {out1:rsci.idat(0)} {out1:rsci.idat(1)} {out1:rsci.idat(2)} {out1:rsci.idat(3)} {out1:rsci.idat(4)} {out1:rsci.idat(5)} {out1:rsci.idat(6)} {out1:rsci.idat(7)} {out1:rsci.idat(8)} {out1:rsci.idat(9)} {out1:rsci.idat(10)} {out1:rsci.idat(11)} {out1:rsci.idat(12)} {out1:rsci.idat(13)} {out1:rsci.idat(14)} {out1:rsci.idat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-23 -attr oid 20 -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {MAC:i(5:1).sva#1(0)} -attr vt d
load net {MAC:i(5:1).sva#1(1)} -attr vt d
load net {MAC:i(5:1).sva#1(2)} -attr vt d
load net {MAC:i(5:1).sva#1(3)} -attr vt d
load net {MAC:i(5:1).sva#1(4)} -attr vt d
load netBundle {MAC:i(5:1).sva#1} 5 {MAC:i(5:1).sva#1(0)} {MAC:i(5:1).sva#1(1)} {MAC:i(5:1).sva#1(2)} {MAC:i(5:1).sva#1(3)} {MAC:i(5:1).sva#1(4)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-24 -attr oid 21 -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva#1}
load net {MAC:i(5:1).sva(3:0)(0)} -attr vt d
load net {MAC:i(5:1).sva(3:0)(1)} -attr vt d
load net {MAC:i(5:1).sva(3:0)(2)} -attr vt d
load net {MAC:i(5:1).sva(3:0)(3)} -attr vt d
load netBundle {MAC:i(5:1).sva(3:0)} 4 {MAC:i(5:1).sva(3:0)(0)} {MAC:i(5:1).sva(3:0)(1)} {MAC:i(5:1).sva(3:0)(2)} {MAC:i(5:1).sva(3:0)(3)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-25 -attr oid 22 -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load net {z.out(14)} -attr vt d
load net {z.out(15)} -attr vt d
load net {z.out(16)} -attr vt d
load net {z.out(17)} -attr vt d
load net {z.out(18)} -attr vt d
load net {z.out(19)} -attr vt d
load net {z.out(20)} -attr vt d
load net {z.out(21)} -attr vt d
load net {z.out(22)} -attr vt d
load net {z.out(23)} -attr vt d
load net {z.out(24)} -attr vt d
load net {z.out(25)} -attr vt d
load net {z.out(26)} -attr vt d
load net {z.out(27)} -attr vt d
load net {z.out(28)} -attr vt d
load net {z.out(29)} -attr vt d
load netBundle {z.out} 30 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} {z.out(14)} {z.out(15)} {z.out(16)} {z.out(17)} {z.out(18)} {z.out(19)} {z.out(20)} {z.out(21)} {z.out(22)} {z.out(23)} {z.out(24)} {z.out(25)} {z.out(26)} {z.out(27)} {z.out(28)} {z.out(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-26 -attr oid 23 -attr vt d -attr @path {/fir/fir:core/z.out}
load net {regs(15).sva(0)} -attr vt d
load net {regs(15).sva(1)} -attr vt d
load net {regs(15).sva(2)} -attr vt d
load net {regs(15).sva(3)} -attr vt d
load net {regs(15).sva(4)} -attr vt d
load net {regs(15).sva(5)} -attr vt d
load net {regs(15).sva(6)} -attr vt d
load net {regs(15).sva(7)} -attr vt d
load net {regs(15).sva(8)} -attr vt d
load net {regs(15).sva(9)} -attr vt d
load net {regs(15).sva(10)} -attr vt d
load net {regs(15).sva(11)} -attr vt d
load net {regs(15).sva(12)} -attr vt d
load net {regs(15).sva(13)} -attr vt d
load net {regs(15).sva(14)} -attr vt d
load net {regs(15).sva(15)} -attr vt d
load netBundle {regs(15).sva} 16 {regs(15).sva(0)} {regs(15).sva(1)} {regs(15).sva(2)} {regs(15).sva(3)} {regs(15).sva(4)} {regs(15).sva(5)} {regs(15).sva(6)} {regs(15).sva(7)} {regs(15).sva(8)} {regs(15).sva(9)} {regs(15).sva(10)} {regs(15).sva(11)} {regs(15).sva(12)} {regs(15).sva(13)} {regs(15).sva(14)} {regs(15).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-27 -attr oid 24 -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(16).sva(0)} -attr vt d
load net {regs(16).sva(1)} -attr vt d
load net {regs(16).sva(2)} -attr vt d
load net {regs(16).sva(3)} -attr vt d
load net {regs(16).sva(4)} -attr vt d
load net {regs(16).sva(5)} -attr vt d
load net {regs(16).sva(6)} -attr vt d
load net {regs(16).sva(7)} -attr vt d
load net {regs(16).sva(8)} -attr vt d
load net {regs(16).sva(9)} -attr vt d
load net {regs(16).sva(10)} -attr vt d
load net {regs(16).sva(11)} -attr vt d
load net {regs(16).sva(12)} -attr vt d
load net {regs(16).sva(13)} -attr vt d
load net {regs(16).sva(14)} -attr vt d
load net {regs(16).sva(15)} -attr vt d
load netBundle {regs(16).sva} 16 {regs(16).sva(0)} {regs(16).sva(1)} {regs(16).sva(2)} {regs(16).sva(3)} {regs(16).sva(4)} {regs(16).sva(5)} {regs(16).sva(6)} {regs(16).sva(7)} {regs(16).sva(8)} {regs(16).sva(9)} {regs(16).sva(10)} {regs(16).sva(11)} {regs(16).sva(12)} {regs(16).sva(13)} {regs(16).sva(14)} {regs(16).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-28 -attr oid 25 -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(14).sva(0)} -attr vt d
load net {regs(14).sva(1)} -attr vt d
load net {regs(14).sva(2)} -attr vt d
load net {regs(14).sva(3)} -attr vt d
load net {regs(14).sva(4)} -attr vt d
load net {regs(14).sva(5)} -attr vt d
load net {regs(14).sva(6)} -attr vt d
load net {regs(14).sva(7)} -attr vt d
load net {regs(14).sva(8)} -attr vt d
load net {regs(14).sva(9)} -attr vt d
load net {regs(14).sva(10)} -attr vt d
load net {regs(14).sva(11)} -attr vt d
load net {regs(14).sva(12)} -attr vt d
load net {regs(14).sva(13)} -attr vt d
load net {regs(14).sva(14)} -attr vt d
load net {regs(14).sva(15)} -attr vt d
load netBundle {regs(14).sva} 16 {regs(14).sva(0)} {regs(14).sva(1)} {regs(14).sva(2)} {regs(14).sva(3)} {regs(14).sva(4)} {regs(14).sva(5)} {regs(14).sva(6)} {regs(14).sva(7)} {regs(14).sva(8)} {regs(14).sva(9)} {regs(14).sva(10)} {regs(14).sva(11)} {regs(14).sva(12)} {regs(14).sva(13)} {regs(14).sva(14)} {regs(14).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-29 -attr oid 26 -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(17).sva(0)} -attr vt d
load net {regs(17).sva(1)} -attr vt d
load net {regs(17).sva(2)} -attr vt d
load net {regs(17).sva(3)} -attr vt d
load net {regs(17).sva(4)} -attr vt d
load net {regs(17).sva(5)} -attr vt d
load net {regs(17).sva(6)} -attr vt d
load net {regs(17).sva(7)} -attr vt d
load net {regs(17).sva(8)} -attr vt d
load net {regs(17).sva(9)} -attr vt d
load net {regs(17).sva(10)} -attr vt d
load net {regs(17).sva(11)} -attr vt d
load net {regs(17).sva(12)} -attr vt d
load net {regs(17).sva(13)} -attr vt d
load net {regs(17).sva(14)} -attr vt d
load net {regs(17).sva(15)} -attr vt d
load netBundle {regs(17).sva} 16 {regs(17).sva(0)} {regs(17).sva(1)} {regs(17).sva(2)} {regs(17).sva(3)} {regs(17).sva(4)} {regs(17).sva(5)} {regs(17).sva(6)} {regs(17).sva(7)} {regs(17).sva(8)} {regs(17).sva(9)} {regs(17).sva(10)} {regs(17).sva(11)} {regs(17).sva(12)} {regs(17).sva(13)} {regs(17).sva(14)} {regs(17).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-30 -attr oid 27 -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(13).sva(0)} -attr vt d
load net {regs(13).sva(1)} -attr vt d
load net {regs(13).sva(2)} -attr vt d
load net {regs(13).sva(3)} -attr vt d
load net {regs(13).sva(4)} -attr vt d
load net {regs(13).sva(5)} -attr vt d
load net {regs(13).sva(6)} -attr vt d
load net {regs(13).sva(7)} -attr vt d
load net {regs(13).sva(8)} -attr vt d
load net {regs(13).sva(9)} -attr vt d
load net {regs(13).sva(10)} -attr vt d
load net {regs(13).sva(11)} -attr vt d
load net {regs(13).sva(12)} -attr vt d
load net {regs(13).sva(13)} -attr vt d
load net {regs(13).sva(14)} -attr vt d
load net {regs(13).sva(15)} -attr vt d
load netBundle {regs(13).sva} 16 {regs(13).sva(0)} {regs(13).sva(1)} {regs(13).sva(2)} {regs(13).sva(3)} {regs(13).sva(4)} {regs(13).sva(5)} {regs(13).sva(6)} {regs(13).sva(7)} {regs(13).sva(8)} {regs(13).sva(9)} {regs(13).sva(10)} {regs(13).sva(11)} {regs(13).sva(12)} {regs(13).sva(13)} {regs(13).sva(14)} {regs(13).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-31 -attr oid 28 -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(18).sva(0)} -attr vt d
load net {regs(18).sva(1)} -attr vt d
load net {regs(18).sva(2)} -attr vt d
load net {regs(18).sva(3)} -attr vt d
load net {regs(18).sva(4)} -attr vt d
load net {regs(18).sva(5)} -attr vt d
load net {regs(18).sva(6)} -attr vt d
load net {regs(18).sva(7)} -attr vt d
load net {regs(18).sva(8)} -attr vt d
load net {regs(18).sva(9)} -attr vt d
load net {regs(18).sva(10)} -attr vt d
load net {regs(18).sva(11)} -attr vt d
load net {regs(18).sva(12)} -attr vt d
load net {regs(18).sva(13)} -attr vt d
load net {regs(18).sva(14)} -attr vt d
load net {regs(18).sva(15)} -attr vt d
load netBundle {regs(18).sva} 16 {regs(18).sva(0)} {regs(18).sva(1)} {regs(18).sva(2)} {regs(18).sva(3)} {regs(18).sva(4)} {regs(18).sva(5)} {regs(18).sva(6)} {regs(18).sva(7)} {regs(18).sva(8)} {regs(18).sva(9)} {regs(18).sva(10)} {regs(18).sva(11)} {regs(18).sva(12)} {regs(18).sva(13)} {regs(18).sva(14)} {regs(18).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-32 -attr oid 29 -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(12).sva(0)} -attr vt d
load net {regs(12).sva(1)} -attr vt d
load net {regs(12).sva(2)} -attr vt d
load net {regs(12).sva(3)} -attr vt d
load net {regs(12).sva(4)} -attr vt d
load net {regs(12).sva(5)} -attr vt d
load net {regs(12).sva(6)} -attr vt d
load net {regs(12).sva(7)} -attr vt d
load net {regs(12).sva(8)} -attr vt d
load net {regs(12).sva(9)} -attr vt d
load net {regs(12).sva(10)} -attr vt d
load net {regs(12).sva(11)} -attr vt d
load net {regs(12).sva(12)} -attr vt d
load net {regs(12).sva(13)} -attr vt d
load net {regs(12).sva(14)} -attr vt d
load net {regs(12).sva(15)} -attr vt d
load netBundle {regs(12).sva} 16 {regs(12).sva(0)} {regs(12).sva(1)} {regs(12).sva(2)} {regs(12).sva(3)} {regs(12).sva(4)} {regs(12).sva(5)} {regs(12).sva(6)} {regs(12).sva(7)} {regs(12).sva(8)} {regs(12).sva(9)} {regs(12).sva(10)} {regs(12).sva(11)} {regs(12).sva(12)} {regs(12).sva(13)} {regs(12).sva(14)} {regs(12).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-33 -attr oid 30 -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(19).sva(0)} -attr vt d
load net {regs(19).sva(1)} -attr vt d
load net {regs(19).sva(2)} -attr vt d
load net {regs(19).sva(3)} -attr vt d
load net {regs(19).sva(4)} -attr vt d
load net {regs(19).sva(5)} -attr vt d
load net {regs(19).sva(6)} -attr vt d
load net {regs(19).sva(7)} -attr vt d
load net {regs(19).sva(8)} -attr vt d
load net {regs(19).sva(9)} -attr vt d
load net {regs(19).sva(10)} -attr vt d
load net {regs(19).sva(11)} -attr vt d
load net {regs(19).sva(12)} -attr vt d
load net {regs(19).sva(13)} -attr vt d
load net {regs(19).sva(14)} -attr vt d
load net {regs(19).sva(15)} -attr vt d
load netBundle {regs(19).sva} 16 {regs(19).sva(0)} {regs(19).sva(1)} {regs(19).sva(2)} {regs(19).sva(3)} {regs(19).sva(4)} {regs(19).sva(5)} {regs(19).sva(6)} {regs(19).sva(7)} {regs(19).sva(8)} {regs(19).sva(9)} {regs(19).sva(10)} {regs(19).sva(11)} {regs(19).sva(12)} {regs(19).sva(13)} {regs(19).sva(14)} {regs(19).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-34 -attr oid 31 -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(11).sva(0)} -attr vt d
load net {regs(11).sva(1)} -attr vt d
load net {regs(11).sva(2)} -attr vt d
load net {regs(11).sva(3)} -attr vt d
load net {regs(11).sva(4)} -attr vt d
load net {regs(11).sva(5)} -attr vt d
load net {regs(11).sva(6)} -attr vt d
load net {regs(11).sva(7)} -attr vt d
load net {regs(11).sva(8)} -attr vt d
load net {regs(11).sva(9)} -attr vt d
load net {regs(11).sva(10)} -attr vt d
load net {regs(11).sva(11)} -attr vt d
load net {regs(11).sva(12)} -attr vt d
load net {regs(11).sva(13)} -attr vt d
load net {regs(11).sva(14)} -attr vt d
load net {regs(11).sva(15)} -attr vt d
load netBundle {regs(11).sva} 16 {regs(11).sva(0)} {regs(11).sva(1)} {regs(11).sva(2)} {regs(11).sva(3)} {regs(11).sva(4)} {regs(11).sva(5)} {regs(11).sva(6)} {regs(11).sva(7)} {regs(11).sva(8)} {regs(11).sva(9)} {regs(11).sva(10)} {regs(11).sva(11)} {regs(11).sva(12)} {regs(11).sva(13)} {regs(11).sva(14)} {regs(11).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-35 -attr oid 32 -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(20).sva(0)} -attr vt d
load net {regs(20).sva(1)} -attr vt d
load net {regs(20).sva(2)} -attr vt d
load net {regs(20).sva(3)} -attr vt d
load net {regs(20).sva(4)} -attr vt d
load net {regs(20).sva(5)} -attr vt d
load net {regs(20).sva(6)} -attr vt d
load net {regs(20).sva(7)} -attr vt d
load net {regs(20).sva(8)} -attr vt d
load net {regs(20).sva(9)} -attr vt d
load net {regs(20).sva(10)} -attr vt d
load net {regs(20).sva(11)} -attr vt d
load net {regs(20).sva(12)} -attr vt d
load net {regs(20).sva(13)} -attr vt d
load net {regs(20).sva(14)} -attr vt d
load net {regs(20).sva(15)} -attr vt d
load netBundle {regs(20).sva} 16 {regs(20).sva(0)} {regs(20).sva(1)} {regs(20).sva(2)} {regs(20).sva(3)} {regs(20).sva(4)} {regs(20).sva(5)} {regs(20).sva(6)} {regs(20).sva(7)} {regs(20).sva(8)} {regs(20).sva(9)} {regs(20).sva(10)} {regs(20).sva(11)} {regs(20).sva(12)} {regs(20).sva(13)} {regs(20).sva(14)} {regs(20).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-36 -attr oid 33 -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(10).sva(0)} -attr vt d
load net {regs(10).sva(1)} -attr vt d
load net {regs(10).sva(2)} -attr vt d
load net {regs(10).sva(3)} -attr vt d
load net {regs(10).sva(4)} -attr vt d
load net {regs(10).sva(5)} -attr vt d
load net {regs(10).sva(6)} -attr vt d
load net {regs(10).sva(7)} -attr vt d
load net {regs(10).sva(8)} -attr vt d
load net {regs(10).sva(9)} -attr vt d
load net {regs(10).sva(10)} -attr vt d
load net {regs(10).sva(11)} -attr vt d
load net {regs(10).sva(12)} -attr vt d
load net {regs(10).sva(13)} -attr vt d
load net {regs(10).sva(14)} -attr vt d
load net {regs(10).sva(15)} -attr vt d
load netBundle {regs(10).sva} 16 {regs(10).sva(0)} {regs(10).sva(1)} {regs(10).sva(2)} {regs(10).sva(3)} {regs(10).sva(4)} {regs(10).sva(5)} {regs(10).sva(6)} {regs(10).sva(7)} {regs(10).sva(8)} {regs(10).sva(9)} {regs(10).sva(10)} {regs(10).sva(11)} {regs(10).sva(12)} {regs(10).sva(13)} {regs(10).sva(14)} {regs(10).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-37 -attr oid 34 -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(21).sva(0)} -attr vt d
load net {regs(21).sva(1)} -attr vt d
load net {regs(21).sva(2)} -attr vt d
load net {regs(21).sva(3)} -attr vt d
load net {regs(21).sva(4)} -attr vt d
load net {regs(21).sva(5)} -attr vt d
load net {regs(21).sva(6)} -attr vt d
load net {regs(21).sva(7)} -attr vt d
load net {regs(21).sva(8)} -attr vt d
load net {regs(21).sva(9)} -attr vt d
load net {regs(21).sva(10)} -attr vt d
load net {regs(21).sva(11)} -attr vt d
load net {regs(21).sva(12)} -attr vt d
load net {regs(21).sva(13)} -attr vt d
load net {regs(21).sva(14)} -attr vt d
load net {regs(21).sva(15)} -attr vt d
load netBundle {regs(21).sva} 16 {regs(21).sva(0)} {regs(21).sva(1)} {regs(21).sva(2)} {regs(21).sva(3)} {regs(21).sva(4)} {regs(21).sva(5)} {regs(21).sva(6)} {regs(21).sva(7)} {regs(21).sva(8)} {regs(21).sva(9)} {regs(21).sva(10)} {regs(21).sva(11)} {regs(21).sva(12)} {regs(21).sva(13)} {regs(21).sva(14)} {regs(21).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-38 -attr oid 35 -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(9).sva(0)} -attr vt d
load net {regs(9).sva(1)} -attr vt d
load net {regs(9).sva(2)} -attr vt d
load net {regs(9).sva(3)} -attr vt d
load net {regs(9).sva(4)} -attr vt d
load net {regs(9).sva(5)} -attr vt d
load net {regs(9).sva(6)} -attr vt d
load net {regs(9).sva(7)} -attr vt d
load net {regs(9).sva(8)} -attr vt d
load net {regs(9).sva(9)} -attr vt d
load net {regs(9).sva(10)} -attr vt d
load net {regs(9).sva(11)} -attr vt d
load net {regs(9).sva(12)} -attr vt d
load net {regs(9).sva(13)} -attr vt d
load net {regs(9).sva(14)} -attr vt d
load net {regs(9).sva(15)} -attr vt d
load netBundle {regs(9).sva} 16 {regs(9).sva(0)} {regs(9).sva(1)} {regs(9).sva(2)} {regs(9).sva(3)} {regs(9).sva(4)} {regs(9).sva(5)} {regs(9).sva(6)} {regs(9).sva(7)} {regs(9).sva(8)} {regs(9).sva(9)} {regs(9).sva(10)} {regs(9).sva(11)} {regs(9).sva(12)} {regs(9).sva(13)} {regs(9).sva(14)} {regs(9).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-39 -attr oid 36 -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(22).sva(0)} -attr vt d
load net {regs(22).sva(1)} -attr vt d
load net {regs(22).sva(2)} -attr vt d
load net {regs(22).sva(3)} -attr vt d
load net {regs(22).sva(4)} -attr vt d
load net {regs(22).sva(5)} -attr vt d
load net {regs(22).sva(6)} -attr vt d
load net {regs(22).sva(7)} -attr vt d
load net {regs(22).sva(8)} -attr vt d
load net {regs(22).sva(9)} -attr vt d
load net {regs(22).sva(10)} -attr vt d
load net {regs(22).sva(11)} -attr vt d
load net {regs(22).sva(12)} -attr vt d
load net {regs(22).sva(13)} -attr vt d
load net {regs(22).sva(14)} -attr vt d
load net {regs(22).sva(15)} -attr vt d
load netBundle {regs(22).sva} 16 {regs(22).sva(0)} {regs(22).sva(1)} {regs(22).sva(2)} {regs(22).sva(3)} {regs(22).sva(4)} {regs(22).sva(5)} {regs(22).sva(6)} {regs(22).sva(7)} {regs(22).sva(8)} {regs(22).sva(9)} {regs(22).sva(10)} {regs(22).sva(11)} {regs(22).sva(12)} {regs(22).sva(13)} {regs(22).sva(14)} {regs(22).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-40 -attr oid 37 -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(8).sva(0)} -attr vt d
load net {regs(8).sva(1)} -attr vt d
load net {regs(8).sva(2)} -attr vt d
load net {regs(8).sva(3)} -attr vt d
load net {regs(8).sva(4)} -attr vt d
load net {regs(8).sva(5)} -attr vt d
load net {regs(8).sva(6)} -attr vt d
load net {regs(8).sva(7)} -attr vt d
load net {regs(8).sva(8)} -attr vt d
load net {regs(8).sva(9)} -attr vt d
load net {regs(8).sva(10)} -attr vt d
load net {regs(8).sva(11)} -attr vt d
load net {regs(8).sva(12)} -attr vt d
load net {regs(8).sva(13)} -attr vt d
load net {regs(8).sva(14)} -attr vt d
load net {regs(8).sva(15)} -attr vt d
load netBundle {regs(8).sva} 16 {regs(8).sva(0)} {regs(8).sva(1)} {regs(8).sva(2)} {regs(8).sva(3)} {regs(8).sva(4)} {regs(8).sva(5)} {regs(8).sva(6)} {regs(8).sva(7)} {regs(8).sva(8)} {regs(8).sva(9)} {regs(8).sva(10)} {regs(8).sva(11)} {regs(8).sva(12)} {regs(8).sva(13)} {regs(8).sva(14)} {regs(8).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-41 -attr oid 38 -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(23).sva(0)} -attr vt d
load net {regs(23).sva(1)} -attr vt d
load net {regs(23).sva(2)} -attr vt d
load net {regs(23).sva(3)} -attr vt d
load net {regs(23).sva(4)} -attr vt d
load net {regs(23).sva(5)} -attr vt d
load net {regs(23).sva(6)} -attr vt d
load net {regs(23).sva(7)} -attr vt d
load net {regs(23).sva(8)} -attr vt d
load net {regs(23).sva(9)} -attr vt d
load net {regs(23).sva(10)} -attr vt d
load net {regs(23).sva(11)} -attr vt d
load net {regs(23).sva(12)} -attr vt d
load net {regs(23).sva(13)} -attr vt d
load net {regs(23).sva(14)} -attr vt d
load net {regs(23).sva(15)} -attr vt d
load netBundle {regs(23).sva} 16 {regs(23).sva(0)} {regs(23).sva(1)} {regs(23).sva(2)} {regs(23).sva(3)} {regs(23).sva(4)} {regs(23).sva(5)} {regs(23).sva(6)} {regs(23).sva(7)} {regs(23).sva(8)} {regs(23).sva(9)} {regs(23).sva(10)} {regs(23).sva(11)} {regs(23).sva(12)} {regs(23).sva(13)} {regs(23).sva(14)} {regs(23).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-42 -attr oid 39 -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(7).sva(0)} -attr vt d
load net {regs(7).sva(1)} -attr vt d
load net {regs(7).sva(2)} -attr vt d
load net {regs(7).sva(3)} -attr vt d
load net {regs(7).sva(4)} -attr vt d
load net {regs(7).sva(5)} -attr vt d
load net {regs(7).sva(6)} -attr vt d
load net {regs(7).sva(7)} -attr vt d
load net {regs(7).sva(8)} -attr vt d
load net {regs(7).sva(9)} -attr vt d
load net {regs(7).sva(10)} -attr vt d
load net {regs(7).sva(11)} -attr vt d
load net {regs(7).sva(12)} -attr vt d
load net {regs(7).sva(13)} -attr vt d
load net {regs(7).sva(14)} -attr vt d
load net {regs(7).sva(15)} -attr vt d
load netBundle {regs(7).sva} 16 {regs(7).sva(0)} {regs(7).sva(1)} {regs(7).sva(2)} {regs(7).sva(3)} {regs(7).sva(4)} {regs(7).sva(5)} {regs(7).sva(6)} {regs(7).sva(7)} {regs(7).sva(8)} {regs(7).sva(9)} {regs(7).sva(10)} {regs(7).sva(11)} {regs(7).sva(12)} {regs(7).sva(13)} {regs(7).sva(14)} {regs(7).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-43 -attr oid 40 -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(24).sva(0)} -attr vt d
load net {regs(24).sva(1)} -attr vt d
load net {regs(24).sva(2)} -attr vt d
load net {regs(24).sva(3)} -attr vt d
load net {regs(24).sva(4)} -attr vt d
load net {regs(24).sva(5)} -attr vt d
load net {regs(24).sva(6)} -attr vt d
load net {regs(24).sva(7)} -attr vt d
load net {regs(24).sva(8)} -attr vt d
load net {regs(24).sva(9)} -attr vt d
load net {regs(24).sva(10)} -attr vt d
load net {regs(24).sva(11)} -attr vt d
load net {regs(24).sva(12)} -attr vt d
load net {regs(24).sva(13)} -attr vt d
load net {regs(24).sva(14)} -attr vt d
load net {regs(24).sva(15)} -attr vt d
load netBundle {regs(24).sva} 16 {regs(24).sva(0)} {regs(24).sva(1)} {regs(24).sva(2)} {regs(24).sva(3)} {regs(24).sva(4)} {regs(24).sva(5)} {regs(24).sva(6)} {regs(24).sva(7)} {regs(24).sva(8)} {regs(24).sva(9)} {regs(24).sva(10)} {regs(24).sva(11)} {regs(24).sva(12)} {regs(24).sva(13)} {regs(24).sva(14)} {regs(24).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-44 -attr oid 41 -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(6).sva(0)} -attr vt d
load net {regs(6).sva(1)} -attr vt d
load net {regs(6).sva(2)} -attr vt d
load net {regs(6).sva(3)} -attr vt d
load net {regs(6).sva(4)} -attr vt d
load net {regs(6).sva(5)} -attr vt d
load net {regs(6).sva(6)} -attr vt d
load net {regs(6).sva(7)} -attr vt d
load net {regs(6).sva(8)} -attr vt d
load net {regs(6).sva(9)} -attr vt d
load net {regs(6).sva(10)} -attr vt d
load net {regs(6).sva(11)} -attr vt d
load net {regs(6).sva(12)} -attr vt d
load net {regs(6).sva(13)} -attr vt d
load net {regs(6).sva(14)} -attr vt d
load net {regs(6).sva(15)} -attr vt d
load netBundle {regs(6).sva} 16 {regs(6).sva(0)} {regs(6).sva(1)} {regs(6).sva(2)} {regs(6).sva(3)} {regs(6).sva(4)} {regs(6).sva(5)} {regs(6).sva(6)} {regs(6).sva(7)} {regs(6).sva(8)} {regs(6).sva(9)} {regs(6).sva(10)} {regs(6).sva(11)} {regs(6).sva(12)} {regs(6).sva(13)} {regs(6).sva(14)} {regs(6).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-45 -attr oid 42 -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(25).sva(0)} -attr vt d
load net {regs(25).sva(1)} -attr vt d
load net {regs(25).sva(2)} -attr vt d
load net {regs(25).sva(3)} -attr vt d
load net {regs(25).sva(4)} -attr vt d
load net {regs(25).sva(5)} -attr vt d
load net {regs(25).sva(6)} -attr vt d
load net {regs(25).sva(7)} -attr vt d
load net {regs(25).sva(8)} -attr vt d
load net {regs(25).sva(9)} -attr vt d
load net {regs(25).sva(10)} -attr vt d
load net {regs(25).sva(11)} -attr vt d
load net {regs(25).sva(12)} -attr vt d
load net {regs(25).sva(13)} -attr vt d
load net {regs(25).sva(14)} -attr vt d
load net {regs(25).sva(15)} -attr vt d
load netBundle {regs(25).sva} 16 {regs(25).sva(0)} {regs(25).sva(1)} {regs(25).sva(2)} {regs(25).sva(3)} {regs(25).sva(4)} {regs(25).sva(5)} {regs(25).sva(6)} {regs(25).sva(7)} {regs(25).sva(8)} {regs(25).sva(9)} {regs(25).sva(10)} {regs(25).sva(11)} {regs(25).sva(12)} {regs(25).sva(13)} {regs(25).sva(14)} {regs(25).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-46 -attr oid 43 -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(5).sva(0)} -attr vt d
load net {regs(5).sva(1)} -attr vt d
load net {regs(5).sva(2)} -attr vt d
load net {regs(5).sva(3)} -attr vt d
load net {regs(5).sva(4)} -attr vt d
load net {regs(5).sva(5)} -attr vt d
load net {regs(5).sva(6)} -attr vt d
load net {regs(5).sva(7)} -attr vt d
load net {regs(5).sva(8)} -attr vt d
load net {regs(5).sva(9)} -attr vt d
load net {regs(5).sva(10)} -attr vt d
load net {regs(5).sva(11)} -attr vt d
load net {regs(5).sva(12)} -attr vt d
load net {regs(5).sva(13)} -attr vt d
load net {regs(5).sva(14)} -attr vt d
load net {regs(5).sva(15)} -attr vt d
load netBundle {regs(5).sva} 16 {regs(5).sva(0)} {regs(5).sva(1)} {regs(5).sva(2)} {regs(5).sva(3)} {regs(5).sva(4)} {regs(5).sva(5)} {regs(5).sva(6)} {regs(5).sva(7)} {regs(5).sva(8)} {regs(5).sva(9)} {regs(5).sva(10)} {regs(5).sva(11)} {regs(5).sva(12)} {regs(5).sva(13)} {regs(5).sva(14)} {regs(5).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-47 -attr oid 44 -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(26).sva(0)} -attr vt d
load net {regs(26).sva(1)} -attr vt d
load net {regs(26).sva(2)} -attr vt d
load net {regs(26).sva(3)} -attr vt d
load net {regs(26).sva(4)} -attr vt d
load net {regs(26).sva(5)} -attr vt d
load net {regs(26).sva(6)} -attr vt d
load net {regs(26).sva(7)} -attr vt d
load net {regs(26).sva(8)} -attr vt d
load net {regs(26).sva(9)} -attr vt d
load net {regs(26).sva(10)} -attr vt d
load net {regs(26).sva(11)} -attr vt d
load net {regs(26).sva(12)} -attr vt d
load net {regs(26).sva(13)} -attr vt d
load net {regs(26).sva(14)} -attr vt d
load net {regs(26).sva(15)} -attr vt d
load netBundle {regs(26).sva} 16 {regs(26).sva(0)} {regs(26).sva(1)} {regs(26).sva(2)} {regs(26).sva(3)} {regs(26).sva(4)} {regs(26).sva(5)} {regs(26).sva(6)} {regs(26).sva(7)} {regs(26).sva(8)} {regs(26).sva(9)} {regs(26).sva(10)} {regs(26).sva(11)} {regs(26).sva(12)} {regs(26).sva(13)} {regs(26).sva(14)} {regs(26).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-48 -attr oid 45 -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(4).sva(0)} -attr vt d
load net {regs(4).sva(1)} -attr vt d
load net {regs(4).sva(2)} -attr vt d
load net {regs(4).sva(3)} -attr vt d
load net {regs(4).sva(4)} -attr vt d
load net {regs(4).sva(5)} -attr vt d
load net {regs(4).sva(6)} -attr vt d
load net {regs(4).sva(7)} -attr vt d
load net {regs(4).sva(8)} -attr vt d
load net {regs(4).sva(9)} -attr vt d
load net {regs(4).sva(10)} -attr vt d
load net {regs(4).sva(11)} -attr vt d
load net {regs(4).sva(12)} -attr vt d
load net {regs(4).sva(13)} -attr vt d
load net {regs(4).sva(14)} -attr vt d
load net {regs(4).sva(15)} -attr vt d
load netBundle {regs(4).sva} 16 {regs(4).sva(0)} {regs(4).sva(1)} {regs(4).sva(2)} {regs(4).sva(3)} {regs(4).sva(4)} {regs(4).sva(5)} {regs(4).sva(6)} {regs(4).sva(7)} {regs(4).sva(8)} {regs(4).sva(9)} {regs(4).sva(10)} {regs(4).sva(11)} {regs(4).sva(12)} {regs(4).sva(13)} {regs(4).sva(14)} {regs(4).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-49 -attr oid 46 -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(27).sva(0)} -attr vt d
load net {regs(27).sva(1)} -attr vt d
load net {regs(27).sva(2)} -attr vt d
load net {regs(27).sva(3)} -attr vt d
load net {regs(27).sva(4)} -attr vt d
load net {regs(27).sva(5)} -attr vt d
load net {regs(27).sva(6)} -attr vt d
load net {regs(27).sva(7)} -attr vt d
load net {regs(27).sva(8)} -attr vt d
load net {regs(27).sva(9)} -attr vt d
load net {regs(27).sva(10)} -attr vt d
load net {regs(27).sva(11)} -attr vt d
load net {regs(27).sva(12)} -attr vt d
load net {regs(27).sva(13)} -attr vt d
load net {regs(27).sva(14)} -attr vt d
load net {regs(27).sva(15)} -attr vt d
load netBundle {regs(27).sva} 16 {regs(27).sva(0)} {regs(27).sva(1)} {regs(27).sva(2)} {regs(27).sva(3)} {regs(27).sva(4)} {regs(27).sva(5)} {regs(27).sva(6)} {regs(27).sva(7)} {regs(27).sva(8)} {regs(27).sva(9)} {regs(27).sva(10)} {regs(27).sva(11)} {regs(27).sva(12)} {regs(27).sva(13)} {regs(27).sva(14)} {regs(27).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-50 -attr oid 47 -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(3).sva(0)} -attr vt d
load net {regs(3).sva(1)} -attr vt d
load net {regs(3).sva(2)} -attr vt d
load net {regs(3).sva(3)} -attr vt d
load net {regs(3).sva(4)} -attr vt d
load net {regs(3).sva(5)} -attr vt d
load net {regs(3).sva(6)} -attr vt d
load net {regs(3).sva(7)} -attr vt d
load net {regs(3).sva(8)} -attr vt d
load net {regs(3).sva(9)} -attr vt d
load net {regs(3).sva(10)} -attr vt d
load net {regs(3).sva(11)} -attr vt d
load net {regs(3).sva(12)} -attr vt d
load net {regs(3).sva(13)} -attr vt d
load net {regs(3).sva(14)} -attr vt d
load net {regs(3).sva(15)} -attr vt d
load netBundle {regs(3).sva} 16 {regs(3).sva(0)} {regs(3).sva(1)} {regs(3).sva(2)} {regs(3).sva(3)} {regs(3).sva(4)} {regs(3).sva(5)} {regs(3).sva(6)} {regs(3).sva(7)} {regs(3).sva(8)} {regs(3).sva(9)} {regs(3).sva(10)} {regs(3).sva(11)} {regs(3).sva(12)} {regs(3).sva(13)} {regs(3).sva(14)} {regs(3).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-51 -attr oid 48 -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(28).sva(0)} -attr vt d
load net {regs(28).sva(1)} -attr vt d
load net {regs(28).sva(2)} -attr vt d
load net {regs(28).sva(3)} -attr vt d
load net {regs(28).sva(4)} -attr vt d
load net {regs(28).sva(5)} -attr vt d
load net {regs(28).sva(6)} -attr vt d
load net {regs(28).sva(7)} -attr vt d
load net {regs(28).sva(8)} -attr vt d
load net {regs(28).sva(9)} -attr vt d
load net {regs(28).sva(10)} -attr vt d
load net {regs(28).sva(11)} -attr vt d
load net {regs(28).sva(12)} -attr vt d
load net {regs(28).sva(13)} -attr vt d
load net {regs(28).sva(14)} -attr vt d
load net {regs(28).sva(15)} -attr vt d
load netBundle {regs(28).sva} 16 {regs(28).sva(0)} {regs(28).sva(1)} {regs(28).sva(2)} {regs(28).sva(3)} {regs(28).sva(4)} {regs(28).sva(5)} {regs(28).sva(6)} {regs(28).sva(7)} {regs(28).sva(8)} {regs(28).sva(9)} {regs(28).sva(10)} {regs(28).sva(11)} {regs(28).sva(12)} {regs(28).sva(13)} {regs(28).sva(14)} {regs(28).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-52 -attr oid 49 -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(2).sva(0)} -attr vt d
load net {regs(2).sva(1)} -attr vt d
load net {regs(2).sva(2)} -attr vt d
load net {regs(2).sva(3)} -attr vt d
load net {regs(2).sva(4)} -attr vt d
load net {regs(2).sva(5)} -attr vt d
load net {regs(2).sva(6)} -attr vt d
load net {regs(2).sva(7)} -attr vt d
load net {regs(2).sva(8)} -attr vt d
load net {regs(2).sva(9)} -attr vt d
load net {regs(2).sva(10)} -attr vt d
load net {regs(2).sva(11)} -attr vt d
load net {regs(2).sva(12)} -attr vt d
load net {regs(2).sva(13)} -attr vt d
load net {regs(2).sva(14)} -attr vt d
load net {regs(2).sva(15)} -attr vt d
load netBundle {regs(2).sva} 16 {regs(2).sva(0)} {regs(2).sva(1)} {regs(2).sva(2)} {regs(2).sva(3)} {regs(2).sva(4)} {regs(2).sva(5)} {regs(2).sva(6)} {regs(2).sva(7)} {regs(2).sva(8)} {regs(2).sva(9)} {regs(2).sva(10)} {regs(2).sva(11)} {regs(2).sva(12)} {regs(2).sva(13)} {regs(2).sva(14)} {regs(2).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-53 -attr oid 50 -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(29).sva(0)} -attr vt d
load net {regs(29).sva(1)} -attr vt d
load net {regs(29).sva(2)} -attr vt d
load net {regs(29).sva(3)} -attr vt d
load net {regs(29).sva(4)} -attr vt d
load net {regs(29).sva(5)} -attr vt d
load net {regs(29).sva(6)} -attr vt d
load net {regs(29).sva(7)} -attr vt d
load net {regs(29).sva(8)} -attr vt d
load net {regs(29).sva(9)} -attr vt d
load net {regs(29).sva(10)} -attr vt d
load net {regs(29).sva(11)} -attr vt d
load net {regs(29).sva(12)} -attr vt d
load net {regs(29).sva(13)} -attr vt d
load net {regs(29).sva(14)} -attr vt d
load net {regs(29).sva(15)} -attr vt d
load netBundle {regs(29).sva} 16 {regs(29).sva(0)} {regs(29).sva(1)} {regs(29).sva(2)} {regs(29).sva(3)} {regs(29).sva(4)} {regs(29).sva(5)} {regs(29).sva(6)} {regs(29).sva(7)} {regs(29).sva(8)} {regs(29).sva(9)} {regs(29).sva(10)} {regs(29).sva(11)} {regs(29).sva(12)} {regs(29).sva(13)} {regs(29).sva(14)} {regs(29).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-54 -attr oid 51 -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(1).sva(0)} -attr vt d
load net {regs(1).sva(1)} -attr vt d
load net {regs(1).sva(2)} -attr vt d
load net {regs(1).sva(3)} -attr vt d
load net {regs(1).sva(4)} -attr vt d
load net {regs(1).sva(5)} -attr vt d
load net {regs(1).sva(6)} -attr vt d
load net {regs(1).sva(7)} -attr vt d
load net {regs(1).sva(8)} -attr vt d
load net {regs(1).sva(9)} -attr vt d
load net {regs(1).sva(10)} -attr vt d
load net {regs(1).sva(11)} -attr vt d
load net {regs(1).sva(12)} -attr vt d
load net {regs(1).sva(13)} -attr vt d
load net {regs(1).sva(14)} -attr vt d
load net {regs(1).sva(15)} -attr vt d
load netBundle {regs(1).sva} 16 {regs(1).sva(0)} {regs(1).sva(1)} {regs(1).sva(2)} {regs(1).sva(3)} {regs(1).sva(4)} {regs(1).sva(5)} {regs(1).sva(6)} {regs(1).sva(7)} {regs(1).sva(8)} {regs(1).sva(9)} {regs(1).sva(10)} {regs(1).sva(11)} {regs(1).sva(12)} {regs(1).sva(13)} {regs(1).sva(14)} {regs(1).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-55 -attr oid 52 -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(30).sva(0)} -attr vt d
load net {regs(30).sva(1)} -attr vt d
load net {regs(30).sva(2)} -attr vt d
load net {regs(30).sva(3)} -attr vt d
load net {regs(30).sva(4)} -attr vt d
load net {regs(30).sva(5)} -attr vt d
load net {regs(30).sva(6)} -attr vt d
load net {regs(30).sva(7)} -attr vt d
load net {regs(30).sva(8)} -attr vt d
load net {regs(30).sva(9)} -attr vt d
load net {regs(30).sva(10)} -attr vt d
load net {regs(30).sva(11)} -attr vt d
load net {regs(30).sva(12)} -attr vt d
load net {regs(30).sva(13)} -attr vt d
load net {regs(30).sva(14)} -attr vt d
load net {regs(30).sva(15)} -attr vt d
load netBundle {regs(30).sva} 16 {regs(30).sva(0)} {regs(30).sva(1)} {regs(30).sva(2)} {regs(30).sva(3)} {regs(30).sva(4)} {regs(30).sva(5)} {regs(30).sva(6)} {regs(30).sva(7)} {regs(30).sva(8)} {regs(30).sva(9)} {regs(30).sva(10)} {regs(30).sva(11)} {regs(30).sva(12)} {regs(30).sva(13)} {regs(30).sva(14)} {regs(30).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-56 -attr oid 53 -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(0).sva(0)} -attr vt d
load net {regs(0).sva(1)} -attr vt d
load net {regs(0).sva(2)} -attr vt d
load net {regs(0).sva(3)} -attr vt d
load net {regs(0).sva(4)} -attr vt d
load net {regs(0).sva(5)} -attr vt d
load net {regs(0).sva(6)} -attr vt d
load net {regs(0).sva(7)} -attr vt d
load net {regs(0).sva(8)} -attr vt d
load net {regs(0).sva(9)} -attr vt d
load net {regs(0).sva(10)} -attr vt d
load net {regs(0).sva(11)} -attr vt d
load net {regs(0).sva(12)} -attr vt d
load net {regs(0).sva(13)} -attr vt d
load net {regs(0).sva(14)} -attr vt d
load net {regs(0).sva(15)} -attr vt d
load netBundle {regs(0).sva} 16 {regs(0).sva(0)} {regs(0).sva(1)} {regs(0).sva(2)} {regs(0).sva(3)} {regs(0).sva(4)} {regs(0).sva(5)} {regs(0).sva(6)} {regs(0).sva(7)} {regs(0).sva(8)} {regs(0).sva(9)} {regs(0).sva(10)} {regs(0).sva(11)} {regs(0).sva(12)} {regs(0).sva(13)} {regs(0).sva(14)} {regs(0).sva(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-57 -attr oid 54 -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {acc(32:3)#1.sva(0)} -attr vt d
load net {acc(32:3)#1.sva(1)} -attr vt d
load net {acc(32:3)#1.sva(2)} -attr vt d
load net {acc(32:3)#1.sva(3)} -attr vt d
load net {acc(32:3)#1.sva(4)} -attr vt d
load net {acc(32:3)#1.sva(5)} -attr vt d
load net {acc(32:3)#1.sva(6)} -attr vt d
load net {acc(32:3)#1.sva(7)} -attr vt d
load net {acc(32:3)#1.sva(8)} -attr vt d
load net {acc(32:3)#1.sva(9)} -attr vt d
load net {acc(32:3)#1.sva(10)} -attr vt d
load net {acc(32:3)#1.sva(11)} -attr vt d
load net {acc(32:3)#1.sva(12)} -attr vt d
load net {acc(32:3)#1.sva(13)} -attr vt d
load net {acc(32:3)#1.sva(14)} -attr vt d
load net {acc(32:3)#1.sva(15)} -attr vt d
load net {acc(32:3)#1.sva(16)} -attr vt d
load net {acc(32:3)#1.sva(17)} -attr vt d
load net {acc(32:3)#1.sva(18)} -attr vt d
load net {acc(32:3)#1.sva(19)} -attr vt d
load net {acc(32:3)#1.sva(20)} -attr vt d
load net {acc(32:3)#1.sva(21)} -attr vt d
load net {acc(32:3)#1.sva(22)} -attr vt d
load net {acc(32:3)#1.sva(23)} -attr vt d
load net {acc(32:3)#1.sva(24)} -attr vt d
load net {acc(32:3)#1.sva(25)} -attr vt d
load net {acc(32:3)#1.sva(26)} -attr vt d
load net {acc(32:3)#1.sva(27)} -attr vt d
load net {acc(32:3)#1.sva(28)} -attr vt d
load net {acc(32:3)#1.sva(29)} -attr vt d
load netBundle {acc(32:3)#1.sva} 30 {acc(32:3)#1.sva(0)} {acc(32:3)#1.sva(1)} {acc(32:3)#1.sva(2)} {acc(32:3)#1.sva(3)} {acc(32:3)#1.sva(4)} {acc(32:3)#1.sva(5)} {acc(32:3)#1.sva(6)} {acc(32:3)#1.sva(7)} {acc(32:3)#1.sva(8)} {acc(32:3)#1.sva(9)} {acc(32:3)#1.sva(10)} {acc(32:3)#1.sva(11)} {acc(32:3)#1.sva(12)} {acc(32:3)#1.sva(13)} {acc(32:3)#1.sva(14)} {acc(32:3)#1.sva(15)} {acc(32:3)#1.sva(16)} {acc(32:3)#1.sva(17)} {acc(32:3)#1.sva(18)} {acc(32:3)#1.sva(19)} {acc(32:3)#1.sva(20)} {acc(32:3)#1.sva(21)} {acc(32:3)#1.sva(22)} {acc(32:3)#1.sva(23)} {acc(32:3)#1.sva(24)} {acc(32:3)#1.sva(25)} {acc(32:3)#1.sva(26)} {acc(32:3)#1.sva(27)} {acc(32:3)#1.sva(28)} {acc(32:3)#1.sva(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-58 -attr oid 55 -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {regs(30).sva#1(0)} -attr vt d
load net {regs(30).sva#1(1)} -attr vt d
load net {regs(30).sva#1(2)} -attr vt d
load net {regs(30).sva#1(3)} -attr vt d
load net {regs(30).sva#1(4)} -attr vt d
load net {regs(30).sva#1(5)} -attr vt d
load net {regs(30).sva#1(6)} -attr vt d
load net {regs(30).sva#1(7)} -attr vt d
load net {regs(30).sva#1(8)} -attr vt d
load net {regs(30).sva#1(9)} -attr vt d
load net {regs(30).sva#1(10)} -attr vt d
load net {regs(30).sva#1(11)} -attr vt d
load net {regs(30).sva#1(12)} -attr vt d
load net {regs(30).sva#1(13)} -attr vt d
load net {regs(30).sva#1(14)} -attr vt d
load net {regs(30).sva#1(15)} -attr vt d
load netBundle {regs(30).sva#1} 16 {regs(30).sva#1(0)} {regs(30).sva#1(1)} {regs(30).sva#1(2)} {regs(30).sva#1(3)} {regs(30).sva#1(4)} {regs(30).sva#1(5)} {regs(30).sva#1(6)} {regs(30).sva#1(7)} {regs(30).sva#1(8)} {regs(30).sva#1(9)} {regs(30).sva#1(10)} {regs(30).sva#1(11)} {regs(30).sva#1(12)} {regs(30).sva#1(13)} {regs(30).sva#1(14)} {regs(30).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-59 -attr oid 56 -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(29).sva#1(0)} -attr vt d
load net {regs(29).sva#1(1)} -attr vt d
load net {regs(29).sva#1(2)} -attr vt d
load net {regs(29).sva#1(3)} -attr vt d
load net {regs(29).sva#1(4)} -attr vt d
load net {regs(29).sva#1(5)} -attr vt d
load net {regs(29).sva#1(6)} -attr vt d
load net {regs(29).sva#1(7)} -attr vt d
load net {regs(29).sva#1(8)} -attr vt d
load net {regs(29).sva#1(9)} -attr vt d
load net {regs(29).sva#1(10)} -attr vt d
load net {regs(29).sva#1(11)} -attr vt d
load net {regs(29).sva#1(12)} -attr vt d
load net {regs(29).sva#1(13)} -attr vt d
load net {regs(29).sva#1(14)} -attr vt d
load net {regs(29).sva#1(15)} -attr vt d
load netBundle {regs(29).sva#1} 16 {regs(29).sva#1(0)} {regs(29).sva#1(1)} {regs(29).sva#1(2)} {regs(29).sva#1(3)} {regs(29).sva#1(4)} {regs(29).sva#1(5)} {regs(29).sva#1(6)} {regs(29).sva#1(7)} {regs(29).sva#1(8)} {regs(29).sva#1(9)} {regs(29).sva#1(10)} {regs(29).sva#1(11)} {regs(29).sva#1(12)} {regs(29).sva#1(13)} {regs(29).sva#1(14)} {regs(29).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-60 -attr oid 57 -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(28).sva#1(0)} -attr vt d
load net {regs(28).sva#1(1)} -attr vt d
load net {regs(28).sva#1(2)} -attr vt d
load net {regs(28).sva#1(3)} -attr vt d
load net {regs(28).sva#1(4)} -attr vt d
load net {regs(28).sva#1(5)} -attr vt d
load net {regs(28).sva#1(6)} -attr vt d
load net {regs(28).sva#1(7)} -attr vt d
load net {regs(28).sva#1(8)} -attr vt d
load net {regs(28).sva#1(9)} -attr vt d
load net {regs(28).sva#1(10)} -attr vt d
load net {regs(28).sva#1(11)} -attr vt d
load net {regs(28).sva#1(12)} -attr vt d
load net {regs(28).sva#1(13)} -attr vt d
load net {regs(28).sva#1(14)} -attr vt d
load net {regs(28).sva#1(15)} -attr vt d
load netBundle {regs(28).sva#1} 16 {regs(28).sva#1(0)} {regs(28).sva#1(1)} {regs(28).sva#1(2)} {regs(28).sva#1(3)} {regs(28).sva#1(4)} {regs(28).sva#1(5)} {regs(28).sva#1(6)} {regs(28).sva#1(7)} {regs(28).sva#1(8)} {regs(28).sva#1(9)} {regs(28).sva#1(10)} {regs(28).sva#1(11)} {regs(28).sva#1(12)} {regs(28).sva#1(13)} {regs(28).sva#1(14)} {regs(28).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-61 -attr oid 58 -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(27).sva#1(0)} -attr vt d
load net {regs(27).sva#1(1)} -attr vt d
load net {regs(27).sva#1(2)} -attr vt d
load net {regs(27).sva#1(3)} -attr vt d
load net {regs(27).sva#1(4)} -attr vt d
load net {regs(27).sva#1(5)} -attr vt d
load net {regs(27).sva#1(6)} -attr vt d
load net {regs(27).sva#1(7)} -attr vt d
load net {regs(27).sva#1(8)} -attr vt d
load net {regs(27).sva#1(9)} -attr vt d
load net {regs(27).sva#1(10)} -attr vt d
load net {regs(27).sva#1(11)} -attr vt d
load net {regs(27).sva#1(12)} -attr vt d
load net {regs(27).sva#1(13)} -attr vt d
load net {regs(27).sva#1(14)} -attr vt d
load net {regs(27).sva#1(15)} -attr vt d
load netBundle {regs(27).sva#1} 16 {regs(27).sva#1(0)} {regs(27).sva#1(1)} {regs(27).sva#1(2)} {regs(27).sva#1(3)} {regs(27).sva#1(4)} {regs(27).sva#1(5)} {regs(27).sva#1(6)} {regs(27).sva#1(7)} {regs(27).sva#1(8)} {regs(27).sva#1(9)} {regs(27).sva#1(10)} {regs(27).sva#1(11)} {regs(27).sva#1(12)} {regs(27).sva#1(13)} {regs(27).sva#1(14)} {regs(27).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-62 -attr oid 59 -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(26).sva#1(0)} -attr vt d
load net {regs(26).sva#1(1)} -attr vt d
load net {regs(26).sva#1(2)} -attr vt d
load net {regs(26).sva#1(3)} -attr vt d
load net {regs(26).sva#1(4)} -attr vt d
load net {regs(26).sva#1(5)} -attr vt d
load net {regs(26).sva#1(6)} -attr vt d
load net {regs(26).sva#1(7)} -attr vt d
load net {regs(26).sva#1(8)} -attr vt d
load net {regs(26).sva#1(9)} -attr vt d
load net {regs(26).sva#1(10)} -attr vt d
load net {regs(26).sva#1(11)} -attr vt d
load net {regs(26).sva#1(12)} -attr vt d
load net {regs(26).sva#1(13)} -attr vt d
load net {regs(26).sva#1(14)} -attr vt d
load net {regs(26).sva#1(15)} -attr vt d
load netBundle {regs(26).sva#1} 16 {regs(26).sva#1(0)} {regs(26).sva#1(1)} {regs(26).sva#1(2)} {regs(26).sva#1(3)} {regs(26).sva#1(4)} {regs(26).sva#1(5)} {regs(26).sva#1(6)} {regs(26).sva#1(7)} {regs(26).sva#1(8)} {regs(26).sva#1(9)} {regs(26).sva#1(10)} {regs(26).sva#1(11)} {regs(26).sva#1(12)} {regs(26).sva#1(13)} {regs(26).sva#1(14)} {regs(26).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-63 -attr oid 60 -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(25).sva#1(0)} -attr vt d
load net {regs(25).sva#1(1)} -attr vt d
load net {regs(25).sva#1(2)} -attr vt d
load net {regs(25).sva#1(3)} -attr vt d
load net {regs(25).sva#1(4)} -attr vt d
load net {regs(25).sva#1(5)} -attr vt d
load net {regs(25).sva#1(6)} -attr vt d
load net {regs(25).sva#1(7)} -attr vt d
load net {regs(25).sva#1(8)} -attr vt d
load net {regs(25).sva#1(9)} -attr vt d
load net {regs(25).sva#1(10)} -attr vt d
load net {regs(25).sva#1(11)} -attr vt d
load net {regs(25).sva#1(12)} -attr vt d
load net {regs(25).sva#1(13)} -attr vt d
load net {regs(25).sva#1(14)} -attr vt d
load net {regs(25).sva#1(15)} -attr vt d
load netBundle {regs(25).sva#1} 16 {regs(25).sva#1(0)} {regs(25).sva#1(1)} {regs(25).sva#1(2)} {regs(25).sva#1(3)} {regs(25).sva#1(4)} {regs(25).sva#1(5)} {regs(25).sva#1(6)} {regs(25).sva#1(7)} {regs(25).sva#1(8)} {regs(25).sva#1(9)} {regs(25).sva#1(10)} {regs(25).sva#1(11)} {regs(25).sva#1(12)} {regs(25).sva#1(13)} {regs(25).sva#1(14)} {regs(25).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-64 -attr oid 61 -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(24).sva#1(0)} -attr vt d
load net {regs(24).sva#1(1)} -attr vt d
load net {regs(24).sva#1(2)} -attr vt d
load net {regs(24).sva#1(3)} -attr vt d
load net {regs(24).sva#1(4)} -attr vt d
load net {regs(24).sva#1(5)} -attr vt d
load net {regs(24).sva#1(6)} -attr vt d
load net {regs(24).sva#1(7)} -attr vt d
load net {regs(24).sva#1(8)} -attr vt d
load net {regs(24).sva#1(9)} -attr vt d
load net {regs(24).sva#1(10)} -attr vt d
load net {regs(24).sva#1(11)} -attr vt d
load net {regs(24).sva#1(12)} -attr vt d
load net {regs(24).sva#1(13)} -attr vt d
load net {regs(24).sva#1(14)} -attr vt d
load net {regs(24).sva#1(15)} -attr vt d
load netBundle {regs(24).sva#1} 16 {regs(24).sva#1(0)} {regs(24).sva#1(1)} {regs(24).sva#1(2)} {regs(24).sva#1(3)} {regs(24).sva#1(4)} {regs(24).sva#1(5)} {regs(24).sva#1(6)} {regs(24).sva#1(7)} {regs(24).sva#1(8)} {regs(24).sva#1(9)} {regs(24).sva#1(10)} {regs(24).sva#1(11)} {regs(24).sva#1(12)} {regs(24).sva#1(13)} {regs(24).sva#1(14)} {regs(24).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-65 -attr oid 62 -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(23).sva#1(0)} -attr vt d
load net {regs(23).sva#1(1)} -attr vt d
load net {regs(23).sva#1(2)} -attr vt d
load net {regs(23).sva#1(3)} -attr vt d
load net {regs(23).sva#1(4)} -attr vt d
load net {regs(23).sva#1(5)} -attr vt d
load net {regs(23).sva#1(6)} -attr vt d
load net {regs(23).sva#1(7)} -attr vt d
load net {regs(23).sva#1(8)} -attr vt d
load net {regs(23).sva#1(9)} -attr vt d
load net {regs(23).sva#1(10)} -attr vt d
load net {regs(23).sva#1(11)} -attr vt d
load net {regs(23).sva#1(12)} -attr vt d
load net {regs(23).sva#1(13)} -attr vt d
load net {regs(23).sva#1(14)} -attr vt d
load net {regs(23).sva#1(15)} -attr vt d
load netBundle {regs(23).sva#1} 16 {regs(23).sva#1(0)} {regs(23).sva#1(1)} {regs(23).sva#1(2)} {regs(23).sva#1(3)} {regs(23).sva#1(4)} {regs(23).sva#1(5)} {regs(23).sva#1(6)} {regs(23).sva#1(7)} {regs(23).sva#1(8)} {regs(23).sva#1(9)} {regs(23).sva#1(10)} {regs(23).sva#1(11)} {regs(23).sva#1(12)} {regs(23).sva#1(13)} {regs(23).sva#1(14)} {regs(23).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-66 -attr oid 63 -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(22).sva#1(0)} -attr vt d
load net {regs(22).sva#1(1)} -attr vt d
load net {regs(22).sva#1(2)} -attr vt d
load net {regs(22).sva#1(3)} -attr vt d
load net {regs(22).sva#1(4)} -attr vt d
load net {regs(22).sva#1(5)} -attr vt d
load net {regs(22).sva#1(6)} -attr vt d
load net {regs(22).sva#1(7)} -attr vt d
load net {regs(22).sva#1(8)} -attr vt d
load net {regs(22).sva#1(9)} -attr vt d
load net {regs(22).sva#1(10)} -attr vt d
load net {regs(22).sva#1(11)} -attr vt d
load net {regs(22).sva#1(12)} -attr vt d
load net {regs(22).sva#1(13)} -attr vt d
load net {regs(22).sva#1(14)} -attr vt d
load net {regs(22).sva#1(15)} -attr vt d
load netBundle {regs(22).sva#1} 16 {regs(22).sva#1(0)} {regs(22).sva#1(1)} {regs(22).sva#1(2)} {regs(22).sva#1(3)} {regs(22).sva#1(4)} {regs(22).sva#1(5)} {regs(22).sva#1(6)} {regs(22).sva#1(7)} {regs(22).sva#1(8)} {regs(22).sva#1(9)} {regs(22).sva#1(10)} {regs(22).sva#1(11)} {regs(22).sva#1(12)} {regs(22).sva#1(13)} {regs(22).sva#1(14)} {regs(22).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-67 -attr oid 64 -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(21).sva#1(0)} -attr vt d
load net {regs(21).sva#1(1)} -attr vt d
load net {regs(21).sva#1(2)} -attr vt d
load net {regs(21).sva#1(3)} -attr vt d
load net {regs(21).sva#1(4)} -attr vt d
load net {regs(21).sva#1(5)} -attr vt d
load net {regs(21).sva#1(6)} -attr vt d
load net {regs(21).sva#1(7)} -attr vt d
load net {regs(21).sva#1(8)} -attr vt d
load net {regs(21).sva#1(9)} -attr vt d
load net {regs(21).sva#1(10)} -attr vt d
load net {regs(21).sva#1(11)} -attr vt d
load net {regs(21).sva#1(12)} -attr vt d
load net {regs(21).sva#1(13)} -attr vt d
load net {regs(21).sva#1(14)} -attr vt d
load net {regs(21).sva#1(15)} -attr vt d
load netBundle {regs(21).sva#1} 16 {regs(21).sva#1(0)} {regs(21).sva#1(1)} {regs(21).sva#1(2)} {regs(21).sva#1(3)} {regs(21).sva#1(4)} {regs(21).sva#1(5)} {regs(21).sva#1(6)} {regs(21).sva#1(7)} {regs(21).sva#1(8)} {regs(21).sva#1(9)} {regs(21).sva#1(10)} {regs(21).sva#1(11)} {regs(21).sva#1(12)} {regs(21).sva#1(13)} {regs(21).sva#1(14)} {regs(21).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-68 -attr oid 65 -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(20).sva#1(0)} -attr vt d
load net {regs(20).sva#1(1)} -attr vt d
load net {regs(20).sva#1(2)} -attr vt d
load net {regs(20).sva#1(3)} -attr vt d
load net {regs(20).sva#1(4)} -attr vt d
load net {regs(20).sva#1(5)} -attr vt d
load net {regs(20).sva#1(6)} -attr vt d
load net {regs(20).sva#1(7)} -attr vt d
load net {regs(20).sva#1(8)} -attr vt d
load net {regs(20).sva#1(9)} -attr vt d
load net {regs(20).sva#1(10)} -attr vt d
load net {regs(20).sva#1(11)} -attr vt d
load net {regs(20).sva#1(12)} -attr vt d
load net {regs(20).sva#1(13)} -attr vt d
load net {regs(20).sva#1(14)} -attr vt d
load net {regs(20).sva#1(15)} -attr vt d
load netBundle {regs(20).sva#1} 16 {regs(20).sva#1(0)} {regs(20).sva#1(1)} {regs(20).sva#1(2)} {regs(20).sva#1(3)} {regs(20).sva#1(4)} {regs(20).sva#1(5)} {regs(20).sva#1(6)} {regs(20).sva#1(7)} {regs(20).sva#1(8)} {regs(20).sva#1(9)} {regs(20).sva#1(10)} {regs(20).sva#1(11)} {regs(20).sva#1(12)} {regs(20).sva#1(13)} {regs(20).sva#1(14)} {regs(20).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-69 -attr oid 66 -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(19).sva#1(0)} -attr vt d
load net {regs(19).sva#1(1)} -attr vt d
load net {regs(19).sva#1(2)} -attr vt d
load net {regs(19).sva#1(3)} -attr vt d
load net {regs(19).sva#1(4)} -attr vt d
load net {regs(19).sva#1(5)} -attr vt d
load net {regs(19).sva#1(6)} -attr vt d
load net {regs(19).sva#1(7)} -attr vt d
load net {regs(19).sva#1(8)} -attr vt d
load net {regs(19).sva#1(9)} -attr vt d
load net {regs(19).sva#1(10)} -attr vt d
load net {regs(19).sva#1(11)} -attr vt d
load net {regs(19).sva#1(12)} -attr vt d
load net {regs(19).sva#1(13)} -attr vt d
load net {regs(19).sva#1(14)} -attr vt d
load net {regs(19).sva#1(15)} -attr vt d
load netBundle {regs(19).sva#1} 16 {regs(19).sva#1(0)} {regs(19).sva#1(1)} {regs(19).sva#1(2)} {regs(19).sva#1(3)} {regs(19).sva#1(4)} {regs(19).sva#1(5)} {regs(19).sva#1(6)} {regs(19).sva#1(7)} {regs(19).sva#1(8)} {regs(19).sva#1(9)} {regs(19).sva#1(10)} {regs(19).sva#1(11)} {regs(19).sva#1(12)} {regs(19).sva#1(13)} {regs(19).sva#1(14)} {regs(19).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-70 -attr oid 67 -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(18).sva#1(0)} -attr vt d
load net {regs(18).sva#1(1)} -attr vt d
load net {regs(18).sva#1(2)} -attr vt d
load net {regs(18).sva#1(3)} -attr vt d
load net {regs(18).sva#1(4)} -attr vt d
load net {regs(18).sva#1(5)} -attr vt d
load net {regs(18).sva#1(6)} -attr vt d
load net {regs(18).sva#1(7)} -attr vt d
load net {regs(18).sva#1(8)} -attr vt d
load net {regs(18).sva#1(9)} -attr vt d
load net {regs(18).sva#1(10)} -attr vt d
load net {regs(18).sva#1(11)} -attr vt d
load net {regs(18).sva#1(12)} -attr vt d
load net {regs(18).sva#1(13)} -attr vt d
load net {regs(18).sva#1(14)} -attr vt d
load net {regs(18).sva#1(15)} -attr vt d
load netBundle {regs(18).sva#1} 16 {regs(18).sva#1(0)} {regs(18).sva#1(1)} {regs(18).sva#1(2)} {regs(18).sva#1(3)} {regs(18).sva#1(4)} {regs(18).sva#1(5)} {regs(18).sva#1(6)} {regs(18).sva#1(7)} {regs(18).sva#1(8)} {regs(18).sva#1(9)} {regs(18).sva#1(10)} {regs(18).sva#1(11)} {regs(18).sva#1(12)} {regs(18).sva#1(13)} {regs(18).sva#1(14)} {regs(18).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-71 -attr oid 68 -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(17).sva#1(0)} -attr vt d
load net {regs(17).sva#1(1)} -attr vt d
load net {regs(17).sva#1(2)} -attr vt d
load net {regs(17).sva#1(3)} -attr vt d
load net {regs(17).sva#1(4)} -attr vt d
load net {regs(17).sva#1(5)} -attr vt d
load net {regs(17).sva#1(6)} -attr vt d
load net {regs(17).sva#1(7)} -attr vt d
load net {regs(17).sva#1(8)} -attr vt d
load net {regs(17).sva#1(9)} -attr vt d
load net {regs(17).sva#1(10)} -attr vt d
load net {regs(17).sva#1(11)} -attr vt d
load net {regs(17).sva#1(12)} -attr vt d
load net {regs(17).sva#1(13)} -attr vt d
load net {regs(17).sva#1(14)} -attr vt d
load net {regs(17).sva#1(15)} -attr vt d
load netBundle {regs(17).sva#1} 16 {regs(17).sva#1(0)} {regs(17).sva#1(1)} {regs(17).sva#1(2)} {regs(17).sva#1(3)} {regs(17).sva#1(4)} {regs(17).sva#1(5)} {regs(17).sva#1(6)} {regs(17).sva#1(7)} {regs(17).sva#1(8)} {regs(17).sva#1(9)} {regs(17).sva#1(10)} {regs(17).sva#1(11)} {regs(17).sva#1(12)} {regs(17).sva#1(13)} {regs(17).sva#1(14)} {regs(17).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-72 -attr oid 69 -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(16).sva#1(0)} -attr vt d
load net {regs(16).sva#1(1)} -attr vt d
load net {regs(16).sva#1(2)} -attr vt d
load net {regs(16).sva#1(3)} -attr vt d
load net {regs(16).sva#1(4)} -attr vt d
load net {regs(16).sva#1(5)} -attr vt d
load net {regs(16).sva#1(6)} -attr vt d
load net {regs(16).sva#1(7)} -attr vt d
load net {regs(16).sva#1(8)} -attr vt d
load net {regs(16).sva#1(9)} -attr vt d
load net {regs(16).sva#1(10)} -attr vt d
load net {regs(16).sva#1(11)} -attr vt d
load net {regs(16).sva#1(12)} -attr vt d
load net {regs(16).sva#1(13)} -attr vt d
load net {regs(16).sva#1(14)} -attr vt d
load net {regs(16).sva#1(15)} -attr vt d
load netBundle {regs(16).sva#1} 16 {regs(16).sva#1(0)} {regs(16).sva#1(1)} {regs(16).sva#1(2)} {regs(16).sva#1(3)} {regs(16).sva#1(4)} {regs(16).sva#1(5)} {regs(16).sva#1(6)} {regs(16).sva#1(7)} {regs(16).sva#1(8)} {regs(16).sva#1(9)} {regs(16).sva#1(10)} {regs(16).sva#1(11)} {regs(16).sva#1(12)} {regs(16).sva#1(13)} {regs(16).sva#1(14)} {regs(16).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-73 -attr oid 70 -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(15).sva#1(0)} -attr vt d
load net {regs(15).sva#1(1)} -attr vt d
load net {regs(15).sva#1(2)} -attr vt d
load net {regs(15).sva#1(3)} -attr vt d
load net {regs(15).sva#1(4)} -attr vt d
load net {regs(15).sva#1(5)} -attr vt d
load net {regs(15).sva#1(6)} -attr vt d
load net {regs(15).sva#1(7)} -attr vt d
load net {regs(15).sva#1(8)} -attr vt d
load net {regs(15).sva#1(9)} -attr vt d
load net {regs(15).sva#1(10)} -attr vt d
load net {regs(15).sva#1(11)} -attr vt d
load net {regs(15).sva#1(12)} -attr vt d
load net {regs(15).sva#1(13)} -attr vt d
load net {regs(15).sva#1(14)} -attr vt d
load net {regs(15).sva#1(15)} -attr vt d
load netBundle {regs(15).sva#1} 16 {regs(15).sva#1(0)} {regs(15).sva#1(1)} {regs(15).sva#1(2)} {regs(15).sva#1(3)} {regs(15).sva#1(4)} {regs(15).sva#1(5)} {regs(15).sva#1(6)} {regs(15).sva#1(7)} {regs(15).sva#1(8)} {regs(15).sva#1(9)} {regs(15).sva#1(10)} {regs(15).sva#1(11)} {regs(15).sva#1(12)} {regs(15).sva#1(13)} {regs(15).sva#1(14)} {regs(15).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-74 -attr oid 71 -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(14).sva#1(0)} -attr vt d
load net {regs(14).sva#1(1)} -attr vt d
load net {regs(14).sva#1(2)} -attr vt d
load net {regs(14).sva#1(3)} -attr vt d
load net {regs(14).sva#1(4)} -attr vt d
load net {regs(14).sva#1(5)} -attr vt d
load net {regs(14).sva#1(6)} -attr vt d
load net {regs(14).sva#1(7)} -attr vt d
load net {regs(14).sva#1(8)} -attr vt d
load net {regs(14).sva#1(9)} -attr vt d
load net {regs(14).sva#1(10)} -attr vt d
load net {regs(14).sva#1(11)} -attr vt d
load net {regs(14).sva#1(12)} -attr vt d
load net {regs(14).sva#1(13)} -attr vt d
load net {regs(14).sva#1(14)} -attr vt d
load net {regs(14).sva#1(15)} -attr vt d
load netBundle {regs(14).sva#1} 16 {regs(14).sva#1(0)} {regs(14).sva#1(1)} {regs(14).sva#1(2)} {regs(14).sva#1(3)} {regs(14).sva#1(4)} {regs(14).sva#1(5)} {regs(14).sva#1(6)} {regs(14).sva#1(7)} {regs(14).sva#1(8)} {regs(14).sva#1(9)} {regs(14).sva#1(10)} {regs(14).sva#1(11)} {regs(14).sva#1(12)} {regs(14).sva#1(13)} {regs(14).sva#1(14)} {regs(14).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-75 -attr oid 72 -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(13).sva#1(0)} -attr vt d
load net {regs(13).sva#1(1)} -attr vt d
load net {regs(13).sva#1(2)} -attr vt d
load net {regs(13).sva#1(3)} -attr vt d
load net {regs(13).sva#1(4)} -attr vt d
load net {regs(13).sva#1(5)} -attr vt d
load net {regs(13).sva#1(6)} -attr vt d
load net {regs(13).sva#1(7)} -attr vt d
load net {regs(13).sva#1(8)} -attr vt d
load net {regs(13).sva#1(9)} -attr vt d
load net {regs(13).sva#1(10)} -attr vt d
load net {regs(13).sva#1(11)} -attr vt d
load net {regs(13).sva#1(12)} -attr vt d
load net {regs(13).sva#1(13)} -attr vt d
load net {regs(13).sva#1(14)} -attr vt d
load net {regs(13).sva#1(15)} -attr vt d
load netBundle {regs(13).sva#1} 16 {regs(13).sva#1(0)} {regs(13).sva#1(1)} {regs(13).sva#1(2)} {regs(13).sva#1(3)} {regs(13).sva#1(4)} {regs(13).sva#1(5)} {regs(13).sva#1(6)} {regs(13).sva#1(7)} {regs(13).sva#1(8)} {regs(13).sva#1(9)} {regs(13).sva#1(10)} {regs(13).sva#1(11)} {regs(13).sva#1(12)} {regs(13).sva#1(13)} {regs(13).sva#1(14)} {regs(13).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-76 -attr oid 73 -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(12).sva#1(0)} -attr vt d
load net {regs(12).sva#1(1)} -attr vt d
load net {regs(12).sva#1(2)} -attr vt d
load net {regs(12).sva#1(3)} -attr vt d
load net {regs(12).sva#1(4)} -attr vt d
load net {regs(12).sva#1(5)} -attr vt d
load net {regs(12).sva#1(6)} -attr vt d
load net {regs(12).sva#1(7)} -attr vt d
load net {regs(12).sva#1(8)} -attr vt d
load net {regs(12).sva#1(9)} -attr vt d
load net {regs(12).sva#1(10)} -attr vt d
load net {regs(12).sva#1(11)} -attr vt d
load net {regs(12).sva#1(12)} -attr vt d
load net {regs(12).sva#1(13)} -attr vt d
load net {regs(12).sva#1(14)} -attr vt d
load net {regs(12).sva#1(15)} -attr vt d
load netBundle {regs(12).sva#1} 16 {regs(12).sva#1(0)} {regs(12).sva#1(1)} {regs(12).sva#1(2)} {regs(12).sva#1(3)} {regs(12).sva#1(4)} {regs(12).sva#1(5)} {regs(12).sva#1(6)} {regs(12).sva#1(7)} {regs(12).sva#1(8)} {regs(12).sva#1(9)} {regs(12).sva#1(10)} {regs(12).sva#1(11)} {regs(12).sva#1(12)} {regs(12).sva#1(13)} {regs(12).sva#1(14)} {regs(12).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-77 -attr oid 74 -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(11).sva#1(0)} -attr vt d
load net {regs(11).sva#1(1)} -attr vt d
load net {regs(11).sva#1(2)} -attr vt d
load net {regs(11).sva#1(3)} -attr vt d
load net {regs(11).sva#1(4)} -attr vt d
load net {regs(11).sva#1(5)} -attr vt d
load net {regs(11).sva#1(6)} -attr vt d
load net {regs(11).sva#1(7)} -attr vt d
load net {regs(11).sva#1(8)} -attr vt d
load net {regs(11).sva#1(9)} -attr vt d
load net {regs(11).sva#1(10)} -attr vt d
load net {regs(11).sva#1(11)} -attr vt d
load net {regs(11).sva#1(12)} -attr vt d
load net {regs(11).sva#1(13)} -attr vt d
load net {regs(11).sva#1(14)} -attr vt d
load net {regs(11).sva#1(15)} -attr vt d
load netBundle {regs(11).sva#1} 16 {regs(11).sva#1(0)} {regs(11).sva#1(1)} {regs(11).sva#1(2)} {regs(11).sva#1(3)} {regs(11).sva#1(4)} {regs(11).sva#1(5)} {regs(11).sva#1(6)} {regs(11).sva#1(7)} {regs(11).sva#1(8)} {regs(11).sva#1(9)} {regs(11).sva#1(10)} {regs(11).sva#1(11)} {regs(11).sva#1(12)} {regs(11).sva#1(13)} {regs(11).sva#1(14)} {regs(11).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-78 -attr oid 75 -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(10).sva#1(0)} -attr vt d
load net {regs(10).sva#1(1)} -attr vt d
load net {regs(10).sva#1(2)} -attr vt d
load net {regs(10).sva#1(3)} -attr vt d
load net {regs(10).sva#1(4)} -attr vt d
load net {regs(10).sva#1(5)} -attr vt d
load net {regs(10).sva#1(6)} -attr vt d
load net {regs(10).sva#1(7)} -attr vt d
load net {regs(10).sva#1(8)} -attr vt d
load net {regs(10).sva#1(9)} -attr vt d
load net {regs(10).sva#1(10)} -attr vt d
load net {regs(10).sva#1(11)} -attr vt d
load net {regs(10).sva#1(12)} -attr vt d
load net {regs(10).sva#1(13)} -attr vt d
load net {regs(10).sva#1(14)} -attr vt d
load net {regs(10).sva#1(15)} -attr vt d
load netBundle {regs(10).sva#1} 16 {regs(10).sva#1(0)} {regs(10).sva#1(1)} {regs(10).sva#1(2)} {regs(10).sva#1(3)} {regs(10).sva#1(4)} {regs(10).sva#1(5)} {regs(10).sva#1(6)} {regs(10).sva#1(7)} {regs(10).sva#1(8)} {regs(10).sva#1(9)} {regs(10).sva#1(10)} {regs(10).sva#1(11)} {regs(10).sva#1(12)} {regs(10).sva#1(13)} {regs(10).sva#1(14)} {regs(10).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-79 -attr oid 76 -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(9).sva#1(0)} -attr vt d
load net {regs(9).sva#1(1)} -attr vt d
load net {regs(9).sva#1(2)} -attr vt d
load net {regs(9).sva#1(3)} -attr vt d
load net {regs(9).sva#1(4)} -attr vt d
load net {regs(9).sva#1(5)} -attr vt d
load net {regs(9).sva#1(6)} -attr vt d
load net {regs(9).sva#1(7)} -attr vt d
load net {regs(9).sva#1(8)} -attr vt d
load net {regs(9).sva#1(9)} -attr vt d
load net {regs(9).sva#1(10)} -attr vt d
load net {regs(9).sva#1(11)} -attr vt d
load net {regs(9).sva#1(12)} -attr vt d
load net {regs(9).sva#1(13)} -attr vt d
load net {regs(9).sva#1(14)} -attr vt d
load net {regs(9).sva#1(15)} -attr vt d
load netBundle {regs(9).sva#1} 16 {regs(9).sva#1(0)} {regs(9).sva#1(1)} {regs(9).sva#1(2)} {regs(9).sva#1(3)} {regs(9).sva#1(4)} {regs(9).sva#1(5)} {regs(9).sva#1(6)} {regs(9).sva#1(7)} {regs(9).sva#1(8)} {regs(9).sva#1(9)} {regs(9).sva#1(10)} {regs(9).sva#1(11)} {regs(9).sva#1(12)} {regs(9).sva#1(13)} {regs(9).sva#1(14)} {regs(9).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-80 -attr oid 77 -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(8).sva#1(0)} -attr vt d
load net {regs(8).sva#1(1)} -attr vt d
load net {regs(8).sva#1(2)} -attr vt d
load net {regs(8).sva#1(3)} -attr vt d
load net {regs(8).sva#1(4)} -attr vt d
load net {regs(8).sva#1(5)} -attr vt d
load net {regs(8).sva#1(6)} -attr vt d
load net {regs(8).sva#1(7)} -attr vt d
load net {regs(8).sva#1(8)} -attr vt d
load net {regs(8).sva#1(9)} -attr vt d
load net {regs(8).sva#1(10)} -attr vt d
load net {regs(8).sva#1(11)} -attr vt d
load net {regs(8).sva#1(12)} -attr vt d
load net {regs(8).sva#1(13)} -attr vt d
load net {regs(8).sva#1(14)} -attr vt d
load net {regs(8).sva#1(15)} -attr vt d
load netBundle {regs(8).sva#1} 16 {regs(8).sva#1(0)} {regs(8).sva#1(1)} {regs(8).sva#1(2)} {regs(8).sva#1(3)} {regs(8).sva#1(4)} {regs(8).sva#1(5)} {regs(8).sva#1(6)} {regs(8).sva#1(7)} {regs(8).sva#1(8)} {regs(8).sva#1(9)} {regs(8).sva#1(10)} {regs(8).sva#1(11)} {regs(8).sva#1(12)} {regs(8).sva#1(13)} {regs(8).sva#1(14)} {regs(8).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-81 -attr oid 78 -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(7).sva#1(0)} -attr vt d
load net {regs(7).sva#1(1)} -attr vt d
load net {regs(7).sva#1(2)} -attr vt d
load net {regs(7).sva#1(3)} -attr vt d
load net {regs(7).sva#1(4)} -attr vt d
load net {regs(7).sva#1(5)} -attr vt d
load net {regs(7).sva#1(6)} -attr vt d
load net {regs(7).sva#1(7)} -attr vt d
load net {regs(7).sva#1(8)} -attr vt d
load net {regs(7).sva#1(9)} -attr vt d
load net {regs(7).sva#1(10)} -attr vt d
load net {regs(7).sva#1(11)} -attr vt d
load net {regs(7).sva#1(12)} -attr vt d
load net {regs(7).sva#1(13)} -attr vt d
load net {regs(7).sva#1(14)} -attr vt d
load net {regs(7).sva#1(15)} -attr vt d
load netBundle {regs(7).sva#1} 16 {regs(7).sva#1(0)} {regs(7).sva#1(1)} {regs(7).sva#1(2)} {regs(7).sva#1(3)} {regs(7).sva#1(4)} {regs(7).sva#1(5)} {regs(7).sva#1(6)} {regs(7).sva#1(7)} {regs(7).sva#1(8)} {regs(7).sva#1(9)} {regs(7).sva#1(10)} {regs(7).sva#1(11)} {regs(7).sva#1(12)} {regs(7).sva#1(13)} {regs(7).sva#1(14)} {regs(7).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-82 -attr oid 79 -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(6).sva#1(0)} -attr vt d
load net {regs(6).sva#1(1)} -attr vt d
load net {regs(6).sva#1(2)} -attr vt d
load net {regs(6).sva#1(3)} -attr vt d
load net {regs(6).sva#1(4)} -attr vt d
load net {regs(6).sva#1(5)} -attr vt d
load net {regs(6).sva#1(6)} -attr vt d
load net {regs(6).sva#1(7)} -attr vt d
load net {regs(6).sva#1(8)} -attr vt d
load net {regs(6).sva#1(9)} -attr vt d
load net {regs(6).sva#1(10)} -attr vt d
load net {regs(6).sva#1(11)} -attr vt d
load net {regs(6).sva#1(12)} -attr vt d
load net {regs(6).sva#1(13)} -attr vt d
load net {regs(6).sva#1(14)} -attr vt d
load net {regs(6).sva#1(15)} -attr vt d
load netBundle {regs(6).sva#1} 16 {regs(6).sva#1(0)} {regs(6).sva#1(1)} {regs(6).sva#1(2)} {regs(6).sva#1(3)} {regs(6).sva#1(4)} {regs(6).sva#1(5)} {regs(6).sva#1(6)} {regs(6).sva#1(7)} {regs(6).sva#1(8)} {regs(6).sva#1(9)} {regs(6).sva#1(10)} {regs(6).sva#1(11)} {regs(6).sva#1(12)} {regs(6).sva#1(13)} {regs(6).sva#1(14)} {regs(6).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-83 -attr oid 80 -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(5).sva#1(0)} -attr vt d
load net {regs(5).sva#1(1)} -attr vt d
load net {regs(5).sva#1(2)} -attr vt d
load net {regs(5).sva#1(3)} -attr vt d
load net {regs(5).sva#1(4)} -attr vt d
load net {regs(5).sva#1(5)} -attr vt d
load net {regs(5).sva#1(6)} -attr vt d
load net {regs(5).sva#1(7)} -attr vt d
load net {regs(5).sva#1(8)} -attr vt d
load net {regs(5).sva#1(9)} -attr vt d
load net {regs(5).sva#1(10)} -attr vt d
load net {regs(5).sva#1(11)} -attr vt d
load net {regs(5).sva#1(12)} -attr vt d
load net {regs(5).sva#1(13)} -attr vt d
load net {regs(5).sva#1(14)} -attr vt d
load net {regs(5).sva#1(15)} -attr vt d
load netBundle {regs(5).sva#1} 16 {regs(5).sva#1(0)} {regs(5).sva#1(1)} {regs(5).sva#1(2)} {regs(5).sva#1(3)} {regs(5).sva#1(4)} {regs(5).sva#1(5)} {regs(5).sva#1(6)} {regs(5).sva#1(7)} {regs(5).sva#1(8)} {regs(5).sva#1(9)} {regs(5).sva#1(10)} {regs(5).sva#1(11)} {regs(5).sva#1(12)} {regs(5).sva#1(13)} {regs(5).sva#1(14)} {regs(5).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-84 -attr oid 81 -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(4).sva#1(0)} -attr vt d
load net {regs(4).sva#1(1)} -attr vt d
load net {regs(4).sva#1(2)} -attr vt d
load net {regs(4).sva#1(3)} -attr vt d
load net {regs(4).sva#1(4)} -attr vt d
load net {regs(4).sva#1(5)} -attr vt d
load net {regs(4).sva#1(6)} -attr vt d
load net {regs(4).sva#1(7)} -attr vt d
load net {regs(4).sva#1(8)} -attr vt d
load net {regs(4).sva#1(9)} -attr vt d
load net {regs(4).sva#1(10)} -attr vt d
load net {regs(4).sva#1(11)} -attr vt d
load net {regs(4).sva#1(12)} -attr vt d
load net {regs(4).sva#1(13)} -attr vt d
load net {regs(4).sva#1(14)} -attr vt d
load net {regs(4).sva#1(15)} -attr vt d
load netBundle {regs(4).sva#1} 16 {regs(4).sva#1(0)} {regs(4).sva#1(1)} {regs(4).sva#1(2)} {regs(4).sva#1(3)} {regs(4).sva#1(4)} {regs(4).sva#1(5)} {regs(4).sva#1(6)} {regs(4).sva#1(7)} {regs(4).sva#1(8)} {regs(4).sva#1(9)} {regs(4).sva#1(10)} {regs(4).sva#1(11)} {regs(4).sva#1(12)} {regs(4).sva#1(13)} {regs(4).sva#1(14)} {regs(4).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-85 -attr oid 82 -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(3).sva#1(0)} -attr vt d
load net {regs(3).sva#1(1)} -attr vt d
load net {regs(3).sva#1(2)} -attr vt d
load net {regs(3).sva#1(3)} -attr vt d
load net {regs(3).sva#1(4)} -attr vt d
load net {regs(3).sva#1(5)} -attr vt d
load net {regs(3).sva#1(6)} -attr vt d
load net {regs(3).sva#1(7)} -attr vt d
load net {regs(3).sva#1(8)} -attr vt d
load net {regs(3).sva#1(9)} -attr vt d
load net {regs(3).sva#1(10)} -attr vt d
load net {regs(3).sva#1(11)} -attr vt d
load net {regs(3).sva#1(12)} -attr vt d
load net {regs(3).sva#1(13)} -attr vt d
load net {regs(3).sva#1(14)} -attr vt d
load net {regs(3).sva#1(15)} -attr vt d
load netBundle {regs(3).sva#1} 16 {regs(3).sva#1(0)} {regs(3).sva#1(1)} {regs(3).sva#1(2)} {regs(3).sva#1(3)} {regs(3).sva#1(4)} {regs(3).sva#1(5)} {regs(3).sva#1(6)} {regs(3).sva#1(7)} {regs(3).sva#1(8)} {regs(3).sva#1(9)} {regs(3).sva#1(10)} {regs(3).sva#1(11)} {regs(3).sva#1(12)} {regs(3).sva#1(13)} {regs(3).sva#1(14)} {regs(3).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-86 -attr oid 83 -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(2).sva#1(0)} -attr vt d
load net {regs(2).sva#1(1)} -attr vt d
load net {regs(2).sva#1(2)} -attr vt d
load net {regs(2).sva#1(3)} -attr vt d
load net {regs(2).sva#1(4)} -attr vt d
load net {regs(2).sva#1(5)} -attr vt d
load net {regs(2).sva#1(6)} -attr vt d
load net {regs(2).sva#1(7)} -attr vt d
load net {regs(2).sva#1(8)} -attr vt d
load net {regs(2).sva#1(9)} -attr vt d
load net {regs(2).sva#1(10)} -attr vt d
load net {regs(2).sva#1(11)} -attr vt d
load net {regs(2).sva#1(12)} -attr vt d
load net {regs(2).sva#1(13)} -attr vt d
load net {regs(2).sva#1(14)} -attr vt d
load net {regs(2).sva#1(15)} -attr vt d
load netBundle {regs(2).sva#1} 16 {regs(2).sva#1(0)} {regs(2).sva#1(1)} {regs(2).sva#1(2)} {regs(2).sva#1(3)} {regs(2).sva#1(4)} {regs(2).sva#1(5)} {regs(2).sva#1(6)} {regs(2).sva#1(7)} {regs(2).sva#1(8)} {regs(2).sva#1(9)} {regs(2).sva#1(10)} {regs(2).sva#1(11)} {regs(2).sva#1(12)} {regs(2).sva#1(13)} {regs(2).sva#1(14)} {regs(2).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-87 -attr oid 84 -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(1).sva#1(0)} -attr vt d
load net {regs(1).sva#1(1)} -attr vt d
load net {regs(1).sva#1(2)} -attr vt d
load net {regs(1).sva#1(3)} -attr vt d
load net {regs(1).sva#1(4)} -attr vt d
load net {regs(1).sva#1(5)} -attr vt d
load net {regs(1).sva#1(6)} -attr vt d
load net {regs(1).sva#1(7)} -attr vt d
load net {regs(1).sva#1(8)} -attr vt d
load net {regs(1).sva#1(9)} -attr vt d
load net {regs(1).sva#1(10)} -attr vt d
load net {regs(1).sva#1(11)} -attr vt d
load net {regs(1).sva#1(12)} -attr vt d
load net {regs(1).sva#1(13)} -attr vt d
load net {regs(1).sva#1(14)} -attr vt d
load net {regs(1).sva#1(15)} -attr vt d
load netBundle {regs(1).sva#1} 16 {regs(1).sva#1(0)} {regs(1).sva#1(1)} {regs(1).sva#1(2)} {regs(1).sva#1(3)} {regs(1).sva#1(4)} {regs(1).sva#1(5)} {regs(1).sva#1(6)} {regs(1).sva#1(7)} {regs(1).sva#1(8)} {regs(1).sva#1(9)} {regs(1).sva#1(10)} {regs(1).sva#1(11)} {regs(1).sva#1(12)} {regs(1).sva#1(13)} {regs(1).sva#1(14)} {regs(1).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-88 -attr oid 85 -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(0).sva#1(0)} -attr vt d
load net {regs(0).sva#1(1)} -attr vt d
load net {regs(0).sva#1(2)} -attr vt d
load net {regs(0).sva#1(3)} -attr vt d
load net {regs(0).sva#1(4)} -attr vt d
load net {regs(0).sva#1(5)} -attr vt d
load net {regs(0).sva#1(6)} -attr vt d
load net {regs(0).sva#1(7)} -attr vt d
load net {regs(0).sva#1(8)} -attr vt d
load net {regs(0).sva#1(9)} -attr vt d
load net {regs(0).sva#1(10)} -attr vt d
load net {regs(0).sva#1(11)} -attr vt d
load net {regs(0).sva#1(12)} -attr vt d
load net {regs(0).sva#1(13)} -attr vt d
load net {regs(0).sva#1(14)} -attr vt d
load net {regs(0).sva#1(15)} -attr vt d
load netBundle {regs(0).sva#1} 16 {regs(0).sva#1(0)} {regs(0).sva#1(1)} {regs(0).sva#1(2)} {regs(0).sva#1(3)} {regs(0).sva#1(4)} {regs(0).sva#1(5)} {regs(0).sva#1(6)} {regs(0).sva#1(7)} {regs(0).sva#1(8)} {regs(0).sva#1(9)} {regs(0).sva#1(10)} {regs(0).sva#1(11)} {regs(0).sva#1(12)} {regs(0).sva#1(13)} {regs(0).sva#1(14)} {regs(0).sva#1(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-89 -attr oid 86 -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {MAC-1:MAC:mux.itm(0)} -attr vt d
load net {MAC-1:MAC:mux.itm(1)} -attr vt d
load net {MAC-1:MAC:mux.itm(2)} -attr vt d
load net {MAC-1:MAC:mux.itm(3)} -attr vt d
load net {MAC-1:MAC:mux.itm(4)} -attr vt d
load net {MAC-1:MAC:mux.itm(5)} -attr vt d
load net {MAC-1:MAC:mux.itm(6)} -attr vt d
load net {MAC-1:MAC:mux.itm(7)} -attr vt d
load net {MAC-1:MAC:mux.itm(8)} -attr vt d
load net {MAC-1:MAC:mux.itm(9)} -attr vt d
load net {MAC-1:MAC:mux.itm(10)} -attr vt d
load net {MAC-1:MAC:mux.itm(11)} -attr vt d
load net {MAC-1:MAC:mux.itm(12)} -attr vt d
load net {MAC-1:MAC:mux.itm(13)} -attr vt d
load net {MAC-1:MAC:mux.itm(14)} -attr vt d
load net {MAC-1:MAC:mux.itm(15)} -attr vt d
load netBundle {MAC-1:MAC:mux.itm} 16 {MAC-1:MAC:mux.itm(0)} {MAC-1:MAC:mux.itm(1)} {MAC-1:MAC:mux.itm(2)} {MAC-1:MAC:mux.itm(3)} {MAC-1:MAC:mux.itm(4)} {MAC-1:MAC:mux.itm(5)} {MAC-1:MAC:mux.itm(6)} {MAC-1:MAC:mux.itm(7)} {MAC-1:MAC:mux.itm(8)} {MAC-1:MAC:mux.itm(9)} {MAC-1:MAC:mux.itm(10)} {MAC-1:MAC:mux.itm(11)} {MAC-1:MAC:mux.itm(12)} {MAC-1:MAC:mux.itm(13)} {MAC-1:MAC:mux.itm(14)} {MAC-1:MAC:mux.itm(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-90 -attr oid 87 -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:mul.itm(0)} -attr vt d
load net {MAC-1:mul.itm(1)} -attr vt d
load net {MAC-1:mul.itm(2)} -attr vt d
load net {MAC-1:mul.itm(3)} -attr vt d
load net {MAC-1:mul.itm(4)} -attr vt d
load net {MAC-1:mul.itm(5)} -attr vt d
load net {MAC-1:mul.itm(6)} -attr vt d
load net {MAC-1:mul.itm(7)} -attr vt d
load net {MAC-1:mul.itm(8)} -attr vt d
load net {MAC-1:mul.itm(9)} -attr vt d
load net {MAC-1:mul.itm(10)} -attr vt d
load net {MAC-1:mul.itm(11)} -attr vt d
load net {MAC-1:mul.itm(12)} -attr vt d
load net {MAC-1:mul.itm(13)} -attr vt d
load net {MAC-1:mul.itm(14)} -attr vt d
load net {MAC-1:mul.itm(15)} -attr vt d
load net {MAC-1:mul.itm(16)} -attr vt d
load net {MAC-1:mul.itm(17)} -attr vt d
load net {MAC-1:mul.itm(18)} -attr vt d
load net {MAC-1:mul.itm(19)} -attr vt d
load net {MAC-1:mul.itm(20)} -attr vt d
load net {MAC-1:mul.itm(21)} -attr vt d
load net {MAC-1:mul.itm(22)} -attr vt d
load net {MAC-1:mul.itm(23)} -attr vt d
load net {MAC-1:mul.itm(24)} -attr vt d
load net {MAC-1:mul.itm(25)} -attr vt d
load net {MAC-1:mul.itm(26)} -attr vt d
load net {MAC-1:mul.itm(27)} -attr vt d
load net {MAC-1:mul.itm(28)} -attr vt d
load net {MAC-1:mul.itm(29)} -attr vt d
load netBundle {MAC-1:mul.itm} 30 {MAC-1:mul.itm(0)} {MAC-1:mul.itm(1)} {MAC-1:mul.itm(2)} {MAC-1:mul.itm(3)} {MAC-1:mul.itm(4)} {MAC-1:mul.itm(5)} {MAC-1:mul.itm(6)} {MAC-1:mul.itm(7)} {MAC-1:mul.itm(8)} {MAC-1:mul.itm(9)} {MAC-1:mul.itm(10)} {MAC-1:mul.itm(11)} {MAC-1:mul.itm(12)} {MAC-1:mul.itm(13)} {MAC-1:mul.itm(14)} {MAC-1:mul.itm(15)} {MAC-1:mul.itm(16)} {MAC-1:mul.itm(17)} {MAC-1:mul.itm(18)} {MAC-1:mul.itm(19)} {MAC-1:mul.itm(20)} {MAC-1:mul.itm(21)} {MAC-1:mul.itm(22)} {MAC-1:mul.itm(23)} {MAC-1:mul.itm(24)} {MAC-1:mul.itm(25)} {MAC-1:mul.itm(26)} {MAC-1:mul.itm(27)} {MAC-1:mul.itm(28)} {MAC-1:mul.itm(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-91 -attr oid 88 -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-2:MAC:mux.itm(0)} -attr vt d
load net {MAC-2:MAC:mux.itm(1)} -attr vt d
load net {MAC-2:MAC:mux.itm(2)} -attr vt d
load net {MAC-2:MAC:mux.itm(3)} -attr vt d
load net {MAC-2:MAC:mux.itm(4)} -attr vt d
load net {MAC-2:MAC:mux.itm(5)} -attr vt d
load net {MAC-2:MAC:mux.itm(6)} -attr vt d
load net {MAC-2:MAC:mux.itm(7)} -attr vt d
load net {MAC-2:MAC:mux.itm(8)} -attr vt d
load net {MAC-2:MAC:mux.itm(9)} -attr vt d
load net {MAC-2:MAC:mux.itm(10)} -attr vt d
load net {MAC-2:MAC:mux.itm(11)} -attr vt d
load net {MAC-2:MAC:mux.itm(12)} -attr vt d
load net {MAC-2:MAC:mux.itm(13)} -attr vt d
load net {MAC-2:MAC:mux.itm(14)} -attr vt d
load net {MAC-2:MAC:mux.itm(15)} -attr vt d
load netBundle {MAC-2:MAC:mux.itm} 16 {MAC-2:MAC:mux.itm(0)} {MAC-2:MAC:mux.itm(1)} {MAC-2:MAC:mux.itm(2)} {MAC-2:MAC:mux.itm(3)} {MAC-2:MAC:mux.itm(4)} {MAC-2:MAC:mux.itm(5)} {MAC-2:MAC:mux.itm(6)} {MAC-2:MAC:mux.itm(7)} {MAC-2:MAC:mux.itm(8)} {MAC-2:MAC:mux.itm(9)} {MAC-2:MAC:mux.itm(10)} {MAC-2:MAC:mux.itm(11)} {MAC-2:MAC:mux.itm(12)} {MAC-2:MAC:mux.itm(13)} {MAC-2:MAC:mux.itm(14)} {MAC-2:MAC:mux.itm(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-92 -attr oid 89 -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:mul.itm(0)} -attr vt d
load net {MAC-2:mul.itm(1)} -attr vt d
load net {MAC-2:mul.itm(2)} -attr vt d
load net {MAC-2:mul.itm(3)} -attr vt d
load net {MAC-2:mul.itm(4)} -attr vt d
load net {MAC-2:mul.itm(5)} -attr vt d
load net {MAC-2:mul.itm(6)} -attr vt d
load net {MAC-2:mul.itm(7)} -attr vt d
load net {MAC-2:mul.itm(8)} -attr vt d
load net {MAC-2:mul.itm(9)} -attr vt d
load net {MAC-2:mul.itm(10)} -attr vt d
load net {MAC-2:mul.itm(11)} -attr vt d
load net {MAC-2:mul.itm(12)} -attr vt d
load net {MAC-2:mul.itm(13)} -attr vt d
load net {MAC-2:mul.itm(14)} -attr vt d
load net {MAC-2:mul.itm(15)} -attr vt d
load net {MAC-2:mul.itm(16)} -attr vt d
load net {MAC-2:mul.itm(17)} -attr vt d
load net {MAC-2:mul.itm(18)} -attr vt d
load net {MAC-2:mul.itm(19)} -attr vt d
load net {MAC-2:mul.itm(20)} -attr vt d
load net {MAC-2:mul.itm(21)} -attr vt d
load net {MAC-2:mul.itm(22)} -attr vt d
load net {MAC-2:mul.itm(23)} -attr vt d
load net {MAC-2:mul.itm(24)} -attr vt d
load net {MAC-2:mul.itm(25)} -attr vt d
load net {MAC-2:mul.itm(26)} -attr vt d
load net {MAC-2:mul.itm(27)} -attr vt d
load net {MAC-2:mul.itm(28)} -attr vt d
load net {MAC-2:mul.itm(29)} -attr vt d
load netBundle {MAC-2:mul.itm} 30 {MAC-2:mul.itm(0)} {MAC-2:mul.itm(1)} {MAC-2:mul.itm(2)} {MAC-2:mul.itm(3)} {MAC-2:mul.itm(4)} {MAC-2:mul.itm(5)} {MAC-2:mul.itm(6)} {MAC-2:mul.itm(7)} {MAC-2:mul.itm(8)} {MAC-2:mul.itm(9)} {MAC-2:mul.itm(10)} {MAC-2:mul.itm(11)} {MAC-2:mul.itm(12)} {MAC-2:mul.itm(13)} {MAC-2:mul.itm(14)} {MAC-2:mul.itm(15)} {MAC-2:mul.itm(16)} {MAC-2:mul.itm(17)} {MAC-2:mul.itm(18)} {MAC-2:mul.itm(19)} {MAC-2:mul.itm(20)} {MAC-2:mul.itm(21)} {MAC-2:mul.itm(22)} {MAC-2:mul.itm(23)} {MAC-2:mul.itm(24)} {MAC-2:mul.itm(25)} {MAC-2:mul.itm(26)} {MAC-2:mul.itm(27)} {MAC-2:mul.itm(28)} {MAC-2:mul.itm(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-93 -attr oid 90 -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {acc(32:3)#1.sva#2(0)} -attr vt d
load net {acc(32:3)#1.sva#2(1)} -attr vt d
load net {acc(32:3)#1.sva#2(2)} -attr vt d
load net {acc(32:3)#1.sva#2(3)} -attr vt d
load net {acc(32:3)#1.sva#2(4)} -attr vt d
load net {acc(32:3)#1.sva#2(5)} -attr vt d
load net {acc(32:3)#1.sva#2(6)} -attr vt d
load net {acc(32:3)#1.sva#2(7)} -attr vt d
load net {acc(32:3)#1.sva#2(8)} -attr vt d
load net {acc(32:3)#1.sva#2(9)} -attr vt d
load net {acc(32:3)#1.sva#2(10)} -attr vt d
load net {acc(32:3)#1.sva#2(11)} -attr vt d
load net {acc(32:3)#1.sva#2(12)} -attr vt d
load net {acc(32:3)#1.sva#2(13)} -attr vt d
load net {acc(32:3)#1.sva#2(14)} -attr vt d
load net {acc(32:3)#1.sva#2(15)} -attr vt d
load net {acc(32:3)#1.sva#2(16)} -attr vt d
load net {acc(32:3)#1.sva#2(17)} -attr vt d
load net {acc(32:3)#1.sva#2(18)} -attr vt d
load net {acc(32:3)#1.sva#2(19)} -attr vt d
load net {acc(32:3)#1.sva#2(20)} -attr vt d
load net {acc(32:3)#1.sva#2(21)} -attr vt d
load net {acc(32:3)#1.sva#2(22)} -attr vt d
load net {acc(32:3)#1.sva#2(23)} -attr vt d
load net {acc(32:3)#1.sva#2(24)} -attr vt d
load net {acc(32:3)#1.sva#2(25)} -attr vt d
load net {acc(32:3)#1.sva#2(26)} -attr vt d
load net {acc(32:3)#1.sva#2(27)} -attr vt d
load net {acc(32:3)#1.sva#2(28)} -attr vt d
load net {acc(32:3)#1.sva#2(29)} -attr vt d
load netBundle {acc(32:3)#1.sva#2} 30 {acc(32:3)#1.sva#2(0)} {acc(32:3)#1.sva#2(1)} {acc(32:3)#1.sva#2(2)} {acc(32:3)#1.sva#2(3)} {acc(32:3)#1.sva#2(4)} {acc(32:3)#1.sva#2(5)} {acc(32:3)#1.sva#2(6)} {acc(32:3)#1.sva#2(7)} {acc(32:3)#1.sva#2(8)} {acc(32:3)#1.sva#2(9)} {acc(32:3)#1.sva#2(10)} {acc(32:3)#1.sva#2(11)} {acc(32:3)#1.sva#2(12)} {acc(32:3)#1.sva#2(13)} {acc(32:3)#1.sva#2(14)} {acc(32:3)#1.sva#2(15)} {acc(32:3)#1.sva#2(16)} {acc(32:3)#1.sva#2(17)} {acc(32:3)#1.sva#2(18)} {acc(32:3)#1.sva#2(19)} {acc(32:3)#1.sva#2(20)} {acc(32:3)#1.sva#2(21)} {acc(32:3)#1.sva#2(22)} {acc(32:3)#1.sva#2(23)} {acc(32:3)#1.sva#2(24)} {acc(32:3)#1.sva#2(25)} {acc(32:3)#1.sva#2(26)} {acc(32:3)#1.sva#2(27)} {acc(32:3)#1.sva#2(28)} {acc(32:3)#1.sva#2(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-94 -attr oid 91 -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc:acc:acc:and.itm(0)} -attr vt d
load net {acc:acc:acc:and.itm(1)} -attr vt d
load net {acc:acc:acc:and.itm(2)} -attr vt d
load net {acc:acc:acc:and.itm(3)} -attr vt d
load net {acc:acc:acc:and.itm(4)} -attr vt d
load net {acc:acc:acc:and.itm(5)} -attr vt d
load net {acc:acc:acc:and.itm(6)} -attr vt d
load net {acc:acc:acc:and.itm(7)} -attr vt d
load net {acc:acc:acc:and.itm(8)} -attr vt d
load net {acc:acc:acc:and.itm(9)} -attr vt d
load net {acc:acc:acc:and.itm(10)} -attr vt d
load net {acc:acc:acc:and.itm(11)} -attr vt d
load net {acc:acc:acc:and.itm(12)} -attr vt d
load net {acc:acc:acc:and.itm(13)} -attr vt d
load net {acc:acc:acc:and.itm(14)} -attr vt d
load net {acc:acc:acc:and.itm(15)} -attr vt d
load net {acc:acc:acc:and.itm(16)} -attr vt d
load net {acc:acc:acc:and.itm(17)} -attr vt d
load net {acc:acc:acc:and.itm(18)} -attr vt d
load net {acc:acc:acc:and.itm(19)} -attr vt d
load net {acc:acc:acc:and.itm(20)} -attr vt d
load net {acc:acc:acc:and.itm(21)} -attr vt d
load net {acc:acc:acc:and.itm(22)} -attr vt d
load net {acc:acc:acc:and.itm(23)} -attr vt d
load net {acc:acc:acc:and.itm(24)} -attr vt d
load net {acc:acc:acc:and.itm(25)} -attr vt d
load net {acc:acc:acc:and.itm(26)} -attr vt d
load net {acc:acc:acc:and.itm(27)} -attr vt d
load net {acc:acc:acc:and.itm(28)} -attr vt d
load net {acc:acc:acc:and.itm(29)} -attr vt d
load netBundle {acc:acc:acc:and.itm} 30 {acc:acc:acc:and.itm(0)} {acc:acc:acc:and.itm(1)} {acc:acc:acc:and.itm(2)} {acc:acc:acc:and.itm(3)} {acc:acc:acc:and.itm(4)} {acc:acc:acc:and.itm(5)} {acc:acc:acc:and.itm(6)} {acc:acc:acc:and.itm(7)} {acc:acc:acc:and.itm(8)} {acc:acc:acc:and.itm(9)} {acc:acc:acc:and.itm(10)} {acc:acc:acc:and.itm(11)} {acc:acc:acc:and.itm(12)} {acc:acc:acc:and.itm(13)} {acc:acc:acc:and.itm(14)} {acc:acc:acc:and.itm(15)} {acc:acc:acc:and.itm(16)} {acc:acc:acc:and.itm(17)} {acc:acc:acc:and.itm(18)} {acc:acc:acc:and.itm(19)} {acc:acc:acc:and.itm(20)} {acc:acc:acc:and.itm(21)} {acc:acc:acc:and.itm(22)} {acc:acc:acc:and.itm(23)} {acc:acc:acc:and.itm(24)} {acc:acc:acc:and.itm(25)} {acc:acc:acc:and.itm(26)} {acc:acc:acc:and.itm(27)} {acc:acc:acc:and.itm(28)} {acc:acc:acc:and.itm(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-95 -attr oid 92 -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:exs.itm(0)} -attr vt d
load net {acc:exs.itm(1)} -attr vt d
load net {acc:exs.itm(2)} -attr vt d
load net {acc:exs.itm(3)} -attr vt d
load net {acc:exs.itm(4)} -attr vt d
load net {acc:exs.itm(5)} -attr vt d
load net {acc:exs.itm(6)} -attr vt d
load net {acc:exs.itm(7)} -attr vt d
load net {acc:exs.itm(8)} -attr vt d
load net {acc:exs.itm(9)} -attr vt d
load net {acc:exs.itm(10)} -attr vt d
load net {acc:exs.itm(11)} -attr vt d
load net {acc:exs.itm(12)} -attr vt d
load net {acc:exs.itm(13)} -attr vt d
load net {acc:exs.itm(14)} -attr vt d
load net {acc:exs.itm(15)} -attr vt d
load net {acc:exs.itm(16)} -attr vt d
load net {acc:exs.itm(17)} -attr vt d
load net {acc:exs.itm(18)} -attr vt d
load net {acc:exs.itm(19)} -attr vt d
load net {acc:exs.itm(20)} -attr vt d
load net {acc:exs.itm(21)} -attr vt d
load net {acc:exs.itm(22)} -attr vt d
load net {acc:exs.itm(23)} -attr vt d
load net {acc:exs.itm(24)} -attr vt d
load net {acc:exs.itm(25)} -attr vt d
load net {acc:exs.itm(26)} -attr vt d
load net {acc:exs.itm(27)} -attr vt d
load net {acc:exs.itm(28)} -attr vt d
load net {acc:exs.itm(29)} -attr vt d
load netBundle {acc:exs.itm} 30 {acc:exs.itm(0)} {acc:exs.itm(1)} {acc:exs.itm(2)} {acc:exs.itm(3)} {acc:exs.itm(4)} {acc:exs.itm(5)} {acc:exs.itm(6)} {acc:exs.itm(7)} {acc:exs.itm(8)} {acc:exs.itm(9)} {acc:exs.itm(10)} {acc:exs.itm(11)} {acc:exs.itm(12)} {acc:exs.itm(13)} {acc:exs.itm(14)} {acc:exs.itm(15)} {acc:exs.itm(16)} {acc:exs.itm(17)} {acc:exs.itm(18)} {acc:exs.itm(19)} {acc:exs.itm(20)} {acc:exs.itm(21)} {acc:exs.itm(22)} {acc:exs.itm(23)} {acc:exs.itm(24)} {acc:exs.itm(25)} {acc:exs.itm(26)} {acc:exs.itm(27)} {acc:exs.itm(28)} {acc:exs.itm(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-96 -attr oid 93 -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(0)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(1)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(2)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(3)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(4)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(5)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(6)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(7)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(8)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(9)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(10)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(11)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(12)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(13)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(14)} -attr vt d
load net {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(15)} -attr vt d
load netBundle {acc:slc(acc(32:3)#1.sva#2)(29-14).itm} 16 {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(0)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(1)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(2)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(3)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(4)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(5)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(6)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(7)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(8)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(9)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(10)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(11)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(12)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(13)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(14)} {acc:slc(acc(32:3)#1.sva#2)(29-14).itm(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-97 -attr oid 94 -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(0)} -attr vt d
load net {MAC:i:MAC:i:MAC:i:and.itm(1)} -attr vt d
load net {MAC:i:MAC:i:MAC:i:and.itm(2)} -attr vt d
load net {MAC:i:MAC:i:MAC:i:and.itm(3)} -attr vt d
load netBundle {MAC:i:MAC:i:MAC:i:and.itm} 4 {MAC:i:MAC:i:MAC:i:and.itm(0)} {MAC:i:MAC:i:MAC:i:and.itm(1)} {MAC:i:MAC:i:MAC:i:and.itm(2)} {MAC:i:MAC:i:MAC:i:and.itm(3)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-98 -attr oid 95 -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(0)} -attr vt d
load net {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(1)} -attr vt d
load net {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(2)} -attr vt d
load net {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(3)} -attr vt d
load netBundle {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm} 4 {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(0)} {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(1)} {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(2)} {MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm(3)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-99 -attr oid 96 -attr vt d -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm}
load net {MAC:i:exs.itm(0)} -attr vt d
load net {MAC:i:exs.itm(1)} -attr vt d
load net {MAC:i:exs.itm(2)} -attr vt d
load net {MAC:i:exs.itm(3)} -attr vt d
load netBundle {MAC:i:exs.itm} 4 {MAC:i:exs.itm(0)} {MAC:i:exs.itm(1)} {MAC:i:exs.itm(2)} {MAC:i:exs.itm(3)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-100 -attr oid 97 -attr vt d -attr @path {/fir/fir:core/MAC:i:exs.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(0)} -attr vt d
load net {MAC:slc(MAC-2:MAC:acc.itm(1)} -attr vt d
load net {MAC:slc(MAC-2:MAC:acc.itm(2)} -attr vt d
load net {MAC:slc(MAC-2:MAC:acc.itm(3)} -attr vt d
load net {MAC:slc(MAC-2:MAC:acc.itm(4)} -attr vt d
load netBundle {MAC:slc(MAC-2:MAC:acc.itm} 5 {MAC:slc(MAC-2:MAC:acc.itm(0)} {MAC:slc(MAC-2:MAC:acc.itm(1)} {MAC:slc(MAC-2:MAC:acc.itm(2)} {MAC:slc(MAC-2:MAC:acc.itm(3)} {MAC:slc(MAC-2:MAC:acc.itm(4)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-101 -attr oid 98 -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:asn#39.itm(0)} -attr vt d
load net {MAC:asn#39.itm(1)} -attr vt d
load net {MAC:asn#39.itm(2)} -attr vt d
load net {MAC:asn#39.itm(3)} -attr vt d
load netBundle {MAC:asn#39.itm} 4 {MAC:asn#39.itm(0)} {MAC:asn#39.itm(1)} {MAC:asn#39.itm(2)} {MAC:asn#39.itm(3)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-102 -attr oid 99 -attr vt d -attr @path {/fir/fir:core/MAC:asn#39.itm}
load net {MAC-1:MAC:mux.itm#2(0)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(1)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(2)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(3)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(4)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(5)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(6)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(7)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(8)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(9)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(10)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(11)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(12)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(13)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(14)} -attr vt d
load net {MAC-1:MAC:mux.itm#2(15)} -attr vt d
load netBundle {MAC-1:MAC:mux.itm#2} 16 {MAC-1:MAC:mux.itm#2(0)} {MAC-1:MAC:mux.itm#2(1)} {MAC-1:MAC:mux.itm#2(2)} {MAC-1:MAC:mux.itm#2(3)} {MAC-1:MAC:mux.itm#2(4)} {MAC-1:MAC:mux.itm#2(5)} {MAC-1:MAC:mux.itm#2(6)} {MAC-1:MAC:mux.itm#2(7)} {MAC-1:MAC:mux.itm#2(8)} {MAC-1:MAC:mux.itm#2(9)} {MAC-1:MAC:mux.itm#2(10)} {MAC-1:MAC:mux.itm#2(11)} {MAC-1:MAC:mux.itm#2(12)} {MAC-1:MAC:mux.itm#2(13)} {MAC-1:MAC:mux.itm#2(14)} {MAC-1:MAC:mux.itm#2(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-103 -attr oid 100 -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-2:MAC:mux.itm#3(0)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(1)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(2)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(3)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(4)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(5)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(6)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(7)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(8)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(9)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(10)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(11)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(12)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(13)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(14)} -attr vt d
load net {MAC-2:MAC:mux.itm#3(15)} -attr vt d
load netBundle {MAC-2:MAC:mux.itm#3} 16 {MAC-2:MAC:mux.itm#3(0)} {MAC-2:MAC:mux.itm#3(1)} {MAC-2:MAC:mux.itm#3(2)} {MAC-2:MAC:mux.itm#3(3)} {MAC-2:MAC:mux.itm#3(4)} {MAC-2:MAC:mux.itm#3(5)} {MAC-2:MAC:mux.itm#3(6)} {MAC-2:MAC:mux.itm#3(7)} {MAC-2:MAC:mux.itm#3(8)} {MAC-2:MAC:mux.itm#3(9)} {MAC-2:MAC:mux.itm#3(10)} {MAC-2:MAC:mux.itm#3(11)} {MAC-2:MAC:mux.itm#3(12)} {MAC-2:MAC:mux.itm#3(13)} {MAC-2:MAC:mux.itm#3(14)} {MAC-2:MAC:mux.itm#3(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-104 -attr oid 101 -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC:acc.itm(0)} -attr vt d
load net {MAC:acc.itm(1)} -attr vt d
load net {MAC:acc.itm(2)} -attr vt d
load net {MAC:acc.itm(3)} -attr vt d
load net {MAC:acc.itm(4)} -attr vt d
load net {MAC:acc.itm(5)} -attr vt d
load net {MAC:acc.itm(6)} -attr vt d
load net {MAC:acc.itm(7)} -attr vt d
load net {MAC:acc.itm(8)} -attr vt d
load net {MAC:acc.itm(9)} -attr vt d
load net {MAC:acc.itm(10)} -attr vt d
load net {MAC:acc.itm(11)} -attr vt d
load net {MAC:acc.itm(12)} -attr vt d
load net {MAC:acc.itm(13)} -attr vt d
load net {MAC:acc.itm(14)} -attr vt d
load net {MAC:acc.itm(15)} -attr vt d
load net {MAC:acc.itm(16)} -attr vt d
load net {MAC:acc.itm(17)} -attr vt d
load net {MAC:acc.itm(18)} -attr vt d
load net {MAC:acc.itm(19)} -attr vt d
load net {MAC:acc.itm(20)} -attr vt d
load net {MAC:acc.itm(21)} -attr vt d
load net {MAC:acc.itm(22)} -attr vt d
load net {MAC:acc.itm(23)} -attr vt d
load net {MAC:acc.itm(24)} -attr vt d
load net {MAC:acc.itm(25)} -attr vt d
load net {MAC:acc.itm(26)} -attr vt d
load net {MAC:acc.itm(27)} -attr vt d
load net {MAC:acc.itm(28)} -attr vt d
load net {MAC:acc.itm(29)} -attr vt d
load netBundle {MAC:acc.itm} 30 {MAC:acc.itm(0)} {MAC:acc.itm(1)} {MAC:acc.itm(2)} {MAC:acc.itm(3)} {MAC:acc.itm(4)} {MAC:acc.itm(5)} {MAC:acc.itm(6)} {MAC:acc.itm(7)} {MAC:acc.itm(8)} {MAC:acc.itm(9)} {MAC:acc.itm(10)} {MAC:acc.itm(11)} {MAC:acc.itm(12)} {MAC:acc.itm(13)} {MAC:acc.itm(14)} {MAC:acc.itm(15)} {MAC:acc.itm(16)} {MAC:acc.itm(17)} {MAC:acc.itm(18)} {MAC:acc.itm(19)} {MAC:acc.itm(20)} {MAC:acc.itm(21)} {MAC:acc.itm(22)} {MAC:acc.itm(23)} {MAC:acc.itm(24)} {MAC:acc.itm(25)} {MAC:acc.itm(26)} {MAC:acc.itm(27)} {MAC:acc.itm(28)} {MAC:acc.itm(29)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-105 -attr oid 102 -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:mux.itm(0)} -attr vt d
load net {MAC:mux.itm(1)} -attr vt d
load net {MAC:mux.itm(2)} -attr vt d
load net {MAC:mux.itm(3)} -attr vt d
load net {MAC:mux.itm(4)} -attr vt d
load net {MAC:mux.itm(5)} -attr vt d
load net {MAC:mux.itm(6)} -attr vt d
load net {MAC:mux.itm(7)} -attr vt d
load net {MAC:mux.itm(8)} -attr vt d
load net {MAC:mux.itm(9)} -attr vt d
load net {MAC:mux.itm(10)} -attr vt d
load net {MAC:mux.itm(11)} -attr vt d
load net {MAC:mux.itm(12)} -attr vt d
load net {MAC:mux.itm(13)} -attr vt d
load net {MAC:mux.itm(14)} -attr vt d
load net {MAC:mux.itm(15)} -attr vt d
load netBundle {MAC:mux.itm} 16 {MAC:mux.itm(0)} {MAC:mux.itm(1)} {MAC:mux.itm(2)} {MAC:mux.itm(3)} {MAC:mux.itm(4)} {MAC:mux.itm(5)} {MAC:mux.itm(6)} {MAC:mux.itm(7)} {MAC:mux.itm(8)} {MAC:mux.itm(9)} {MAC:mux.itm(10)} {MAC:mux.itm(11)} {MAC:mux.itm(12)} {MAC:mux.itm(13)} {MAC:mux.itm(14)} {MAC:mux.itm(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-106 -attr oid 103 -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:asn.itm(0)} -attr vt d
load net {MAC:asn.itm(1)} -attr vt d
load net {MAC:asn.itm(2)} -attr vt d
load net {MAC:asn.itm(3)} -attr vt d
load net {MAC:asn.itm(4)} -attr vt d
load net {MAC:asn.itm(5)} -attr vt d
load net {MAC:asn.itm(6)} -attr vt d
load net {MAC:asn.itm(7)} -attr vt d
load net {MAC:asn.itm(8)} -attr vt d
load net {MAC:asn.itm(9)} -attr vt d
load net {MAC:asn.itm(10)} -attr vt d
load net {MAC:asn.itm(11)} -attr vt d
load net {MAC:asn.itm(12)} -attr vt d
load net {MAC:asn.itm(13)} -attr vt d
load net {MAC:asn.itm(14)} -attr vt d
load net {MAC:asn.itm(15)} -attr vt d
load netBundle {MAC:asn.itm} 16 {MAC:asn.itm(0)} {MAC:asn.itm(1)} {MAC:asn.itm(2)} {MAC:asn.itm(3)} {MAC:asn.itm(4)} {MAC:asn.itm(5)} {MAC:asn.itm(6)} {MAC:asn.itm(7)} {MAC:asn.itm(8)} {MAC:asn.itm(9)} {MAC:asn.itm(10)} {MAC:asn.itm(11)} {MAC:asn.itm(12)} {MAC:asn.itm(13)} {MAC:asn.itm(14)} {MAC:asn.itm(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-107 -attr oid 104 -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-108 -attr oid 105 -attr vt d
load net {clk} -port {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-109 -attr oid 106 -attr vt d
load net {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-110 -attr oid 107 -attr vt d
load net {rst} -port {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-111 -attr oid 108 -attr vt d
load net {coeffs:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-112 -attr oid 109 -attr vt d
load net {coeffs:rsc.triosy.lz} -port {coeffs:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-113 -attr oid 110 -attr vt d -attr @path {/fir/fir:core/coeffs:rsc.triosy.lz}
load net {in1:rsc.dat(0)} -attr vt d
load net {in1:rsc.dat(1)} -attr vt d
load net {in1:rsc.dat(2)} -attr vt d
load net {in1:rsc.dat(3)} -attr vt d
load net {in1:rsc.dat(4)} -attr vt d
load net {in1:rsc.dat(5)} -attr vt d
load net {in1:rsc.dat(6)} -attr vt d
load net {in1:rsc.dat(7)} -attr vt d
load net {in1:rsc.dat(8)} -attr vt d
load net {in1:rsc.dat(9)} -attr vt d
load net {in1:rsc.dat(10)} -attr vt d
load net {in1:rsc.dat(11)} -attr vt d
load net {in1:rsc.dat(12)} -attr vt d
load net {in1:rsc.dat(13)} -attr vt d
load net {in1:rsc.dat(14)} -attr vt d
load net {in1:rsc.dat(15)} -attr vt d
load netBundle {in1:rsc.dat} 16 {in1:rsc.dat(0)} {in1:rsc.dat(1)} {in1:rsc.dat(2)} {in1:rsc.dat(3)} {in1:rsc.dat(4)} {in1:rsc.dat(5)} {in1:rsc.dat(6)} {in1:rsc.dat(7)} {in1:rsc.dat(8)} {in1:rsc.dat(9)} {in1:rsc.dat(10)} {in1:rsc.dat(11)} {in1:rsc.dat(12)} {in1:rsc.dat(13)} {in1:rsc.dat(14)} {in1:rsc.dat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-114 -attr oid 111 -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(0)} -port {in1:rsc.dat(0)} -attr vt d
load net {in1:rsc.dat(1)} -port {in1:rsc.dat(1)} -attr vt d
load net {in1:rsc.dat(2)} -port {in1:rsc.dat(2)} -attr vt d
load net {in1:rsc.dat(3)} -port {in1:rsc.dat(3)} -attr vt d
load net {in1:rsc.dat(4)} -port {in1:rsc.dat(4)} -attr vt d
load net {in1:rsc.dat(5)} -port {in1:rsc.dat(5)} -attr vt d
load net {in1:rsc.dat(6)} -port {in1:rsc.dat(6)} -attr vt d
load net {in1:rsc.dat(7)} -port {in1:rsc.dat(7)} -attr vt d
load net {in1:rsc.dat(8)} -port {in1:rsc.dat(8)} -attr vt d
load net {in1:rsc.dat(9)} -port {in1:rsc.dat(9)} -attr vt d
load net {in1:rsc.dat(10)} -port {in1:rsc.dat(10)} -attr vt d
load net {in1:rsc.dat(11)} -port {in1:rsc.dat(11)} -attr vt d
load net {in1:rsc.dat(12)} -port {in1:rsc.dat(12)} -attr vt d
load net {in1:rsc.dat(13)} -port {in1:rsc.dat(13)} -attr vt d
load net {in1:rsc.dat(14)} -port {in1:rsc.dat(14)} -attr vt d
load net {in1:rsc.dat(15)} -port {in1:rsc.dat(15)} -attr vt d
load netBundle {in1:rsc.dat} 16 {in1:rsc.dat(0)} {in1:rsc.dat(1)} {in1:rsc.dat(2)} {in1:rsc.dat(3)} {in1:rsc.dat(4)} {in1:rsc.dat(5)} {in1:rsc.dat(6)} {in1:rsc.dat(7)} {in1:rsc.dat(8)} {in1:rsc.dat(9)} {in1:rsc.dat(10)} {in1:rsc.dat(11)} {in1:rsc.dat(12)} {in1:rsc.dat(13)} {in1:rsc.dat(14)} {in1:rsc.dat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-115 -attr oid 112 -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-116 -attr oid 113 -attr vt d
load net {in1:rsc.triosy.lz} -port {in1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-117 -attr oid 114 -attr vt d -attr @path {/fir/fir:core/in1:rsc.triosy.lz}
load net {out1:rsc.dat(0)} -attr vt d
load net {out1:rsc.dat(1)} -attr vt d
load net {out1:rsc.dat(2)} -attr vt d
load net {out1:rsc.dat(3)} -attr vt d
load net {out1:rsc.dat(4)} -attr vt d
load net {out1:rsc.dat(5)} -attr vt d
load net {out1:rsc.dat(6)} -attr vt d
load net {out1:rsc.dat(7)} -attr vt d
load net {out1:rsc.dat(8)} -attr vt d
load net {out1:rsc.dat(9)} -attr vt d
load net {out1:rsc.dat(10)} -attr vt d
load net {out1:rsc.dat(11)} -attr vt d
load net {out1:rsc.dat(12)} -attr vt d
load net {out1:rsc.dat(13)} -attr vt d
load net {out1:rsc.dat(14)} -attr vt d
load net {out1:rsc.dat(15)} -attr vt d
load netBundle {out1:rsc.dat} 16 {out1:rsc.dat(0)} {out1:rsc.dat(1)} {out1:rsc.dat(2)} {out1:rsc.dat(3)} {out1:rsc.dat(4)} {out1:rsc.dat(5)} {out1:rsc.dat(6)} {out1:rsc.dat(7)} {out1:rsc.dat(8)} {out1:rsc.dat(9)} {out1:rsc.dat(10)} {out1:rsc.dat(11)} {out1:rsc.dat(12)} {out1:rsc.dat(13)} {out1:rsc.dat(14)} {out1:rsc.dat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-118 -attr oid 115 -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(0)} -port {out1:rsc.dat(0)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(1)} -port {out1:rsc.dat(1)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(2)} -port {out1:rsc.dat(2)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(3)} -port {out1:rsc.dat(3)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(4)} -port {out1:rsc.dat(4)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(5)} -port {out1:rsc.dat(5)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(6)} -port {out1:rsc.dat(6)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(7)} -port {out1:rsc.dat(7)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(8)} -port {out1:rsc.dat(8)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(9)} -port {out1:rsc.dat(9)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(10)} -port {out1:rsc.dat(10)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(11)} -port {out1:rsc.dat(11)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(12)} -port {out1:rsc.dat(12)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(13)} -port {out1:rsc.dat(13)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(14)} -port {out1:rsc.dat(14)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(15)} -port {out1:rsc.dat(15)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-119 -attr oid 116 -attr vt d
load net {out1:rsc.triosy.lz} -port {out1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-120 -attr oid 117 -attr vt d -attr @path {/fir/fir:core/out1:rsc.triosy.lz}
load net {coeffs:rsci.radr_d(0)} -attr vt d
load net {coeffs:rsci.radr_d(1)} -attr vt d
load net {coeffs:rsci.radr_d(2)} -attr vt d
load net {coeffs:rsci.radr_d(3)} -attr vt d
load net {coeffs:rsci.radr_d(4)} -attr vt d
load netBundle {coeffs:rsci.radr_d} 5 {coeffs:rsci.radr_d(0)} {coeffs:rsci.radr_d(1)} {coeffs:rsci.radr_d(2)} {coeffs:rsci.radr_d(3)} {coeffs:rsci.radr_d(4)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-121 -attr oid 118 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load net {coeffs:coeffs:not.itm} -port {coeffs:rsci.radr_d(0)} -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load net {MAC:i(5:1).sva(3:0)(0)} -port {coeffs:rsci.radr_d(1)} -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load net {MAC:i(5:1).sva(3:0)(1)} -port {coeffs:rsci.radr_d(2)} -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load net {MAC:i(5:1).sva(3:0)(2)} -port {coeffs:rsci.radr_d(3)} -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load net {MAC:i(5:1).sva(3:0)(3)} -port {coeffs:rsci.radr_d(4)} -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.radr_d}
load net {coeffs:rsci.q_d(0)} -attr vt d
load net {coeffs:rsci.q_d(1)} -attr vt d
load net {coeffs:rsci.q_d(2)} -attr vt d
load net {coeffs:rsci.q_d(3)} -attr vt d
load net {coeffs:rsci.q_d(4)} -attr vt d
load net {coeffs:rsci.q_d(5)} -attr vt d
load net {coeffs:rsci.q_d(6)} -attr vt d
load net {coeffs:rsci.q_d(7)} -attr vt d
load net {coeffs:rsci.q_d(8)} -attr vt d
load net {coeffs:rsci.q_d(9)} -attr vt d
load net {coeffs:rsci.q_d(10)} -attr vt d
load net {coeffs:rsci.q_d(11)} -attr vt d
load net {coeffs:rsci.q_d(12)} -attr vt d
load net {coeffs:rsci.q_d(13)} -attr vt d
load net {coeffs:rsci.q_d(14)} -attr vt d
load net {coeffs:rsci.q_d(15)} -attr vt d
load netBundle {coeffs:rsci.q_d} 16 {coeffs:rsci.q_d(0)} {coeffs:rsci.q_d(1)} {coeffs:rsci.q_d(2)} {coeffs:rsci.q_d(3)} {coeffs:rsci.q_d(4)} {coeffs:rsci.q_d(5)} {coeffs:rsci.q_d(6)} {coeffs:rsci.q_d(7)} {coeffs:rsci.q_d(8)} {coeffs:rsci.q_d(9)} {coeffs:rsci.q_d(10)} {coeffs:rsci.q_d(11)} {coeffs:rsci.q_d(12)} {coeffs:rsci.q_d(13)} {coeffs:rsci.q_d(14)} {coeffs:rsci.q_d(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-122 -attr oid 119 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(0)} -port {coeffs:rsci.q_d(0)} -attr vt d
load net {coeffs:rsci.q_d(1)} -port {coeffs:rsci.q_d(1)} -attr vt d
load net {coeffs:rsci.q_d(2)} -port {coeffs:rsci.q_d(2)} -attr vt d
load net {coeffs:rsci.q_d(3)} -port {coeffs:rsci.q_d(3)} -attr vt d
load net {coeffs:rsci.q_d(4)} -port {coeffs:rsci.q_d(4)} -attr vt d
load net {coeffs:rsci.q_d(5)} -port {coeffs:rsci.q_d(5)} -attr vt d
load net {coeffs:rsci.q_d(6)} -port {coeffs:rsci.q_d(6)} -attr vt d
load net {coeffs:rsci.q_d(7)} -port {coeffs:rsci.q_d(7)} -attr vt d
load net {coeffs:rsci.q_d(8)} -port {coeffs:rsci.q_d(8)} -attr vt d
load net {coeffs:rsci.q_d(9)} -port {coeffs:rsci.q_d(9)} -attr vt d
load net {coeffs:rsci.q_d(10)} -port {coeffs:rsci.q_d(10)} -attr vt d
load net {coeffs:rsci.q_d(11)} -port {coeffs:rsci.q_d(11)} -attr vt d
load net {coeffs:rsci.q_d(12)} -port {coeffs:rsci.q_d(12)} -attr vt d
load net {coeffs:rsci.q_d(13)} -port {coeffs:rsci.q_d(13)} -attr vt d
load net {coeffs:rsci.q_d(14)} -port {coeffs:rsci.q_d(14)} -attr vt d
load net {coeffs:rsci.q_d(15)} -port {coeffs:rsci.q_d(15)} -attr vt d
load netBundle {coeffs:rsci.q_d} 16 {coeffs:rsci.q_d(0)} {coeffs:rsci.q_d(1)} {coeffs:rsci.q_d(2)} {coeffs:rsci.q_d(3)} {coeffs:rsci.q_d(4)} {coeffs:rsci.q_d(5)} {coeffs:rsci.q_d(6)} {coeffs:rsci.q_d(7)} {coeffs:rsci.q_d(8)} {coeffs:rsci.q_d(9)} {coeffs:rsci.q_d(10)} {coeffs:rsci.q_d(11)} {coeffs:rsci.q_d(12)} {coeffs:rsci.q_d(13)} {coeffs:rsci.q_d(14)} {coeffs:rsci.q_d(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-123 -attr oid 120 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.q_d}
load net {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-124 -attr oid 121 -attr vt d
load net {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -port {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-125 -attr oid 122 -attr vt d -attr @path {/fir/fir:core/coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d}
load inst "fir:core_core:fsm:inst" "fir:core_core:fsm" "orig" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-126 -attr oid 123 -attr @path {/fir/fir:core/fir:core_core:fsm:inst} -attr hier "/fir/fir:core/fir:core_core:fsm"
load net {clk} -pin  "fir:core_core:fsm:inst" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-127 -attr oid 124 -attr @path {/fir/fir:core/clk}
load net {rst} -pin  "fir:core_core:fsm:inst" {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-128 -attr oid 125 -attr @path {/fir/fir:core/rst}
load net {fsm_output(0)} -pin  "fir:core_core:fsm:inst" {fsm_output(0)} -attr @path {/fir/fir:core/fsm_output}
load net {fsm_output(1)} -pin  "fir:core_core:fsm:inst" {fsm_output(1)} -attr @path {/fir/fir:core/fsm_output}
load net {fsm_output(2)} -pin  "fir:core_core:fsm:inst" {fsm_output(2)} -attr @path {/fir/fir:core/fsm_output}
load net {fsm_output(3)} -pin  "fir:core_core:fsm:inst" {fsm_output(3)} -attr @path {/fir/fir:core/fsm_output}
load net {fsm_output(4)} -pin  "fir:core_core:fsm:inst" {fsm_output(4)} -attr @path {/fir/fir:core/fsm_output}
load net {fsm_output(5)} -pin  "fir:core_core:fsm:inst" {fsm_output(5)} -attr @path {/fir/fir:core/fsm_output}
load net {MAC:i(5:1).sva#1(4)} -pin  "fir:core_core:fsm:inst" {MAC.C#3_tr0} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-129 -attr oid 126 -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(4)#1.itm}
load inst "in1:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(2,16)" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-130 -attr oid 127 -attr vt d -attr @path {/fir/fir:core/in1:rsci} -attr qmod "ccs_ioport.ccs_in(2,16)"
load net {in1:rsc.dat(0)} -pin  "in1:rsci" {dat(0)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(1)} -pin  "in1:rsci" {dat(1)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(2)} -pin  "in1:rsci" {dat(2)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(3)} -pin  "in1:rsci" {dat(3)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(4)} -pin  "in1:rsci" {dat(4)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(5)} -pin  "in1:rsci" {dat(5)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(6)} -pin  "in1:rsci" {dat(6)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(7)} -pin  "in1:rsci" {dat(7)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(8)} -pin  "in1:rsci" {dat(8)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(9)} -pin  "in1:rsci" {dat(9)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(10)} -pin  "in1:rsci" {dat(10)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(11)} -pin  "in1:rsci" {dat(11)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(12)} -pin  "in1:rsci" {dat(12)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(13)} -pin  "in1:rsci" {dat(13)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(14)} -pin  "in1:rsci" {dat(14)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsc.dat(15)} -pin  "in1:rsci" {dat(15)} -attr vt d -attr @path {/fir/fir:core/in1:rsc.dat}
load net {in1:rsci.idat(0)} -pin  "in1:rsci" {idat(0)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(1)} -pin  "in1:rsci" {idat(1)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(2)} -pin  "in1:rsci" {idat(2)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(3)} -pin  "in1:rsci" {idat(3)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(4)} -pin  "in1:rsci" {idat(4)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(5)} -pin  "in1:rsci" {idat(5)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(6)} -pin  "in1:rsci" {idat(6)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(7)} -pin  "in1:rsci" {idat(7)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(8)} -pin  "in1:rsci" {idat(8)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(9)} -pin  "in1:rsci" {idat(9)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(10)} -pin  "in1:rsci" {idat(10)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(11)} -pin  "in1:rsci" {idat(11)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(12)} -pin  "in1:rsci" {idat(12)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(13)} -pin  "in1:rsci" {idat(13)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(14)} -pin  "in1:rsci" {idat(14)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(15)} -pin  "in1:rsci" {idat(15)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load inst "out1:rsci" "ccs_ioport.ccs_out" "ccs_ioport.ccs_out(3,16)" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-131 -attr oid 128 -attr vt d -attr @path {/fir/fir:core/out1:rsci} -attr qmod "ccs_ioport.ccs_out(3,16)"
load net {out1:rsci.idat(0)} -pin  "out1:rsci" {idat(0)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(1)} -pin  "out1:rsci" {idat(1)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(2)} -pin  "out1:rsci" {idat(2)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(3)} -pin  "out1:rsci" {idat(3)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(4)} -pin  "out1:rsci" {idat(4)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(5)} -pin  "out1:rsci" {idat(5)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(6)} -pin  "out1:rsci" {idat(6)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(7)} -pin  "out1:rsci" {idat(7)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(8)} -pin  "out1:rsci" {idat(8)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(9)} -pin  "out1:rsci" {idat(9)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(10)} -pin  "out1:rsci" {idat(10)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(11)} -pin  "out1:rsci" {idat(11)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(12)} -pin  "out1:rsci" {idat(12)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(13)} -pin  "out1:rsci" {idat(13)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(14)} -pin  "out1:rsci" {idat(14)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(15)} -pin  "out1:rsci" {idat(15)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsc.dat(0)} -pin  "out1:rsci" {dat(0)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(1)} -pin  "out1:rsci" {dat(1)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(2)} -pin  "out1:rsci" {dat(2)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(3)} -pin  "out1:rsci" {dat(3)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(4)} -pin  "out1:rsci" {dat(4)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(5)} -pin  "out1:rsci" {dat(5)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(6)} -pin  "out1:rsci" {dat(6)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(7)} -pin  "out1:rsci" {dat(7)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(8)} -pin  "out1:rsci" {dat(8)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(9)} -pin  "out1:rsci" {dat(9)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(10)} -pin  "out1:rsci" {dat(10)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(11)} -pin  "out1:rsci" {dat(11)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(12)} -pin  "out1:rsci" {dat(12)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(13)} -pin  "out1:rsci" {dat(13)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(14)} -pin  "out1:rsci" {dat(14)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load net {out1:rsc.dat(15)} -pin  "out1:rsci" {dat(15)} -attr vt d -attr @path {/fir/fir:core/out1:rsc.dat}
load inst "coeffs:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-132 -attr oid 129 -attr vt d -attr @path {/fir/fir:core/coeffs:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(out1:rsc.triosy:obj.ld).cse} -pin  "coeffs:rsc.triosy:obj" {ld} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-133 -attr oid 130 -attr vt d -attr @path {/fir/fir:core/reg(out1:rsc.triosy:obj.ld).cse}
load net {coeffs:rsc.triosy.lz} -pin  "coeffs:rsc.triosy:obj" {lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-134 -attr oid 131 -attr vt d -attr @path {/fir/fir:core/coeffs:rsc.triosy.lz}
load inst "in1:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-135 -attr oid 132 -attr vt d -attr @path {/fir/fir:core/in1:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(out1:rsc.triosy:obj.ld).cse} -pin  "in1:rsc.triosy:obj" {ld} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-136 -attr oid 133 -attr vt d -attr @path {/fir/fir:core/reg(out1:rsc.triosy:obj.ld).cse}
load net {in1:rsc.triosy.lz} -pin  "in1:rsc.triosy:obj" {lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-137 -attr oid 134 -attr vt d -attr @path {/fir/fir:core/in1:rsc.triosy.lz}
load inst "out1:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-138 -attr oid 135 -attr vt d -attr @path {/fir/fir:core/out1:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(out1:rsc.triosy:obj.ld).cse} -pin  "out1:rsc.triosy:obj" {ld} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-139 -attr oid 136 -attr vt d -attr @path {/fir/fir:core/reg(out1:rsc.triosy:obj.ld).cse}
load net {out1:rsc.triosy.lz} -pin  "out1:rsc.triosy:obj" {lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-140 -attr oid 137 -attr vt d -attr @path {/fir/fir:core/out1:rsc.triosy.lz}
load inst "MAC-1:mul:rg" "mgc_Altera-Cyclone-V-6_beh.mgc_mul(16,1,16,1,30)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-141 -attr oid 138 -attr vt d -attr @path {/fir/fir:core/MAC-1:mul:rg} -attr area 310.000000 -attr delay 4.600000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_mul(16,1,16,1,30)"
load net {MAC:mux.itm(0)} -pin  "MAC-1:mul:rg" {a(0)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(1)} -pin  "MAC-1:mul:rg" {a(1)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(2)} -pin  "MAC-1:mul:rg" {a(2)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(3)} -pin  "MAC-1:mul:rg" {a(3)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(4)} -pin  "MAC-1:mul:rg" {a(4)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(5)} -pin  "MAC-1:mul:rg" {a(5)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(6)} -pin  "MAC-1:mul:rg" {a(6)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(7)} -pin  "MAC-1:mul:rg" {a(7)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(8)} -pin  "MAC-1:mul:rg" {a(8)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(9)} -pin  "MAC-1:mul:rg" {a(9)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(10)} -pin  "MAC-1:mul:rg" {a(10)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(11)} -pin  "MAC-1:mul:rg" {a(11)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(12)} -pin  "MAC-1:mul:rg" {a(12)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(13)} -pin  "MAC-1:mul:rg" {a(13)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(14)} -pin  "MAC-1:mul:rg" {a(14)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(15)} -pin  "MAC-1:mul:rg" {a(15)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {coeffs:rsci.q_d(0)} -pin  "MAC-1:mul:rg" {b(0)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(1)} -pin  "MAC-1:mul:rg" {b(1)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(2)} -pin  "MAC-1:mul:rg" {b(2)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(3)} -pin  "MAC-1:mul:rg" {b(3)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(4)} -pin  "MAC-1:mul:rg" {b(4)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(5)} -pin  "MAC-1:mul:rg" {b(5)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(6)} -pin  "MAC-1:mul:rg" {b(6)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(7)} -pin  "MAC-1:mul:rg" {b(7)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(8)} -pin  "MAC-1:mul:rg" {b(8)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(9)} -pin  "MAC-1:mul:rg" {b(9)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(10)} -pin  "MAC-1:mul:rg" {b(10)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(11)} -pin  "MAC-1:mul:rg" {b(11)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(12)} -pin  "MAC-1:mul:rg" {b(12)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(13)} -pin  "MAC-1:mul:rg" {b(13)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(14)} -pin  "MAC-1:mul:rg" {b(14)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {coeffs:rsci.q_d(15)} -pin  "MAC-1:mul:rg" {b(15)} -attr vt d -attr @path {/fir/fir:core/MAC:asn.itm}
load net {z.out(0)} -pin  "MAC-1:mul:rg" {z(0)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(1)} -pin  "MAC-1:mul:rg" {z(1)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(2)} -pin  "MAC-1:mul:rg" {z(2)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(3)} -pin  "MAC-1:mul:rg" {z(3)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(4)} -pin  "MAC-1:mul:rg" {z(4)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(5)} -pin  "MAC-1:mul:rg" {z(5)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(6)} -pin  "MAC-1:mul:rg" {z(6)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(7)} -pin  "MAC-1:mul:rg" {z(7)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(8)} -pin  "MAC-1:mul:rg" {z(8)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(9)} -pin  "MAC-1:mul:rg" {z(9)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(10)} -pin  "MAC-1:mul:rg" {z(10)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(11)} -pin  "MAC-1:mul:rg" {z(11)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(12)} -pin  "MAC-1:mul:rg" {z(12)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(13)} -pin  "MAC-1:mul:rg" {z(13)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(14)} -pin  "MAC-1:mul:rg" {z(14)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(15)} -pin  "MAC-1:mul:rg" {z(15)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(16)} -pin  "MAC-1:mul:rg" {z(16)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(17)} -pin  "MAC-1:mul:rg" {z(17)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(18)} -pin  "MAC-1:mul:rg" {z(18)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(19)} -pin  "MAC-1:mul:rg" {z(19)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(20)} -pin  "MAC-1:mul:rg" {z(20)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(21)} -pin  "MAC-1:mul:rg" {z(21)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(22)} -pin  "MAC-1:mul:rg" {z(22)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(23)} -pin  "MAC-1:mul:rg" {z(23)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(24)} -pin  "MAC-1:mul:rg" {z(24)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(25)} -pin  "MAC-1:mul:rg" {z(25)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(26)} -pin  "MAC-1:mul:rg" {z(26)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(27)} -pin  "MAC-1:mul:rg" {z(27)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(28)} -pin  "MAC-1:mul:rg" {z(28)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(29)} -pin  "MAC-1:mul:rg" {z(29)} -attr vt d -attr @path {/fir/fir:core/z.out}
load inst "acc:or" "or(2,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-142 -attr oid 139 -attr @path {/fir/fir:core/acc:or} -attr area 0.355354 -attr delay 1.267891 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "acc:or" {A0(0)} -attr @path {/fir/fir:core/slc(fsm_output)(0)#2.itm}
load net {fsm_output(4)} -pin  "acc:or" {A1(0)} -attr @path {/fir/fir:core/slc(fsm_output)(4)#5.itm}
load net {acc:or.cse} -pin  "acc:or" {Z(0)} -attr @path {/fir/fir:core/acc:or.cse}
load inst "acc:acc:acc:and" "and(2,30)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-143 -attr oid 140 -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and} -attr area 10.631617 -attr delay 1.278968 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_and(30,2)"
load net {acc(32:3)#1.sva#2(0)} -pin  "acc:acc:acc:and" {A0(0)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(1)} -pin  "acc:acc:acc:and" {A0(1)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(2)} -pin  "acc:acc:acc:and" {A0(2)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(3)} -pin  "acc:acc:acc:and" {A0(3)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(4)} -pin  "acc:acc:acc:and" {A0(4)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(5)} -pin  "acc:acc:acc:and" {A0(5)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(6)} -pin  "acc:acc:acc:and" {A0(6)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(7)} -pin  "acc:acc:acc:and" {A0(7)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(8)} -pin  "acc:acc:acc:and" {A0(8)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(9)} -pin  "acc:acc:acc:and" {A0(9)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(10)} -pin  "acc:acc:acc:and" {A0(10)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(11)} -pin  "acc:acc:acc:and" {A0(11)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(12)} -pin  "acc:acc:acc:and" {A0(12)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(13)} -pin  "acc:acc:acc:and" {A0(13)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(14)} -pin  "acc:acc:acc:and" {A0(14)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(15)} -pin  "acc:acc:acc:and" {A0(15)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(16)} -pin  "acc:acc:acc:and" {A0(16)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(17)} -pin  "acc:acc:acc:and" {A0(17)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(18)} -pin  "acc:acc:acc:and" {A0(18)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(19)} -pin  "acc:acc:acc:and" {A0(19)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(20)} -pin  "acc:acc:acc:and" {A0(20)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(21)} -pin  "acc:acc:acc:and" {A0(21)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(22)} -pin  "acc:acc:acc:and" {A0(22)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(23)} -pin  "acc:acc:acc:and" {A0(23)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(24)} -pin  "acc:acc:acc:and" {A0(24)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(25)} -pin  "acc:acc:acc:and" {A0(25)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(26)} -pin  "acc:acc:acc:and" {A0(26)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(27)} -pin  "acc:acc:acc:and" {A0(27)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(28)} -pin  "acc:acc:acc:and" {A0(28)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(29)} -pin  "acc:acc:acc:and" {A0(29)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(0)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(1)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(2)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(3)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(4)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(5)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(6)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(7)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(8)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(9)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(10)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(11)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(12)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(13)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(14)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(15)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(16)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(17)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(18)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(19)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(20)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(21)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(22)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(23)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(24)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(25)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(26)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(27)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(28)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {fsm_output(4)} -pin  "acc:acc:acc:and" {A1(29)} -attr vt d -attr @path {/fir/fir:core/acc:exs.itm}
load net {acc:acc:acc:and.itm(0)} -pin  "acc:acc:acc:and" {Z(0)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(1)} -pin  "acc:acc:acc:and" {Z(1)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(2)} -pin  "acc:acc:acc:and" {Z(2)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(3)} -pin  "acc:acc:acc:and" {Z(3)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(4)} -pin  "acc:acc:acc:and" {Z(4)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(5)} -pin  "acc:acc:acc:and" {Z(5)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(6)} -pin  "acc:acc:acc:and" {Z(6)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(7)} -pin  "acc:acc:acc:and" {Z(7)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(8)} -pin  "acc:acc:acc:and" {Z(8)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(9)} -pin  "acc:acc:acc:and" {Z(9)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(10)} -pin  "acc:acc:acc:and" {Z(10)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(11)} -pin  "acc:acc:acc:and" {Z(11)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(12)} -pin  "acc:acc:acc:and" {Z(12)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(13)} -pin  "acc:acc:acc:and" {Z(13)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(14)} -pin  "acc:acc:acc:and" {Z(14)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(15)} -pin  "acc:acc:acc:and" {Z(15)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(16)} -pin  "acc:acc:acc:and" {Z(16)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(17)} -pin  "acc:acc:acc:and" {Z(17)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(18)} -pin  "acc:acc:acc:and" {Z(18)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(19)} -pin  "acc:acc:acc:and" {Z(19)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(20)} -pin  "acc:acc:acc:and" {Z(20)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(21)} -pin  "acc:acc:acc:and" {Z(21)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(22)} -pin  "acc:acc:acc:and" {Z(22)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(23)} -pin  "acc:acc:acc:and" {Z(23)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(24)} -pin  "acc:acc:acc:and" {Z(24)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(25)} -pin  "acc:acc:acc:and" {Z(25)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(26)} -pin  "acc:acc:acc:and" {Z(26)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(27)} -pin  "acc:acc:acc:and" {Z(27)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(28)} -pin  "acc:acc:acc:and" {Z(28)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(29)} -pin  "acc:acc:acc:and" {Z(29)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load inst "reg(acc(32:3)#1)" "reg(30,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-144 -attr oid 141 -attr vt d -attr @path {/fir/fir:core/reg(acc(32:3)#1)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(30,0,0,1,1,1,1)"
load net {acc:acc:acc:and.itm(0)} -pin  "reg(acc(32:3)#1)" {D(0)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(1)} -pin  "reg(acc(32:3)#1)" {D(1)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(2)} -pin  "reg(acc(32:3)#1)" {D(2)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(3)} -pin  "reg(acc(32:3)#1)" {D(3)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(4)} -pin  "reg(acc(32:3)#1)" {D(4)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(5)} -pin  "reg(acc(32:3)#1)" {D(5)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(6)} -pin  "reg(acc(32:3)#1)" {D(6)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(7)} -pin  "reg(acc(32:3)#1)" {D(7)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(8)} -pin  "reg(acc(32:3)#1)" {D(8)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(9)} -pin  "reg(acc(32:3)#1)" {D(9)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(10)} -pin  "reg(acc(32:3)#1)" {D(10)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(11)} -pin  "reg(acc(32:3)#1)" {D(11)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(12)} -pin  "reg(acc(32:3)#1)" {D(12)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(13)} -pin  "reg(acc(32:3)#1)" {D(13)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(14)} -pin  "reg(acc(32:3)#1)" {D(14)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(15)} -pin  "reg(acc(32:3)#1)" {D(15)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(16)} -pin  "reg(acc(32:3)#1)" {D(16)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(17)} -pin  "reg(acc(32:3)#1)" {D(17)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(18)} -pin  "reg(acc(32:3)#1)" {D(18)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(19)} -pin  "reg(acc(32:3)#1)" {D(19)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(20)} -pin  "reg(acc(32:3)#1)" {D(20)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(21)} -pin  "reg(acc(32:3)#1)" {D(21)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(22)} -pin  "reg(acc(32:3)#1)" {D(22)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(23)} -pin  "reg(acc(32:3)#1)" {D(23)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(24)} -pin  "reg(acc(32:3)#1)" {D(24)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(25)} -pin  "reg(acc(32:3)#1)" {D(25)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(26)} -pin  "reg(acc(32:3)#1)" {D(26)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(27)} -pin  "reg(acc(32:3)#1)" {D(27)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(28)} -pin  "reg(acc(32:3)#1)" {D(28)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {acc:acc:acc:and.itm(29)} -pin  "reg(acc(32:3)#1)" {D(29)} -attr vt d -attr @path {/fir/fir:core/acc:acc:acc:and.itm}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(0)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(1)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(2)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(3)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(4)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(5)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(6)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(7)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(8)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(9)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(10)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(11)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(12)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(13)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(14)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(15)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(16)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(17)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(18)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(19)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(20)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(21)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(22)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(23)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(24)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(25)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(26)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(27)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(28)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(acc(32:3)#1)" {DRs(29)} -attr @path {/fir/fir:core/0}
load net {clk} -pin  "reg(acc(32:3)#1)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-145 -attr oid 142 -attr @path {/fir/fir:core/clk}
load net {acc:or.cse} -pin  "reg(acc(32:3)#1)" {en(0)} -attr @path {/fir/fir:core/acc:or.cse}
load net {rst} -pin  "reg(acc(32:3)#1)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {acc(32:3)#1.sva(0)} -pin  "reg(acc(32:3)#1)" {Z(0)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(1)} -pin  "reg(acc(32:3)#1)" {Z(1)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(2)} -pin  "reg(acc(32:3)#1)" {Z(2)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(3)} -pin  "reg(acc(32:3)#1)" {Z(3)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(4)} -pin  "reg(acc(32:3)#1)" {Z(4)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(5)} -pin  "reg(acc(32:3)#1)" {Z(5)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(6)} -pin  "reg(acc(32:3)#1)" {Z(6)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(7)} -pin  "reg(acc(32:3)#1)" {Z(7)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(8)} -pin  "reg(acc(32:3)#1)" {Z(8)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(9)} -pin  "reg(acc(32:3)#1)" {Z(9)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(10)} -pin  "reg(acc(32:3)#1)" {Z(10)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(11)} -pin  "reg(acc(32:3)#1)" {Z(11)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(12)} -pin  "reg(acc(32:3)#1)" {Z(12)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(13)} -pin  "reg(acc(32:3)#1)" {Z(13)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(14)} -pin  "reg(acc(32:3)#1)" {Z(14)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(15)} -pin  "reg(acc(32:3)#1)" {Z(15)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(16)} -pin  "reg(acc(32:3)#1)" {Z(16)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(17)} -pin  "reg(acc(32:3)#1)" {Z(17)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(18)} -pin  "reg(acc(32:3)#1)" {Z(18)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(19)} -pin  "reg(acc(32:3)#1)" {Z(19)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(20)} -pin  "reg(acc(32:3)#1)" {Z(20)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(21)} -pin  "reg(acc(32:3)#1)" {Z(21)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(22)} -pin  "reg(acc(32:3)#1)" {Z(22)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(23)} -pin  "reg(acc(32:3)#1)" {Z(23)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(24)} -pin  "reg(acc(32:3)#1)" {Z(24)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(25)} -pin  "reg(acc(32:3)#1)" {Z(25)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(26)} -pin  "reg(acc(32:3)#1)" {Z(26)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(27)} -pin  "reg(acc(32:3)#1)" {Z(27)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(28)} -pin  "reg(acc(32:3)#1)" {Z(28)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(29)} -pin  "reg(acc(32:3)#1)" {Z(29)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load inst "reg(out1:out1:and" "and(2,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-146 -attr oid 143 -attr @path {/fir/fir:core/reg(out1:out1:and} -attr area 0.355354 -attr delay 1.278968 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "reg(out1:out1:and" {A0(0)} -attr @path {/fir/fir:core/slc(fsm_output)(4)#3.itm}
load net {MAC:i(5:1).sva#1(4)} -pin  "reg(out1:out1:and" {A1(0)} -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(4)#2.itm}
load net {reg(out1:out1:and.cse} -pin  "reg(out1:out1:and" {Z(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load inst "reg(out1:rsci.idat)" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-147 -attr oid 144 -attr vt d -attr @path {/fir/fir:core/reg(out1:rsci.idat)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {acc(32:3)#1.sva#2(14)} -pin  "reg(out1:rsci.idat)" {D(0)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(15)} -pin  "reg(out1:rsci.idat)" {D(1)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(16)} -pin  "reg(out1:rsci.idat)" {D(2)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(17)} -pin  "reg(out1:rsci.idat)" {D(3)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(18)} -pin  "reg(out1:rsci.idat)" {D(4)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(19)} -pin  "reg(out1:rsci.idat)" {D(5)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(20)} -pin  "reg(out1:rsci.idat)" {D(6)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(21)} -pin  "reg(out1:rsci.idat)" {D(7)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(22)} -pin  "reg(out1:rsci.idat)" {D(8)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(23)} -pin  "reg(out1:rsci.idat)" {D(9)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(24)} -pin  "reg(out1:rsci.idat)" {D(10)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(25)} -pin  "reg(out1:rsci.idat)" {D(11)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(26)} -pin  "reg(out1:rsci.idat)" {D(12)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(27)} -pin  "reg(out1:rsci.idat)" {D(13)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(28)} -pin  "reg(out1:rsci.idat)" {D(14)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {acc(32:3)#1.sva#2(29)} -pin  "reg(out1:rsci.idat)" {D(15)} -attr vt d -attr @path {/fir/fir:core/acc:slc(acc(32:3)#1.sva#2)(29-14).itm}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(out1:rsci.idat)" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(out1:rsci.idat)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-148 -attr oid 145 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(out1:rsci.idat)" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(out1:rsci.idat)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {out1:rsci.idat(0)} -pin  "reg(out1:rsci.idat)" {Z(0)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(1)} -pin  "reg(out1:rsci.idat)" {Z(1)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(2)} -pin  "reg(out1:rsci.idat)" {Z(2)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(3)} -pin  "reg(out1:rsci.idat)" {Z(3)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(4)} -pin  "reg(out1:rsci.idat)" {Z(4)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(5)} -pin  "reg(out1:rsci.idat)" {Z(5)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(6)} -pin  "reg(out1:rsci.idat)" {Z(6)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(7)} -pin  "reg(out1:rsci.idat)" {Z(7)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(8)} -pin  "reg(out1:rsci.idat)" {Z(8)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(9)} -pin  "reg(out1:rsci.idat)" {Z(9)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(10)} -pin  "reg(out1:rsci.idat)" {Z(10)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(11)} -pin  "reg(out1:rsci.idat)" {Z(11)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(12)} -pin  "reg(out1:rsci.idat)" {Z(12)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(13)} -pin  "reg(out1:rsci.idat)" {Z(13)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(14)} -pin  "reg(out1:rsci.idat)" {Z(14)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load net {out1:rsci.idat(15)} -pin  "reg(out1:rsci.idat)" {Z(15)} -attr vt d -attr @path {/fir/fir:core/out1:rsci.idat}
load inst "MAC:i:MAC:i:MAC:i:and" "and(2,4)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-149 -attr oid 146 -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and} -attr area 1.418416 -attr delay 1.278968 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_and(4,2)"
load net {MAC:i(5:1).sva#1(0)} -pin  "MAC:i:MAC:i:MAC:i:and" {A0(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm}
load net {MAC:i(5:1).sva#1(1)} -pin  "MAC:i:MAC:i:MAC:i:and" {A0(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm}
load net {MAC:i(5:1).sva#1(2)} -pin  "MAC:i:MAC:i:MAC:i:and" {A0(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm}
load net {MAC:i(5:1).sva#1(3)} -pin  "MAC:i:MAC:i:MAC:i:and" {A0(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i:slc(MAC:i(5:1).sva#1)(3-0).itm}
load net {fsm_output(4)} -pin  "MAC:i:MAC:i:MAC:i:and" {A1(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i:exs.itm}
load net {fsm_output(4)} -pin  "MAC:i:MAC:i:MAC:i:and" {A1(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i:exs.itm}
load net {fsm_output(4)} -pin  "MAC:i:MAC:i:MAC:i:and" {A1(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i:exs.itm}
load net {fsm_output(4)} -pin  "MAC:i:MAC:i:MAC:i:and" {A1(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i:exs.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(0)} -pin  "MAC:i:MAC:i:MAC:i:and" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(1)} -pin  "MAC:i:MAC:i:MAC:i:and" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(2)} -pin  "MAC:i:MAC:i:MAC:i:and" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(3)} -pin  "MAC:i:MAC:i:MAC:i:and" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load inst "reg(MAC:i(5:1).sva(3:0))" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-150 -attr oid 147 -attr vt d -attr @path {/fir/fir:core/reg(MAC:i(5:1).sva(3:0))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(4,0,0,1,1,1,1)"
load net {MAC:i:MAC:i:MAC:i:and.itm(0)} -pin  "reg(MAC:i(5:1).sva(3:0))" {D(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(1)} -pin  "reg(MAC:i(5:1).sva(3:0))" {D(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(2)} -pin  "reg(MAC:i(5:1).sva(3:0))" {D(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {MAC:i:MAC:i:MAC:i:and.itm(3)} -pin  "reg(MAC:i(5:1).sva(3:0))" {D(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i:MAC:i:MAC:i:and.itm}
load net {GND} -pin  "reg(MAC:i(5:1).sva(3:0))" {DRs(0)} -attr @path {/fir/fir:core/0#35}
load net {GND} -pin  "reg(MAC:i(5:1).sva(3:0))" {DRs(1)} -attr @path {/fir/fir:core/0#35}
load net {GND} -pin  "reg(MAC:i(5:1).sva(3:0))" {DRs(2)} -attr @path {/fir/fir:core/0#35}
load net {GND} -pin  "reg(MAC:i(5:1).sva(3:0))" {DRs(3)} -attr @path {/fir/fir:core/0#35}
load net {clk} -pin  "reg(MAC:i(5:1).sva(3:0))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-151 -attr oid 148 -attr @path {/fir/fir:core/clk}
load net {acc:or.cse} -pin  "reg(MAC:i(5:1).sva(3:0))" {en(0)} -attr @path {/fir/fir:core/acc:or.cse}
load net {rst} -pin  "reg(MAC:i(5:1).sva(3:0))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {MAC:i(5:1).sva(3:0)(0)} -pin  "reg(MAC:i(5:1).sva(3:0))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(1)} -pin  "reg(MAC:i(5:1).sva(3:0))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(2)} -pin  "reg(MAC:i(5:1).sva(3:0))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(3)} -pin  "reg(MAC:i(5:1).sva(3:0))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load inst "reg(regs(0))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-152 -attr oid 149 -attr vt d -attr @path {/fir/fir:core/reg(regs(0))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(0).sva#1(0)} -pin  "reg(regs(0))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(1)} -pin  "reg(regs(0))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(2)} -pin  "reg(regs(0))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(3)} -pin  "reg(regs(0))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(4)} -pin  "reg(regs(0))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(5)} -pin  "reg(regs(0))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(6)} -pin  "reg(regs(0))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(7)} -pin  "reg(regs(0))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(8)} -pin  "reg(regs(0))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(9)} -pin  "reg(regs(0))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(10)} -pin  "reg(regs(0))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(11)} -pin  "reg(regs(0))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(12)} -pin  "reg(regs(0))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(13)} -pin  "reg(regs(0))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(14)} -pin  "reg(regs(0))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(15)} -pin  "reg(regs(0))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {GND} -pin  "reg(regs(0))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(0))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-153 -attr oid 150 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(0))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(0))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(0).sva(0)} -pin  "reg(regs(0))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(1)} -pin  "reg(regs(0))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(2)} -pin  "reg(regs(0))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(3)} -pin  "reg(regs(0))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(4)} -pin  "reg(regs(0))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(5)} -pin  "reg(regs(0))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(6)} -pin  "reg(regs(0))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(7)} -pin  "reg(regs(0))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(8)} -pin  "reg(regs(0))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(9)} -pin  "reg(regs(0))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(10)} -pin  "reg(regs(0))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(11)} -pin  "reg(regs(0))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(12)} -pin  "reg(regs(0))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(13)} -pin  "reg(regs(0))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(14)} -pin  "reg(regs(0))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(15)} -pin  "reg(regs(0))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load inst "reg(regs(2))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-154 -attr oid 151 -attr vt d -attr @path {/fir/fir:core/reg(regs(2))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(2).sva#1(0)} -pin  "reg(regs(2))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(1)} -pin  "reg(regs(2))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(2)} -pin  "reg(regs(2))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(3)} -pin  "reg(regs(2))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(4)} -pin  "reg(regs(2))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(5)} -pin  "reg(regs(2))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(6)} -pin  "reg(regs(2))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(7)} -pin  "reg(regs(2))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(8)} -pin  "reg(regs(2))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(9)} -pin  "reg(regs(2))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(10)} -pin  "reg(regs(2))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(11)} -pin  "reg(regs(2))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(12)} -pin  "reg(regs(2))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(13)} -pin  "reg(regs(2))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(14)} -pin  "reg(regs(2))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(15)} -pin  "reg(regs(2))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {GND} -pin  "reg(regs(2))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(2))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-155 -attr oid 152 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(2))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(2))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(2).sva(0)} -pin  "reg(regs(2))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(1)} -pin  "reg(regs(2))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(2)} -pin  "reg(regs(2))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(3)} -pin  "reg(regs(2))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(4)} -pin  "reg(regs(2))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(5)} -pin  "reg(regs(2))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(6)} -pin  "reg(regs(2))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(7)} -pin  "reg(regs(2))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(8)} -pin  "reg(regs(2))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(9)} -pin  "reg(regs(2))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(10)} -pin  "reg(regs(2))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(11)} -pin  "reg(regs(2))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(12)} -pin  "reg(regs(2))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(13)} -pin  "reg(regs(2))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(14)} -pin  "reg(regs(2))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(15)} -pin  "reg(regs(2))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load inst "reg(regs(4))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-156 -attr oid 153 -attr vt d -attr @path {/fir/fir:core/reg(regs(4))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(4).sva#1(0)} -pin  "reg(regs(4))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(1)} -pin  "reg(regs(4))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(2)} -pin  "reg(regs(4))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(3)} -pin  "reg(regs(4))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(4)} -pin  "reg(regs(4))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(5)} -pin  "reg(regs(4))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(6)} -pin  "reg(regs(4))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(7)} -pin  "reg(regs(4))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(8)} -pin  "reg(regs(4))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(9)} -pin  "reg(regs(4))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(10)} -pin  "reg(regs(4))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(11)} -pin  "reg(regs(4))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(12)} -pin  "reg(regs(4))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(13)} -pin  "reg(regs(4))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(14)} -pin  "reg(regs(4))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(15)} -pin  "reg(regs(4))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {GND} -pin  "reg(regs(4))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(4))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-157 -attr oid 154 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(4))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(4))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(4).sva(0)} -pin  "reg(regs(4))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(1)} -pin  "reg(regs(4))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(2)} -pin  "reg(regs(4))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(3)} -pin  "reg(regs(4))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(4)} -pin  "reg(regs(4))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(5)} -pin  "reg(regs(4))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(6)} -pin  "reg(regs(4))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(7)} -pin  "reg(regs(4))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(8)} -pin  "reg(regs(4))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(9)} -pin  "reg(regs(4))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(10)} -pin  "reg(regs(4))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(11)} -pin  "reg(regs(4))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(12)} -pin  "reg(regs(4))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(13)} -pin  "reg(regs(4))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(14)} -pin  "reg(regs(4))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(15)} -pin  "reg(regs(4))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load inst "reg(regs(6))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-158 -attr oid 155 -attr vt d -attr @path {/fir/fir:core/reg(regs(6))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(6).sva#1(0)} -pin  "reg(regs(6))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(1)} -pin  "reg(regs(6))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(2)} -pin  "reg(regs(6))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(3)} -pin  "reg(regs(6))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(4)} -pin  "reg(regs(6))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(5)} -pin  "reg(regs(6))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(6)} -pin  "reg(regs(6))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(7)} -pin  "reg(regs(6))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(8)} -pin  "reg(regs(6))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(9)} -pin  "reg(regs(6))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(10)} -pin  "reg(regs(6))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(11)} -pin  "reg(regs(6))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(12)} -pin  "reg(regs(6))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(13)} -pin  "reg(regs(6))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(14)} -pin  "reg(regs(6))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(15)} -pin  "reg(regs(6))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {GND} -pin  "reg(regs(6))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(6))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-159 -attr oid 156 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(6))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(6))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(6).sva(0)} -pin  "reg(regs(6))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(1)} -pin  "reg(regs(6))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(2)} -pin  "reg(regs(6))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(3)} -pin  "reg(regs(6))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(4)} -pin  "reg(regs(6))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(5)} -pin  "reg(regs(6))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(6)} -pin  "reg(regs(6))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(7)} -pin  "reg(regs(6))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(8)} -pin  "reg(regs(6))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(9)} -pin  "reg(regs(6))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(10)} -pin  "reg(regs(6))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(11)} -pin  "reg(regs(6))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(12)} -pin  "reg(regs(6))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(13)} -pin  "reg(regs(6))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(14)} -pin  "reg(regs(6))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(15)} -pin  "reg(regs(6))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load inst "reg(regs(8))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-160 -attr oid 157 -attr vt d -attr @path {/fir/fir:core/reg(regs(8))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(8).sva#1(0)} -pin  "reg(regs(8))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(1)} -pin  "reg(regs(8))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(2)} -pin  "reg(regs(8))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(3)} -pin  "reg(regs(8))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(4)} -pin  "reg(regs(8))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(5)} -pin  "reg(regs(8))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(6)} -pin  "reg(regs(8))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(7)} -pin  "reg(regs(8))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(8)} -pin  "reg(regs(8))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(9)} -pin  "reg(regs(8))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(10)} -pin  "reg(regs(8))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(11)} -pin  "reg(regs(8))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(12)} -pin  "reg(regs(8))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(13)} -pin  "reg(regs(8))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(14)} -pin  "reg(regs(8))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(15)} -pin  "reg(regs(8))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {GND} -pin  "reg(regs(8))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(8))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-161 -attr oid 158 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(8))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(8))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(8).sva(0)} -pin  "reg(regs(8))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(1)} -pin  "reg(regs(8))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(2)} -pin  "reg(regs(8))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(3)} -pin  "reg(regs(8))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(4)} -pin  "reg(regs(8))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(5)} -pin  "reg(regs(8))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(6)} -pin  "reg(regs(8))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(7)} -pin  "reg(regs(8))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(8)} -pin  "reg(regs(8))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(9)} -pin  "reg(regs(8))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(10)} -pin  "reg(regs(8))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(11)} -pin  "reg(regs(8))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(12)} -pin  "reg(regs(8))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(13)} -pin  "reg(regs(8))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(14)} -pin  "reg(regs(8))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(15)} -pin  "reg(regs(8))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load inst "reg(regs(10))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-162 -attr oid 159 -attr vt d -attr @path {/fir/fir:core/reg(regs(10))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(10).sva#1(0)} -pin  "reg(regs(10))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(1)} -pin  "reg(regs(10))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(2)} -pin  "reg(regs(10))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(3)} -pin  "reg(regs(10))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(4)} -pin  "reg(regs(10))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(5)} -pin  "reg(regs(10))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(6)} -pin  "reg(regs(10))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(7)} -pin  "reg(regs(10))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(8)} -pin  "reg(regs(10))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(9)} -pin  "reg(regs(10))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(10)} -pin  "reg(regs(10))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(11)} -pin  "reg(regs(10))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(12)} -pin  "reg(regs(10))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(13)} -pin  "reg(regs(10))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(14)} -pin  "reg(regs(10))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(15)} -pin  "reg(regs(10))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {GND} -pin  "reg(regs(10))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(10))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-163 -attr oid 160 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(10))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(10))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(10).sva(0)} -pin  "reg(regs(10))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(1)} -pin  "reg(regs(10))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(2)} -pin  "reg(regs(10))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(3)} -pin  "reg(regs(10))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(4)} -pin  "reg(regs(10))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(5)} -pin  "reg(regs(10))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(6)} -pin  "reg(regs(10))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(7)} -pin  "reg(regs(10))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(8)} -pin  "reg(regs(10))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(9)} -pin  "reg(regs(10))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(10)} -pin  "reg(regs(10))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(11)} -pin  "reg(regs(10))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(12)} -pin  "reg(regs(10))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(13)} -pin  "reg(regs(10))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(14)} -pin  "reg(regs(10))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(15)} -pin  "reg(regs(10))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load inst "reg(regs(12))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-164 -attr oid 161 -attr vt d -attr @path {/fir/fir:core/reg(regs(12))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(12).sva#1(0)} -pin  "reg(regs(12))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(1)} -pin  "reg(regs(12))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(2)} -pin  "reg(regs(12))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(3)} -pin  "reg(regs(12))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(4)} -pin  "reg(regs(12))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(5)} -pin  "reg(regs(12))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(6)} -pin  "reg(regs(12))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(7)} -pin  "reg(regs(12))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(8)} -pin  "reg(regs(12))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(9)} -pin  "reg(regs(12))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(10)} -pin  "reg(regs(12))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(11)} -pin  "reg(regs(12))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(12)} -pin  "reg(regs(12))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(13)} -pin  "reg(regs(12))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(14)} -pin  "reg(regs(12))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(15)} -pin  "reg(regs(12))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {GND} -pin  "reg(regs(12))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(12))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-165 -attr oid 162 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(12))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(12))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(12).sva(0)} -pin  "reg(regs(12))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(1)} -pin  "reg(regs(12))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(2)} -pin  "reg(regs(12))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(3)} -pin  "reg(regs(12))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(4)} -pin  "reg(regs(12))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(5)} -pin  "reg(regs(12))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(6)} -pin  "reg(regs(12))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(7)} -pin  "reg(regs(12))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(8)} -pin  "reg(regs(12))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(9)} -pin  "reg(regs(12))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(10)} -pin  "reg(regs(12))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(11)} -pin  "reg(regs(12))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(12)} -pin  "reg(regs(12))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(13)} -pin  "reg(regs(12))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(14)} -pin  "reg(regs(12))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(15)} -pin  "reg(regs(12))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load inst "reg(regs(14))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-166 -attr oid 163 -attr vt d -attr @path {/fir/fir:core/reg(regs(14))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(14).sva#1(0)} -pin  "reg(regs(14))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(1)} -pin  "reg(regs(14))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(2)} -pin  "reg(regs(14))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(3)} -pin  "reg(regs(14))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(4)} -pin  "reg(regs(14))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(5)} -pin  "reg(regs(14))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(6)} -pin  "reg(regs(14))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(7)} -pin  "reg(regs(14))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(8)} -pin  "reg(regs(14))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(9)} -pin  "reg(regs(14))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(10)} -pin  "reg(regs(14))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(11)} -pin  "reg(regs(14))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(12)} -pin  "reg(regs(14))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(13)} -pin  "reg(regs(14))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(14)} -pin  "reg(regs(14))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(15)} -pin  "reg(regs(14))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {GND} -pin  "reg(regs(14))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(14))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-167 -attr oid 164 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(14))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(14))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(14).sva(0)} -pin  "reg(regs(14))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(1)} -pin  "reg(regs(14))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(2)} -pin  "reg(regs(14))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(3)} -pin  "reg(regs(14))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(4)} -pin  "reg(regs(14))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(5)} -pin  "reg(regs(14))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(6)} -pin  "reg(regs(14))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(7)} -pin  "reg(regs(14))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(8)} -pin  "reg(regs(14))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(9)} -pin  "reg(regs(14))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(10)} -pin  "reg(regs(14))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(11)} -pin  "reg(regs(14))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(12)} -pin  "reg(regs(14))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(13)} -pin  "reg(regs(14))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(14)} -pin  "reg(regs(14))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(15)} -pin  "reg(regs(14))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load inst "reg(regs(16))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-168 -attr oid 165 -attr vt d -attr @path {/fir/fir:core/reg(regs(16))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(16).sva#1(0)} -pin  "reg(regs(16))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(1)} -pin  "reg(regs(16))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(2)} -pin  "reg(regs(16))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(3)} -pin  "reg(regs(16))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(4)} -pin  "reg(regs(16))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(5)} -pin  "reg(regs(16))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(6)} -pin  "reg(regs(16))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(7)} -pin  "reg(regs(16))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(8)} -pin  "reg(regs(16))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(9)} -pin  "reg(regs(16))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(10)} -pin  "reg(regs(16))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(11)} -pin  "reg(regs(16))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(12)} -pin  "reg(regs(16))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(13)} -pin  "reg(regs(16))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(14)} -pin  "reg(regs(16))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(15)} -pin  "reg(regs(16))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {GND} -pin  "reg(regs(16))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(16))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-169 -attr oid 166 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(16))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(16))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(16).sva(0)} -pin  "reg(regs(16))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(1)} -pin  "reg(regs(16))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(2)} -pin  "reg(regs(16))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(3)} -pin  "reg(regs(16))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(4)} -pin  "reg(regs(16))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(5)} -pin  "reg(regs(16))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(6)} -pin  "reg(regs(16))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(7)} -pin  "reg(regs(16))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(8)} -pin  "reg(regs(16))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(9)} -pin  "reg(regs(16))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(10)} -pin  "reg(regs(16))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(11)} -pin  "reg(regs(16))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(12)} -pin  "reg(regs(16))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(13)} -pin  "reg(regs(16))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(14)} -pin  "reg(regs(16))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(15)} -pin  "reg(regs(16))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load inst "reg(regs(18))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-170 -attr oid 167 -attr vt d -attr @path {/fir/fir:core/reg(regs(18))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(18).sva#1(0)} -pin  "reg(regs(18))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(1)} -pin  "reg(regs(18))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(2)} -pin  "reg(regs(18))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(3)} -pin  "reg(regs(18))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(4)} -pin  "reg(regs(18))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(5)} -pin  "reg(regs(18))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(6)} -pin  "reg(regs(18))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(7)} -pin  "reg(regs(18))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(8)} -pin  "reg(regs(18))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(9)} -pin  "reg(regs(18))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(10)} -pin  "reg(regs(18))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(11)} -pin  "reg(regs(18))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(12)} -pin  "reg(regs(18))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(13)} -pin  "reg(regs(18))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(14)} -pin  "reg(regs(18))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(15)} -pin  "reg(regs(18))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {GND} -pin  "reg(regs(18))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(18))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-171 -attr oid 168 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(18))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(18))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(18).sva(0)} -pin  "reg(regs(18))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(1)} -pin  "reg(regs(18))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(2)} -pin  "reg(regs(18))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(3)} -pin  "reg(regs(18))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(4)} -pin  "reg(regs(18))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(5)} -pin  "reg(regs(18))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(6)} -pin  "reg(regs(18))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(7)} -pin  "reg(regs(18))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(8)} -pin  "reg(regs(18))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(9)} -pin  "reg(regs(18))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(10)} -pin  "reg(regs(18))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(11)} -pin  "reg(regs(18))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(12)} -pin  "reg(regs(18))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(13)} -pin  "reg(regs(18))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(14)} -pin  "reg(regs(18))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(15)} -pin  "reg(regs(18))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load inst "reg(regs(20))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-172 -attr oid 169 -attr vt d -attr @path {/fir/fir:core/reg(regs(20))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(20).sva#1(0)} -pin  "reg(regs(20))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(1)} -pin  "reg(regs(20))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(2)} -pin  "reg(regs(20))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(3)} -pin  "reg(regs(20))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(4)} -pin  "reg(regs(20))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(5)} -pin  "reg(regs(20))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(6)} -pin  "reg(regs(20))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(7)} -pin  "reg(regs(20))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(8)} -pin  "reg(regs(20))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(9)} -pin  "reg(regs(20))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(10)} -pin  "reg(regs(20))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(11)} -pin  "reg(regs(20))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(12)} -pin  "reg(regs(20))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(13)} -pin  "reg(regs(20))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(14)} -pin  "reg(regs(20))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(15)} -pin  "reg(regs(20))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {GND} -pin  "reg(regs(20))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(20))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-173 -attr oid 170 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(20))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(20))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(20).sva(0)} -pin  "reg(regs(20))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(1)} -pin  "reg(regs(20))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(2)} -pin  "reg(regs(20))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(3)} -pin  "reg(regs(20))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(4)} -pin  "reg(regs(20))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(5)} -pin  "reg(regs(20))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(6)} -pin  "reg(regs(20))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(7)} -pin  "reg(regs(20))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(8)} -pin  "reg(regs(20))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(9)} -pin  "reg(regs(20))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(10)} -pin  "reg(regs(20))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(11)} -pin  "reg(regs(20))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(12)} -pin  "reg(regs(20))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(13)} -pin  "reg(regs(20))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(14)} -pin  "reg(regs(20))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(15)} -pin  "reg(regs(20))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load inst "reg(regs(22))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-174 -attr oid 171 -attr vt d -attr @path {/fir/fir:core/reg(regs(22))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(22).sva#1(0)} -pin  "reg(regs(22))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(1)} -pin  "reg(regs(22))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(2)} -pin  "reg(regs(22))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(3)} -pin  "reg(regs(22))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(4)} -pin  "reg(regs(22))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(5)} -pin  "reg(regs(22))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(6)} -pin  "reg(regs(22))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(7)} -pin  "reg(regs(22))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(8)} -pin  "reg(regs(22))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(9)} -pin  "reg(regs(22))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(10)} -pin  "reg(regs(22))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(11)} -pin  "reg(regs(22))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(12)} -pin  "reg(regs(22))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(13)} -pin  "reg(regs(22))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(14)} -pin  "reg(regs(22))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(15)} -pin  "reg(regs(22))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {GND} -pin  "reg(regs(22))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(22))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-175 -attr oid 172 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(22))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(22))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(22).sva(0)} -pin  "reg(regs(22))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(1)} -pin  "reg(regs(22))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(2)} -pin  "reg(regs(22))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(3)} -pin  "reg(regs(22))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(4)} -pin  "reg(regs(22))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(5)} -pin  "reg(regs(22))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(6)} -pin  "reg(regs(22))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(7)} -pin  "reg(regs(22))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(8)} -pin  "reg(regs(22))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(9)} -pin  "reg(regs(22))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(10)} -pin  "reg(regs(22))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(11)} -pin  "reg(regs(22))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(12)} -pin  "reg(regs(22))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(13)} -pin  "reg(regs(22))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(14)} -pin  "reg(regs(22))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(15)} -pin  "reg(regs(22))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load inst "reg(regs(24))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-176 -attr oid 173 -attr vt d -attr @path {/fir/fir:core/reg(regs(24))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(24).sva#1(0)} -pin  "reg(regs(24))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(1)} -pin  "reg(regs(24))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(2)} -pin  "reg(regs(24))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(3)} -pin  "reg(regs(24))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(4)} -pin  "reg(regs(24))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(5)} -pin  "reg(regs(24))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(6)} -pin  "reg(regs(24))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(7)} -pin  "reg(regs(24))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(8)} -pin  "reg(regs(24))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(9)} -pin  "reg(regs(24))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(10)} -pin  "reg(regs(24))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(11)} -pin  "reg(regs(24))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(12)} -pin  "reg(regs(24))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(13)} -pin  "reg(regs(24))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(14)} -pin  "reg(regs(24))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(15)} -pin  "reg(regs(24))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {GND} -pin  "reg(regs(24))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(24))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-177 -attr oid 174 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(24))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(24))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(24).sva(0)} -pin  "reg(regs(24))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(1)} -pin  "reg(regs(24))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(2)} -pin  "reg(regs(24))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(3)} -pin  "reg(regs(24))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(4)} -pin  "reg(regs(24))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(5)} -pin  "reg(regs(24))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(6)} -pin  "reg(regs(24))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(7)} -pin  "reg(regs(24))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(8)} -pin  "reg(regs(24))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(9)} -pin  "reg(regs(24))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(10)} -pin  "reg(regs(24))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(11)} -pin  "reg(regs(24))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(12)} -pin  "reg(regs(24))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(13)} -pin  "reg(regs(24))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(14)} -pin  "reg(regs(24))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(15)} -pin  "reg(regs(24))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load inst "reg(regs(26))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-178 -attr oid 175 -attr vt d -attr @path {/fir/fir:core/reg(regs(26))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(26).sva#1(0)} -pin  "reg(regs(26))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(1)} -pin  "reg(regs(26))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(2)} -pin  "reg(regs(26))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(3)} -pin  "reg(regs(26))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(4)} -pin  "reg(regs(26))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(5)} -pin  "reg(regs(26))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(6)} -pin  "reg(regs(26))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(7)} -pin  "reg(regs(26))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(8)} -pin  "reg(regs(26))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(9)} -pin  "reg(regs(26))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(10)} -pin  "reg(regs(26))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(11)} -pin  "reg(regs(26))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(12)} -pin  "reg(regs(26))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(13)} -pin  "reg(regs(26))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(14)} -pin  "reg(regs(26))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(15)} -pin  "reg(regs(26))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {GND} -pin  "reg(regs(26))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(26))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-179 -attr oid 176 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(26))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(26))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(26).sva(0)} -pin  "reg(regs(26))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(1)} -pin  "reg(regs(26))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(2)} -pin  "reg(regs(26))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(3)} -pin  "reg(regs(26))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(4)} -pin  "reg(regs(26))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(5)} -pin  "reg(regs(26))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(6)} -pin  "reg(regs(26))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(7)} -pin  "reg(regs(26))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(8)} -pin  "reg(regs(26))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(9)} -pin  "reg(regs(26))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(10)} -pin  "reg(regs(26))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(11)} -pin  "reg(regs(26))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(12)} -pin  "reg(regs(26))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(13)} -pin  "reg(regs(26))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(14)} -pin  "reg(regs(26))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(15)} -pin  "reg(regs(26))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load inst "reg(regs(28))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-180 -attr oid 177 -attr vt d -attr @path {/fir/fir:core/reg(regs(28))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(28).sva#1(0)} -pin  "reg(regs(28))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(1)} -pin  "reg(regs(28))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(2)} -pin  "reg(regs(28))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(3)} -pin  "reg(regs(28))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(4)} -pin  "reg(regs(28))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(5)} -pin  "reg(regs(28))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(6)} -pin  "reg(regs(28))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(7)} -pin  "reg(regs(28))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(8)} -pin  "reg(regs(28))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(9)} -pin  "reg(regs(28))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(10)} -pin  "reg(regs(28))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(11)} -pin  "reg(regs(28))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(12)} -pin  "reg(regs(28))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(13)} -pin  "reg(regs(28))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(14)} -pin  "reg(regs(28))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(15)} -pin  "reg(regs(28))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {GND} -pin  "reg(regs(28))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(28))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-181 -attr oid 178 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(28))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(28))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(28).sva(0)} -pin  "reg(regs(28))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(1)} -pin  "reg(regs(28))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(2)} -pin  "reg(regs(28))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(3)} -pin  "reg(regs(28))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(4)} -pin  "reg(regs(28))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(5)} -pin  "reg(regs(28))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(6)} -pin  "reg(regs(28))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(7)} -pin  "reg(regs(28))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(8)} -pin  "reg(regs(28))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(9)} -pin  "reg(regs(28))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(10)} -pin  "reg(regs(28))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(11)} -pin  "reg(regs(28))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(12)} -pin  "reg(regs(28))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(13)} -pin  "reg(regs(28))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(14)} -pin  "reg(regs(28))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(15)} -pin  "reg(regs(28))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load inst "reg(regs(30))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-182 -attr oid 179 -attr vt d -attr @path {/fir/fir:core/reg(regs(30))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(30).sva#1(0)} -pin  "reg(regs(30))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(1)} -pin  "reg(regs(30))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(2)} -pin  "reg(regs(30))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(3)} -pin  "reg(regs(30))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(4)} -pin  "reg(regs(30))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(5)} -pin  "reg(regs(30))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(6)} -pin  "reg(regs(30))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(7)} -pin  "reg(regs(30))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(8)} -pin  "reg(regs(30))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(9)} -pin  "reg(regs(30))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(10)} -pin  "reg(regs(30))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(11)} -pin  "reg(regs(30))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(12)} -pin  "reg(regs(30))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(13)} -pin  "reg(regs(30))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(14)} -pin  "reg(regs(30))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(15)} -pin  "reg(regs(30))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {GND} -pin  "reg(regs(30))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(30))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-183 -attr oid 180 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(30))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(30))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(30).sva(0)} -pin  "reg(regs(30))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(1)} -pin  "reg(regs(30))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(2)} -pin  "reg(regs(30))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(3)} -pin  "reg(regs(30))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(4)} -pin  "reg(regs(30))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(5)} -pin  "reg(regs(30))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(6)} -pin  "reg(regs(30))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(7)} -pin  "reg(regs(30))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(8)} -pin  "reg(regs(30))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(9)} -pin  "reg(regs(30))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(10)} -pin  "reg(regs(30))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(11)} -pin  "reg(regs(30))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(12)} -pin  "reg(regs(30))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(13)} -pin  "reg(regs(30))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(14)} -pin  "reg(regs(30))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(15)} -pin  "reg(regs(30))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load inst "not" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-184 -attr oid 181 -attr @path {/fir/fir:core/not} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/fir/fir:core/not.itm}
load inst "reg(regs(0))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-185 -attr oid 182 -attr vt d -attr @path {/fir/fir:core/reg(regs(0))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {in1:rsci.idat(0)} -pin  "reg(regs(0))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(1)} -pin  "reg(regs(0))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(2)} -pin  "reg(regs(0))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(3)} -pin  "reg(regs(0))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(4)} -pin  "reg(regs(0))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(5)} -pin  "reg(regs(0))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(6)} -pin  "reg(regs(0))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(7)} -pin  "reg(regs(0))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(8)} -pin  "reg(regs(0))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(9)} -pin  "reg(regs(0))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(10)} -pin  "reg(regs(0))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(11)} -pin  "reg(regs(0))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(12)} -pin  "reg(regs(0))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(13)} -pin  "reg(regs(0))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(14)} -pin  "reg(regs(0))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {in1:rsci.idat(15)} -pin  "reg(regs(0))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/in1:rsci.idat}
load net {GND} -pin  "reg(regs(0))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(0))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(0))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-186 -attr oid 183 -attr @path {/fir/fir:core/clk}
load net {not.itm} -pin  "reg(regs(0))#1" {en(0)} -attr @path {/fir/fir:core/not.itm}
load net {rst} -pin  "reg(regs(0))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(0).sva#1(0)} -pin  "reg(regs(0))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(1)} -pin  "reg(regs(0))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(2)} -pin  "reg(regs(0))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(3)} -pin  "reg(regs(0))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(4)} -pin  "reg(regs(0))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(5)} -pin  "reg(regs(0))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(6)} -pin  "reg(regs(0))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(7)} -pin  "reg(regs(0))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(8)} -pin  "reg(regs(0))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(9)} -pin  "reg(regs(0))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(10)} -pin  "reg(regs(0))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(11)} -pin  "reg(regs(0))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(12)} -pin  "reg(regs(0))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(13)} -pin  "reg(regs(0))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(14)} -pin  "reg(regs(0))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(15)} -pin  "reg(regs(0))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load inst "reg(regs(1))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-187 -attr oid 184 -attr vt d -attr @path {/fir/fir:core/reg(regs(1))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(1).sva#1(0)} -pin  "reg(regs(1))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(1)} -pin  "reg(regs(1))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(2)} -pin  "reg(regs(1))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(3)} -pin  "reg(regs(1))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(4)} -pin  "reg(regs(1))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(5)} -pin  "reg(regs(1))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(6)} -pin  "reg(regs(1))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(7)} -pin  "reg(regs(1))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(8)} -pin  "reg(regs(1))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(9)} -pin  "reg(regs(1))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(10)} -pin  "reg(regs(1))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(11)} -pin  "reg(regs(1))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(12)} -pin  "reg(regs(1))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(13)} -pin  "reg(regs(1))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(14)} -pin  "reg(regs(1))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(15)} -pin  "reg(regs(1))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {GND} -pin  "reg(regs(1))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(1))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-188 -attr oid 185 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(1))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(1))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(1).sva(0)} -pin  "reg(regs(1))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(1)} -pin  "reg(regs(1))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(2)} -pin  "reg(regs(1))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(3)} -pin  "reg(regs(1))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(4)} -pin  "reg(regs(1))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(5)} -pin  "reg(regs(1))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(6)} -pin  "reg(regs(1))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(7)} -pin  "reg(regs(1))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(8)} -pin  "reg(regs(1))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(9)} -pin  "reg(regs(1))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(10)} -pin  "reg(regs(1))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(11)} -pin  "reg(regs(1))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(12)} -pin  "reg(regs(1))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(13)} -pin  "reg(regs(1))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(14)} -pin  "reg(regs(1))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(15)} -pin  "reg(regs(1))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load inst "reg(regs(3))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-189 -attr oid 186 -attr vt d -attr @path {/fir/fir:core/reg(regs(3))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(3).sva#1(0)} -pin  "reg(regs(3))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(1)} -pin  "reg(regs(3))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(2)} -pin  "reg(regs(3))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(3)} -pin  "reg(regs(3))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(4)} -pin  "reg(regs(3))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(5)} -pin  "reg(regs(3))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(6)} -pin  "reg(regs(3))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(7)} -pin  "reg(regs(3))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(8)} -pin  "reg(regs(3))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(9)} -pin  "reg(regs(3))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(10)} -pin  "reg(regs(3))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(11)} -pin  "reg(regs(3))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(12)} -pin  "reg(regs(3))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(13)} -pin  "reg(regs(3))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(14)} -pin  "reg(regs(3))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(15)} -pin  "reg(regs(3))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {GND} -pin  "reg(regs(3))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(3))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-190 -attr oid 187 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(3))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(3))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(3).sva(0)} -pin  "reg(regs(3))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(1)} -pin  "reg(regs(3))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(2)} -pin  "reg(regs(3))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(3)} -pin  "reg(regs(3))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(4)} -pin  "reg(regs(3))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(5)} -pin  "reg(regs(3))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(6)} -pin  "reg(regs(3))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(7)} -pin  "reg(regs(3))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(8)} -pin  "reg(regs(3))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(9)} -pin  "reg(regs(3))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(10)} -pin  "reg(regs(3))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(11)} -pin  "reg(regs(3))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(12)} -pin  "reg(regs(3))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(13)} -pin  "reg(regs(3))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(14)} -pin  "reg(regs(3))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(15)} -pin  "reg(regs(3))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load inst "reg(regs(5))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-191 -attr oid 188 -attr vt d -attr @path {/fir/fir:core/reg(regs(5))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(5).sva#1(0)} -pin  "reg(regs(5))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(1)} -pin  "reg(regs(5))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(2)} -pin  "reg(regs(5))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(3)} -pin  "reg(regs(5))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(4)} -pin  "reg(regs(5))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(5)} -pin  "reg(regs(5))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(6)} -pin  "reg(regs(5))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(7)} -pin  "reg(regs(5))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(8)} -pin  "reg(regs(5))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(9)} -pin  "reg(regs(5))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(10)} -pin  "reg(regs(5))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(11)} -pin  "reg(regs(5))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(12)} -pin  "reg(regs(5))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(13)} -pin  "reg(regs(5))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(14)} -pin  "reg(regs(5))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(15)} -pin  "reg(regs(5))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {GND} -pin  "reg(regs(5))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(5))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-192 -attr oid 189 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(5))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(5))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(5).sva(0)} -pin  "reg(regs(5))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(1)} -pin  "reg(regs(5))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(2)} -pin  "reg(regs(5))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(3)} -pin  "reg(regs(5))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(4)} -pin  "reg(regs(5))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(5)} -pin  "reg(regs(5))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(6)} -pin  "reg(regs(5))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(7)} -pin  "reg(regs(5))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(8)} -pin  "reg(regs(5))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(9)} -pin  "reg(regs(5))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(10)} -pin  "reg(regs(5))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(11)} -pin  "reg(regs(5))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(12)} -pin  "reg(regs(5))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(13)} -pin  "reg(regs(5))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(14)} -pin  "reg(regs(5))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(15)} -pin  "reg(regs(5))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load inst "reg(regs(7))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-193 -attr oid 190 -attr vt d -attr @path {/fir/fir:core/reg(regs(7))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(7).sva#1(0)} -pin  "reg(regs(7))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(1)} -pin  "reg(regs(7))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(2)} -pin  "reg(regs(7))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(3)} -pin  "reg(regs(7))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(4)} -pin  "reg(regs(7))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(5)} -pin  "reg(regs(7))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(6)} -pin  "reg(regs(7))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(7)} -pin  "reg(regs(7))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(8)} -pin  "reg(regs(7))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(9)} -pin  "reg(regs(7))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(10)} -pin  "reg(regs(7))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(11)} -pin  "reg(regs(7))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(12)} -pin  "reg(regs(7))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(13)} -pin  "reg(regs(7))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(14)} -pin  "reg(regs(7))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(15)} -pin  "reg(regs(7))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {GND} -pin  "reg(regs(7))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(7))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-194 -attr oid 191 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(7))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(7))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(7).sva(0)} -pin  "reg(regs(7))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(1)} -pin  "reg(regs(7))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(2)} -pin  "reg(regs(7))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(3)} -pin  "reg(regs(7))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(4)} -pin  "reg(regs(7))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(5)} -pin  "reg(regs(7))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(6)} -pin  "reg(regs(7))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(7)} -pin  "reg(regs(7))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(8)} -pin  "reg(regs(7))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(9)} -pin  "reg(regs(7))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(10)} -pin  "reg(regs(7))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(11)} -pin  "reg(regs(7))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(12)} -pin  "reg(regs(7))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(13)} -pin  "reg(regs(7))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(14)} -pin  "reg(regs(7))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(15)} -pin  "reg(regs(7))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load inst "reg(regs(9))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-195 -attr oid 192 -attr vt d -attr @path {/fir/fir:core/reg(regs(9))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(9).sva#1(0)} -pin  "reg(regs(9))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(1)} -pin  "reg(regs(9))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(2)} -pin  "reg(regs(9))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(3)} -pin  "reg(regs(9))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(4)} -pin  "reg(regs(9))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(5)} -pin  "reg(regs(9))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(6)} -pin  "reg(regs(9))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(7)} -pin  "reg(regs(9))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(8)} -pin  "reg(regs(9))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(9)} -pin  "reg(regs(9))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(10)} -pin  "reg(regs(9))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(11)} -pin  "reg(regs(9))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(12)} -pin  "reg(regs(9))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(13)} -pin  "reg(regs(9))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(14)} -pin  "reg(regs(9))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(15)} -pin  "reg(regs(9))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {GND} -pin  "reg(regs(9))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(9))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-196 -attr oid 193 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(9))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(9))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(9).sva(0)} -pin  "reg(regs(9))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(1)} -pin  "reg(regs(9))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(2)} -pin  "reg(regs(9))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(3)} -pin  "reg(regs(9))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(4)} -pin  "reg(regs(9))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(5)} -pin  "reg(regs(9))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(6)} -pin  "reg(regs(9))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(7)} -pin  "reg(regs(9))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(8)} -pin  "reg(regs(9))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(9)} -pin  "reg(regs(9))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(10)} -pin  "reg(regs(9))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(11)} -pin  "reg(regs(9))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(12)} -pin  "reg(regs(9))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(13)} -pin  "reg(regs(9))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(14)} -pin  "reg(regs(9))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(15)} -pin  "reg(regs(9))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load inst "reg(regs(11))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-197 -attr oid 194 -attr vt d -attr @path {/fir/fir:core/reg(regs(11))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(11).sva#1(0)} -pin  "reg(regs(11))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(1)} -pin  "reg(regs(11))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(2)} -pin  "reg(regs(11))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(3)} -pin  "reg(regs(11))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(4)} -pin  "reg(regs(11))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(5)} -pin  "reg(regs(11))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(6)} -pin  "reg(regs(11))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(7)} -pin  "reg(regs(11))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(8)} -pin  "reg(regs(11))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(9)} -pin  "reg(regs(11))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(10)} -pin  "reg(regs(11))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(11)} -pin  "reg(regs(11))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(12)} -pin  "reg(regs(11))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(13)} -pin  "reg(regs(11))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(14)} -pin  "reg(regs(11))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(15)} -pin  "reg(regs(11))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {GND} -pin  "reg(regs(11))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(11))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-198 -attr oid 195 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(11))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(11))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(11).sva(0)} -pin  "reg(regs(11))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(1)} -pin  "reg(regs(11))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(2)} -pin  "reg(regs(11))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(3)} -pin  "reg(regs(11))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(4)} -pin  "reg(regs(11))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(5)} -pin  "reg(regs(11))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(6)} -pin  "reg(regs(11))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(7)} -pin  "reg(regs(11))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(8)} -pin  "reg(regs(11))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(9)} -pin  "reg(regs(11))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(10)} -pin  "reg(regs(11))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(11)} -pin  "reg(regs(11))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(12)} -pin  "reg(regs(11))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(13)} -pin  "reg(regs(11))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(14)} -pin  "reg(regs(11))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(15)} -pin  "reg(regs(11))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load inst "reg(regs(13))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-199 -attr oid 196 -attr vt d -attr @path {/fir/fir:core/reg(regs(13))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(13).sva#1(0)} -pin  "reg(regs(13))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(1)} -pin  "reg(regs(13))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(2)} -pin  "reg(regs(13))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(3)} -pin  "reg(regs(13))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(4)} -pin  "reg(regs(13))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(5)} -pin  "reg(regs(13))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(6)} -pin  "reg(regs(13))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(7)} -pin  "reg(regs(13))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(8)} -pin  "reg(regs(13))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(9)} -pin  "reg(regs(13))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(10)} -pin  "reg(regs(13))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(11)} -pin  "reg(regs(13))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(12)} -pin  "reg(regs(13))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(13)} -pin  "reg(regs(13))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(14)} -pin  "reg(regs(13))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(15)} -pin  "reg(regs(13))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {GND} -pin  "reg(regs(13))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(13))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-200 -attr oid 197 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(13))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(13))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(13).sva(0)} -pin  "reg(regs(13))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(1)} -pin  "reg(regs(13))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(2)} -pin  "reg(regs(13))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(3)} -pin  "reg(regs(13))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(4)} -pin  "reg(regs(13))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(5)} -pin  "reg(regs(13))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(6)} -pin  "reg(regs(13))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(7)} -pin  "reg(regs(13))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(8)} -pin  "reg(regs(13))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(9)} -pin  "reg(regs(13))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(10)} -pin  "reg(regs(13))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(11)} -pin  "reg(regs(13))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(12)} -pin  "reg(regs(13))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(13)} -pin  "reg(regs(13))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(14)} -pin  "reg(regs(13))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(15)} -pin  "reg(regs(13))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load inst "reg(regs(15))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-201 -attr oid 198 -attr vt d -attr @path {/fir/fir:core/reg(regs(15))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(15).sva#1(0)} -pin  "reg(regs(15))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(1)} -pin  "reg(regs(15))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(2)} -pin  "reg(regs(15))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(3)} -pin  "reg(regs(15))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(4)} -pin  "reg(regs(15))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(5)} -pin  "reg(regs(15))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(6)} -pin  "reg(regs(15))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(7)} -pin  "reg(regs(15))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(8)} -pin  "reg(regs(15))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(9)} -pin  "reg(regs(15))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(10)} -pin  "reg(regs(15))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(11)} -pin  "reg(regs(15))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(12)} -pin  "reg(regs(15))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(13)} -pin  "reg(regs(15))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(14)} -pin  "reg(regs(15))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(15)} -pin  "reg(regs(15))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {GND} -pin  "reg(regs(15))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(15))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-202 -attr oid 199 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(15))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(15))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(15).sva(0)} -pin  "reg(regs(15))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(1)} -pin  "reg(regs(15))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(2)} -pin  "reg(regs(15))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(3)} -pin  "reg(regs(15))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(4)} -pin  "reg(regs(15))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(5)} -pin  "reg(regs(15))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(6)} -pin  "reg(regs(15))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(7)} -pin  "reg(regs(15))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(8)} -pin  "reg(regs(15))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(9)} -pin  "reg(regs(15))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(10)} -pin  "reg(regs(15))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(11)} -pin  "reg(regs(15))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(12)} -pin  "reg(regs(15))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(13)} -pin  "reg(regs(15))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(14)} -pin  "reg(regs(15))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(15)} -pin  "reg(regs(15))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load inst "reg(regs(17))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-203 -attr oid 200 -attr vt d -attr @path {/fir/fir:core/reg(regs(17))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(17).sva#1(0)} -pin  "reg(regs(17))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(1)} -pin  "reg(regs(17))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(2)} -pin  "reg(regs(17))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(3)} -pin  "reg(regs(17))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(4)} -pin  "reg(regs(17))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(5)} -pin  "reg(regs(17))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(6)} -pin  "reg(regs(17))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(7)} -pin  "reg(regs(17))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(8)} -pin  "reg(regs(17))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(9)} -pin  "reg(regs(17))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(10)} -pin  "reg(regs(17))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(11)} -pin  "reg(regs(17))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(12)} -pin  "reg(regs(17))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(13)} -pin  "reg(regs(17))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(14)} -pin  "reg(regs(17))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(15)} -pin  "reg(regs(17))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {GND} -pin  "reg(regs(17))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(17))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-204 -attr oid 201 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(17))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(17))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(17).sva(0)} -pin  "reg(regs(17))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(1)} -pin  "reg(regs(17))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(2)} -pin  "reg(regs(17))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(3)} -pin  "reg(regs(17))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(4)} -pin  "reg(regs(17))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(5)} -pin  "reg(regs(17))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(6)} -pin  "reg(regs(17))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(7)} -pin  "reg(regs(17))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(8)} -pin  "reg(regs(17))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(9)} -pin  "reg(regs(17))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(10)} -pin  "reg(regs(17))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(11)} -pin  "reg(regs(17))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(12)} -pin  "reg(regs(17))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(13)} -pin  "reg(regs(17))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(14)} -pin  "reg(regs(17))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(15)} -pin  "reg(regs(17))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load inst "reg(regs(19))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-205 -attr oid 202 -attr vt d -attr @path {/fir/fir:core/reg(regs(19))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(19).sva#1(0)} -pin  "reg(regs(19))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(1)} -pin  "reg(regs(19))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(2)} -pin  "reg(regs(19))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(3)} -pin  "reg(regs(19))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(4)} -pin  "reg(regs(19))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(5)} -pin  "reg(regs(19))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(6)} -pin  "reg(regs(19))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(7)} -pin  "reg(regs(19))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(8)} -pin  "reg(regs(19))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(9)} -pin  "reg(regs(19))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(10)} -pin  "reg(regs(19))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(11)} -pin  "reg(regs(19))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(12)} -pin  "reg(regs(19))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(13)} -pin  "reg(regs(19))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(14)} -pin  "reg(regs(19))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(15)} -pin  "reg(regs(19))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {GND} -pin  "reg(regs(19))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(19))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-206 -attr oid 203 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(19))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(19))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(19).sva(0)} -pin  "reg(regs(19))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(1)} -pin  "reg(regs(19))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(2)} -pin  "reg(regs(19))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(3)} -pin  "reg(regs(19))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(4)} -pin  "reg(regs(19))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(5)} -pin  "reg(regs(19))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(6)} -pin  "reg(regs(19))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(7)} -pin  "reg(regs(19))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(8)} -pin  "reg(regs(19))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(9)} -pin  "reg(regs(19))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(10)} -pin  "reg(regs(19))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(11)} -pin  "reg(regs(19))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(12)} -pin  "reg(regs(19))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(13)} -pin  "reg(regs(19))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(14)} -pin  "reg(regs(19))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(15)} -pin  "reg(regs(19))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load inst "reg(regs(21))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-207 -attr oid 204 -attr vt d -attr @path {/fir/fir:core/reg(regs(21))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(21).sva#1(0)} -pin  "reg(regs(21))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(1)} -pin  "reg(regs(21))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(2)} -pin  "reg(regs(21))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(3)} -pin  "reg(regs(21))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(4)} -pin  "reg(regs(21))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(5)} -pin  "reg(regs(21))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(6)} -pin  "reg(regs(21))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(7)} -pin  "reg(regs(21))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(8)} -pin  "reg(regs(21))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(9)} -pin  "reg(regs(21))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(10)} -pin  "reg(regs(21))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(11)} -pin  "reg(regs(21))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(12)} -pin  "reg(regs(21))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(13)} -pin  "reg(regs(21))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(14)} -pin  "reg(regs(21))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(15)} -pin  "reg(regs(21))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {GND} -pin  "reg(regs(21))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(21))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-208 -attr oid 205 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(21))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(21))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(21).sva(0)} -pin  "reg(regs(21))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(1)} -pin  "reg(regs(21))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(2)} -pin  "reg(regs(21))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(3)} -pin  "reg(regs(21))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(4)} -pin  "reg(regs(21))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(5)} -pin  "reg(regs(21))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(6)} -pin  "reg(regs(21))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(7)} -pin  "reg(regs(21))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(8)} -pin  "reg(regs(21))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(9)} -pin  "reg(regs(21))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(10)} -pin  "reg(regs(21))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(11)} -pin  "reg(regs(21))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(12)} -pin  "reg(regs(21))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(13)} -pin  "reg(regs(21))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(14)} -pin  "reg(regs(21))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(15)} -pin  "reg(regs(21))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load inst "reg(regs(23))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-209 -attr oid 206 -attr vt d -attr @path {/fir/fir:core/reg(regs(23))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(23).sva#1(0)} -pin  "reg(regs(23))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(1)} -pin  "reg(regs(23))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(2)} -pin  "reg(regs(23))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(3)} -pin  "reg(regs(23))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(4)} -pin  "reg(regs(23))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(5)} -pin  "reg(regs(23))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(6)} -pin  "reg(regs(23))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(7)} -pin  "reg(regs(23))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(8)} -pin  "reg(regs(23))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(9)} -pin  "reg(regs(23))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(10)} -pin  "reg(regs(23))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(11)} -pin  "reg(regs(23))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(12)} -pin  "reg(regs(23))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(13)} -pin  "reg(regs(23))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(14)} -pin  "reg(regs(23))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(15)} -pin  "reg(regs(23))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {GND} -pin  "reg(regs(23))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(23))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-210 -attr oid 207 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(23))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(23))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(23).sva(0)} -pin  "reg(regs(23))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(1)} -pin  "reg(regs(23))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(2)} -pin  "reg(regs(23))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(3)} -pin  "reg(regs(23))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(4)} -pin  "reg(regs(23))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(5)} -pin  "reg(regs(23))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(6)} -pin  "reg(regs(23))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(7)} -pin  "reg(regs(23))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(8)} -pin  "reg(regs(23))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(9)} -pin  "reg(regs(23))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(10)} -pin  "reg(regs(23))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(11)} -pin  "reg(regs(23))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(12)} -pin  "reg(regs(23))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(13)} -pin  "reg(regs(23))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(14)} -pin  "reg(regs(23))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(15)} -pin  "reg(regs(23))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load inst "reg(regs(25))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-211 -attr oid 208 -attr vt d -attr @path {/fir/fir:core/reg(regs(25))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(25).sva#1(0)} -pin  "reg(regs(25))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(1)} -pin  "reg(regs(25))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(2)} -pin  "reg(regs(25))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(3)} -pin  "reg(regs(25))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(4)} -pin  "reg(regs(25))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(5)} -pin  "reg(regs(25))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(6)} -pin  "reg(regs(25))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(7)} -pin  "reg(regs(25))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(8)} -pin  "reg(regs(25))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(9)} -pin  "reg(regs(25))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(10)} -pin  "reg(regs(25))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(11)} -pin  "reg(regs(25))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(12)} -pin  "reg(regs(25))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(13)} -pin  "reg(regs(25))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(14)} -pin  "reg(regs(25))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(15)} -pin  "reg(regs(25))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {GND} -pin  "reg(regs(25))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(25))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-212 -attr oid 209 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(25))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(25))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(25).sva(0)} -pin  "reg(regs(25))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(1)} -pin  "reg(regs(25))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(2)} -pin  "reg(regs(25))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(3)} -pin  "reg(regs(25))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(4)} -pin  "reg(regs(25))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(5)} -pin  "reg(regs(25))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(6)} -pin  "reg(regs(25))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(7)} -pin  "reg(regs(25))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(8)} -pin  "reg(regs(25))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(9)} -pin  "reg(regs(25))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(10)} -pin  "reg(regs(25))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(11)} -pin  "reg(regs(25))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(12)} -pin  "reg(regs(25))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(13)} -pin  "reg(regs(25))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(14)} -pin  "reg(regs(25))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(15)} -pin  "reg(regs(25))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load inst "reg(regs(27))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-213 -attr oid 210 -attr vt d -attr @path {/fir/fir:core/reg(regs(27))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(27).sva#1(0)} -pin  "reg(regs(27))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(1)} -pin  "reg(regs(27))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(2)} -pin  "reg(regs(27))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(3)} -pin  "reg(regs(27))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(4)} -pin  "reg(regs(27))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(5)} -pin  "reg(regs(27))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(6)} -pin  "reg(regs(27))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(7)} -pin  "reg(regs(27))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(8)} -pin  "reg(regs(27))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(9)} -pin  "reg(regs(27))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(10)} -pin  "reg(regs(27))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(11)} -pin  "reg(regs(27))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(12)} -pin  "reg(regs(27))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(13)} -pin  "reg(regs(27))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(14)} -pin  "reg(regs(27))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(15)} -pin  "reg(regs(27))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {GND} -pin  "reg(regs(27))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(27))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-214 -attr oid 211 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(27))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(27))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(27).sva(0)} -pin  "reg(regs(27))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(1)} -pin  "reg(regs(27))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(2)} -pin  "reg(regs(27))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(3)} -pin  "reg(regs(27))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(4)} -pin  "reg(regs(27))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(5)} -pin  "reg(regs(27))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(6)} -pin  "reg(regs(27))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(7)} -pin  "reg(regs(27))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(8)} -pin  "reg(regs(27))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(9)} -pin  "reg(regs(27))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(10)} -pin  "reg(regs(27))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(11)} -pin  "reg(regs(27))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(12)} -pin  "reg(regs(27))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(13)} -pin  "reg(regs(27))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(14)} -pin  "reg(regs(27))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(15)} -pin  "reg(regs(27))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load inst "reg(regs(29))" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-215 -attr oid 212 -attr vt d -attr @path {/fir/fir:core/reg(regs(29))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(29).sva#1(0)} -pin  "reg(regs(29))" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(1)} -pin  "reg(regs(29))" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(2)} -pin  "reg(regs(29))" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(3)} -pin  "reg(regs(29))" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(4)} -pin  "reg(regs(29))" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(5)} -pin  "reg(regs(29))" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(6)} -pin  "reg(regs(29))" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(7)} -pin  "reg(regs(29))" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(8)} -pin  "reg(regs(29))" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(9)} -pin  "reg(regs(29))" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(10)} -pin  "reg(regs(29))" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(11)} -pin  "reg(regs(29))" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(12)} -pin  "reg(regs(29))" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(13)} -pin  "reg(regs(29))" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(14)} -pin  "reg(regs(29))" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(15)} -pin  "reg(regs(29))" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {GND} -pin  "reg(regs(29))" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(29))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-216 -attr oid 213 -attr @path {/fir/fir:core/clk}
load net {reg(out1:out1:and.cse} -pin  "reg(regs(29))" {en(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {rst} -pin  "reg(regs(29))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(29).sva(0)} -pin  "reg(regs(29))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(1)} -pin  "reg(regs(29))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(2)} -pin  "reg(regs(29))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(3)} -pin  "reg(regs(29))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(4)} -pin  "reg(regs(29))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(5)} -pin  "reg(regs(29))" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(6)} -pin  "reg(regs(29))" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(7)} -pin  "reg(regs(29))" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(8)} -pin  "reg(regs(29))" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(9)} -pin  "reg(regs(29))" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(10)} -pin  "reg(regs(29))" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(11)} -pin  "reg(regs(29))" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(12)} -pin  "reg(regs(29))" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(13)} -pin  "reg(regs(29))" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(14)} -pin  "reg(regs(29))" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(15)} -pin  "reg(regs(29))" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load inst "reg(out1:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-217 -attr oid 214 -attr @path {/fir/fir:core/reg(out1:rsc.triosy:obj.ld)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {reg(out1:out1:and.cse} -pin  "reg(out1:rsc.triosy:obj.ld)" {D(0)} -attr @path {/fir/fir:core/reg(out1:out1:and.cse}
load net {GND} -pin  "reg(out1:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/fir/fir:core/0#24}
load net {clk} -pin  "reg(out1:rsc.triosy:obj.ld)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-218 -attr oid 215 -attr @path {/fir/fir:core/clk}
load net {rst} -pin  "reg(out1:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {reg(out1:rsc.triosy:obj.ld).cse} -pin  "reg(out1:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/fir/fir:core/reg(out1:rsc.triosy:obj.ld).cse}
load inst "not#18" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-219 -attr oid 216 -attr @path {/fir/fir:core/not#18} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#18" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#18.itm} -pin  "not#18" {Z(0)} -attr @path {/fir/fir:core/not#18.itm}
load inst "reg(regs(30))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-220 -attr oid 217 -attr vt d -attr @path {/fir/fir:core/reg(regs(30))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(29).sva(0)} -pin  "reg(regs(30))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(1)} -pin  "reg(regs(30))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(2)} -pin  "reg(regs(30))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(3)} -pin  "reg(regs(30))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(4)} -pin  "reg(regs(30))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(5)} -pin  "reg(regs(30))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(6)} -pin  "reg(regs(30))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(7)} -pin  "reg(regs(30))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(8)} -pin  "reg(regs(30))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(9)} -pin  "reg(regs(30))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(10)} -pin  "reg(regs(30))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(11)} -pin  "reg(regs(30))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(12)} -pin  "reg(regs(30))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(13)} -pin  "reg(regs(30))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(14)} -pin  "reg(regs(30))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(15)} -pin  "reg(regs(30))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {GND} -pin  "reg(regs(30))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(30))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(30))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-221 -attr oid 218 -attr @path {/fir/fir:core/clk}
load net {not#18.itm} -pin  "reg(regs(30))#1" {en(0)} -attr @path {/fir/fir:core/not#18.itm}
load net {rst} -pin  "reg(regs(30))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(30).sva#1(0)} -pin  "reg(regs(30))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(1)} -pin  "reg(regs(30))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(2)} -pin  "reg(regs(30))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(3)} -pin  "reg(regs(30))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(4)} -pin  "reg(regs(30))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(5)} -pin  "reg(regs(30))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(6)} -pin  "reg(regs(30))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(7)} -pin  "reg(regs(30))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(8)} -pin  "reg(regs(30))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(9)} -pin  "reg(regs(30))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(10)} -pin  "reg(regs(30))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(11)} -pin  "reg(regs(30))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(12)} -pin  "reg(regs(30))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(13)} -pin  "reg(regs(30))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(14)} -pin  "reg(regs(30))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load net {regs(30).sva#1(15)} -pin  "reg(regs(30))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva#1}
load inst "not#19" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-222 -attr oid 219 -attr @path {/fir/fir:core/not#19} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#19" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#19.itm} -pin  "not#19" {Z(0)} -attr @path {/fir/fir:core/not#19.itm}
load inst "reg(regs(29))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-223 -attr oid 220 -attr vt d -attr @path {/fir/fir:core/reg(regs(29))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(28).sva(0)} -pin  "reg(regs(29))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(1)} -pin  "reg(regs(29))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(2)} -pin  "reg(regs(29))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(3)} -pin  "reg(regs(29))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(4)} -pin  "reg(regs(29))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(5)} -pin  "reg(regs(29))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(6)} -pin  "reg(regs(29))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(7)} -pin  "reg(regs(29))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(8)} -pin  "reg(regs(29))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(9)} -pin  "reg(regs(29))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(10)} -pin  "reg(regs(29))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(11)} -pin  "reg(regs(29))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(12)} -pin  "reg(regs(29))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(13)} -pin  "reg(regs(29))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(14)} -pin  "reg(regs(29))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(15)} -pin  "reg(regs(29))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {GND} -pin  "reg(regs(29))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(29))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(29))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-224 -attr oid 221 -attr @path {/fir/fir:core/clk}
load net {not#19.itm} -pin  "reg(regs(29))#1" {en(0)} -attr @path {/fir/fir:core/not#19.itm}
load net {rst} -pin  "reg(regs(29))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(29).sva#1(0)} -pin  "reg(regs(29))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(1)} -pin  "reg(regs(29))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(2)} -pin  "reg(regs(29))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(3)} -pin  "reg(regs(29))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(4)} -pin  "reg(regs(29))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(5)} -pin  "reg(regs(29))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(6)} -pin  "reg(regs(29))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(7)} -pin  "reg(regs(29))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(8)} -pin  "reg(regs(29))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(9)} -pin  "reg(regs(29))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(10)} -pin  "reg(regs(29))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(11)} -pin  "reg(regs(29))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(12)} -pin  "reg(regs(29))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(13)} -pin  "reg(regs(29))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(14)} -pin  "reg(regs(29))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load net {regs(29).sva#1(15)} -pin  "reg(regs(29))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva#1}
load inst "not#20" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-225 -attr oid 222 -attr @path {/fir/fir:core/not#20} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#20" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#20.itm} -pin  "not#20" {Z(0)} -attr @path {/fir/fir:core/not#20.itm}
load inst "reg(regs(28))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-226 -attr oid 223 -attr vt d -attr @path {/fir/fir:core/reg(regs(28))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(27).sva(0)} -pin  "reg(regs(28))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(1)} -pin  "reg(regs(28))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(2)} -pin  "reg(regs(28))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(3)} -pin  "reg(regs(28))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(4)} -pin  "reg(regs(28))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(5)} -pin  "reg(regs(28))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(6)} -pin  "reg(regs(28))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(7)} -pin  "reg(regs(28))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(8)} -pin  "reg(regs(28))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(9)} -pin  "reg(regs(28))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(10)} -pin  "reg(regs(28))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(11)} -pin  "reg(regs(28))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(12)} -pin  "reg(regs(28))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(13)} -pin  "reg(regs(28))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(14)} -pin  "reg(regs(28))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(15)} -pin  "reg(regs(28))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {GND} -pin  "reg(regs(28))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(28))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(28))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-227 -attr oid 224 -attr @path {/fir/fir:core/clk}
load net {not#20.itm} -pin  "reg(regs(28))#1" {en(0)} -attr @path {/fir/fir:core/not#20.itm}
load net {rst} -pin  "reg(regs(28))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(28).sva#1(0)} -pin  "reg(regs(28))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(1)} -pin  "reg(regs(28))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(2)} -pin  "reg(regs(28))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(3)} -pin  "reg(regs(28))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(4)} -pin  "reg(regs(28))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(5)} -pin  "reg(regs(28))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(6)} -pin  "reg(regs(28))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(7)} -pin  "reg(regs(28))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(8)} -pin  "reg(regs(28))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(9)} -pin  "reg(regs(28))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(10)} -pin  "reg(regs(28))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(11)} -pin  "reg(regs(28))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(12)} -pin  "reg(regs(28))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(13)} -pin  "reg(regs(28))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(14)} -pin  "reg(regs(28))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load net {regs(28).sva#1(15)} -pin  "reg(regs(28))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva#1}
load inst "not#21" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-228 -attr oid 225 -attr @path {/fir/fir:core/not#21} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#21" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#21.itm} -pin  "not#21" {Z(0)} -attr @path {/fir/fir:core/not#21.itm}
load inst "reg(regs(27))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-229 -attr oid 226 -attr vt d -attr @path {/fir/fir:core/reg(regs(27))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(26).sva(0)} -pin  "reg(regs(27))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(1)} -pin  "reg(regs(27))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(2)} -pin  "reg(regs(27))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(3)} -pin  "reg(regs(27))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(4)} -pin  "reg(regs(27))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(5)} -pin  "reg(regs(27))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(6)} -pin  "reg(regs(27))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(7)} -pin  "reg(regs(27))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(8)} -pin  "reg(regs(27))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(9)} -pin  "reg(regs(27))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(10)} -pin  "reg(regs(27))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(11)} -pin  "reg(regs(27))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(12)} -pin  "reg(regs(27))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(13)} -pin  "reg(regs(27))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(14)} -pin  "reg(regs(27))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(15)} -pin  "reg(regs(27))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {GND} -pin  "reg(regs(27))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(27))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(27))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-230 -attr oid 227 -attr @path {/fir/fir:core/clk}
load net {not#21.itm} -pin  "reg(regs(27))#1" {en(0)} -attr @path {/fir/fir:core/not#21.itm}
load net {rst} -pin  "reg(regs(27))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(27).sva#1(0)} -pin  "reg(regs(27))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(1)} -pin  "reg(regs(27))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(2)} -pin  "reg(regs(27))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(3)} -pin  "reg(regs(27))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(4)} -pin  "reg(regs(27))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(5)} -pin  "reg(regs(27))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(6)} -pin  "reg(regs(27))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(7)} -pin  "reg(regs(27))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(8)} -pin  "reg(regs(27))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(9)} -pin  "reg(regs(27))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(10)} -pin  "reg(regs(27))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(11)} -pin  "reg(regs(27))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(12)} -pin  "reg(regs(27))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(13)} -pin  "reg(regs(27))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(14)} -pin  "reg(regs(27))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load net {regs(27).sva#1(15)} -pin  "reg(regs(27))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva#1}
load inst "not#22" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-231 -attr oid 228 -attr @path {/fir/fir:core/not#22} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#22" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#22.itm} -pin  "not#22" {Z(0)} -attr @path {/fir/fir:core/not#22.itm}
load inst "reg(regs(26))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-232 -attr oid 229 -attr vt d -attr @path {/fir/fir:core/reg(regs(26))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(25).sva(0)} -pin  "reg(regs(26))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(1)} -pin  "reg(regs(26))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(2)} -pin  "reg(regs(26))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(3)} -pin  "reg(regs(26))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(4)} -pin  "reg(regs(26))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(5)} -pin  "reg(regs(26))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(6)} -pin  "reg(regs(26))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(7)} -pin  "reg(regs(26))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(8)} -pin  "reg(regs(26))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(9)} -pin  "reg(regs(26))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(10)} -pin  "reg(regs(26))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(11)} -pin  "reg(regs(26))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(12)} -pin  "reg(regs(26))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(13)} -pin  "reg(regs(26))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(14)} -pin  "reg(regs(26))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(15)} -pin  "reg(regs(26))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {GND} -pin  "reg(regs(26))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(26))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(26))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-233 -attr oid 230 -attr @path {/fir/fir:core/clk}
load net {not#22.itm} -pin  "reg(regs(26))#1" {en(0)} -attr @path {/fir/fir:core/not#22.itm}
load net {rst} -pin  "reg(regs(26))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(26).sva#1(0)} -pin  "reg(regs(26))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(1)} -pin  "reg(regs(26))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(2)} -pin  "reg(regs(26))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(3)} -pin  "reg(regs(26))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(4)} -pin  "reg(regs(26))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(5)} -pin  "reg(regs(26))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(6)} -pin  "reg(regs(26))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(7)} -pin  "reg(regs(26))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(8)} -pin  "reg(regs(26))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(9)} -pin  "reg(regs(26))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(10)} -pin  "reg(regs(26))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(11)} -pin  "reg(regs(26))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(12)} -pin  "reg(regs(26))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(13)} -pin  "reg(regs(26))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(14)} -pin  "reg(regs(26))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load net {regs(26).sva#1(15)} -pin  "reg(regs(26))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva#1}
load inst "not#23" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-234 -attr oid 231 -attr @path {/fir/fir:core/not#23} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#23" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr @path {/fir/fir:core/not#23.itm}
load inst "reg(regs(25))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-235 -attr oid 232 -attr vt d -attr @path {/fir/fir:core/reg(regs(25))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(24).sva(0)} -pin  "reg(regs(25))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(1)} -pin  "reg(regs(25))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(2)} -pin  "reg(regs(25))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(3)} -pin  "reg(regs(25))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(4)} -pin  "reg(regs(25))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(5)} -pin  "reg(regs(25))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(6)} -pin  "reg(regs(25))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(7)} -pin  "reg(regs(25))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(8)} -pin  "reg(regs(25))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(9)} -pin  "reg(regs(25))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(10)} -pin  "reg(regs(25))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(11)} -pin  "reg(regs(25))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(12)} -pin  "reg(regs(25))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(13)} -pin  "reg(regs(25))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(14)} -pin  "reg(regs(25))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(15)} -pin  "reg(regs(25))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {GND} -pin  "reg(regs(25))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(25))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(25))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-236 -attr oid 233 -attr @path {/fir/fir:core/clk}
load net {not#23.itm} -pin  "reg(regs(25))#1" {en(0)} -attr @path {/fir/fir:core/not#23.itm}
load net {rst} -pin  "reg(regs(25))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(25).sva#1(0)} -pin  "reg(regs(25))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(1)} -pin  "reg(regs(25))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(2)} -pin  "reg(regs(25))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(3)} -pin  "reg(regs(25))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(4)} -pin  "reg(regs(25))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(5)} -pin  "reg(regs(25))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(6)} -pin  "reg(regs(25))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(7)} -pin  "reg(regs(25))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(8)} -pin  "reg(regs(25))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(9)} -pin  "reg(regs(25))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(10)} -pin  "reg(regs(25))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(11)} -pin  "reg(regs(25))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(12)} -pin  "reg(regs(25))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(13)} -pin  "reg(regs(25))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(14)} -pin  "reg(regs(25))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load net {regs(25).sva#1(15)} -pin  "reg(regs(25))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva#1}
load inst "not#24" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-237 -attr oid 234 -attr @path {/fir/fir:core/not#24} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#24" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#24.itm} -pin  "not#24" {Z(0)} -attr @path {/fir/fir:core/not#24.itm}
load inst "reg(regs(24))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-238 -attr oid 235 -attr vt d -attr @path {/fir/fir:core/reg(regs(24))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(23).sva(0)} -pin  "reg(regs(24))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(1)} -pin  "reg(regs(24))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(2)} -pin  "reg(regs(24))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(3)} -pin  "reg(regs(24))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(4)} -pin  "reg(regs(24))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(5)} -pin  "reg(regs(24))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(6)} -pin  "reg(regs(24))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(7)} -pin  "reg(regs(24))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(8)} -pin  "reg(regs(24))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(9)} -pin  "reg(regs(24))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(10)} -pin  "reg(regs(24))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(11)} -pin  "reg(regs(24))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(12)} -pin  "reg(regs(24))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(13)} -pin  "reg(regs(24))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(14)} -pin  "reg(regs(24))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(15)} -pin  "reg(regs(24))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {GND} -pin  "reg(regs(24))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(24))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(24))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-239 -attr oid 236 -attr @path {/fir/fir:core/clk}
load net {not#24.itm} -pin  "reg(regs(24))#1" {en(0)} -attr @path {/fir/fir:core/not#24.itm}
load net {rst} -pin  "reg(regs(24))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(24).sva#1(0)} -pin  "reg(regs(24))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(1)} -pin  "reg(regs(24))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(2)} -pin  "reg(regs(24))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(3)} -pin  "reg(regs(24))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(4)} -pin  "reg(regs(24))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(5)} -pin  "reg(regs(24))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(6)} -pin  "reg(regs(24))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(7)} -pin  "reg(regs(24))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(8)} -pin  "reg(regs(24))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(9)} -pin  "reg(regs(24))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(10)} -pin  "reg(regs(24))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(11)} -pin  "reg(regs(24))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(12)} -pin  "reg(regs(24))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(13)} -pin  "reg(regs(24))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(14)} -pin  "reg(regs(24))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load net {regs(24).sva#1(15)} -pin  "reg(regs(24))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva#1}
load inst "not#25" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-240 -attr oid 237 -attr @path {/fir/fir:core/not#25} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#25" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#25.itm} -pin  "not#25" {Z(0)} -attr @path {/fir/fir:core/not#25.itm}
load inst "reg(regs(23))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-241 -attr oid 238 -attr vt d -attr @path {/fir/fir:core/reg(regs(23))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(22).sva(0)} -pin  "reg(regs(23))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(1)} -pin  "reg(regs(23))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(2)} -pin  "reg(regs(23))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(3)} -pin  "reg(regs(23))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(4)} -pin  "reg(regs(23))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(5)} -pin  "reg(regs(23))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(6)} -pin  "reg(regs(23))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(7)} -pin  "reg(regs(23))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(8)} -pin  "reg(regs(23))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(9)} -pin  "reg(regs(23))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(10)} -pin  "reg(regs(23))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(11)} -pin  "reg(regs(23))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(12)} -pin  "reg(regs(23))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(13)} -pin  "reg(regs(23))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(14)} -pin  "reg(regs(23))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(15)} -pin  "reg(regs(23))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {GND} -pin  "reg(regs(23))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(23))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(23))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-242 -attr oid 239 -attr @path {/fir/fir:core/clk}
load net {not#25.itm} -pin  "reg(regs(23))#1" {en(0)} -attr @path {/fir/fir:core/not#25.itm}
load net {rst} -pin  "reg(regs(23))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(23).sva#1(0)} -pin  "reg(regs(23))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(1)} -pin  "reg(regs(23))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(2)} -pin  "reg(regs(23))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(3)} -pin  "reg(regs(23))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(4)} -pin  "reg(regs(23))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(5)} -pin  "reg(regs(23))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(6)} -pin  "reg(regs(23))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(7)} -pin  "reg(regs(23))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(8)} -pin  "reg(regs(23))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(9)} -pin  "reg(regs(23))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(10)} -pin  "reg(regs(23))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(11)} -pin  "reg(regs(23))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(12)} -pin  "reg(regs(23))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(13)} -pin  "reg(regs(23))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(14)} -pin  "reg(regs(23))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load net {regs(23).sva#1(15)} -pin  "reg(regs(23))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva#1}
load inst "not#26" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-243 -attr oid 240 -attr @path {/fir/fir:core/not#26} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#26" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#26.itm} -pin  "not#26" {Z(0)} -attr @path {/fir/fir:core/not#26.itm}
load inst "reg(regs(22))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-244 -attr oid 241 -attr vt d -attr @path {/fir/fir:core/reg(regs(22))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(21).sva(0)} -pin  "reg(regs(22))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(1)} -pin  "reg(regs(22))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(2)} -pin  "reg(regs(22))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(3)} -pin  "reg(regs(22))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(4)} -pin  "reg(regs(22))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(5)} -pin  "reg(regs(22))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(6)} -pin  "reg(regs(22))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(7)} -pin  "reg(regs(22))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(8)} -pin  "reg(regs(22))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(9)} -pin  "reg(regs(22))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(10)} -pin  "reg(regs(22))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(11)} -pin  "reg(regs(22))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(12)} -pin  "reg(regs(22))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(13)} -pin  "reg(regs(22))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(14)} -pin  "reg(regs(22))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(15)} -pin  "reg(regs(22))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {GND} -pin  "reg(regs(22))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(22))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(22))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-245 -attr oid 242 -attr @path {/fir/fir:core/clk}
load net {not#26.itm} -pin  "reg(regs(22))#1" {en(0)} -attr @path {/fir/fir:core/not#26.itm}
load net {rst} -pin  "reg(regs(22))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(22).sva#1(0)} -pin  "reg(regs(22))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(1)} -pin  "reg(regs(22))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(2)} -pin  "reg(regs(22))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(3)} -pin  "reg(regs(22))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(4)} -pin  "reg(regs(22))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(5)} -pin  "reg(regs(22))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(6)} -pin  "reg(regs(22))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(7)} -pin  "reg(regs(22))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(8)} -pin  "reg(regs(22))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(9)} -pin  "reg(regs(22))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(10)} -pin  "reg(regs(22))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(11)} -pin  "reg(regs(22))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(12)} -pin  "reg(regs(22))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(13)} -pin  "reg(regs(22))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(14)} -pin  "reg(regs(22))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load net {regs(22).sva#1(15)} -pin  "reg(regs(22))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva#1}
load inst "not#27" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-246 -attr oid 243 -attr @path {/fir/fir:core/not#27} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#27" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#27.itm} -pin  "not#27" {Z(0)} -attr @path {/fir/fir:core/not#27.itm}
load inst "reg(regs(21))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-247 -attr oid 244 -attr vt d -attr @path {/fir/fir:core/reg(regs(21))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(20).sva(0)} -pin  "reg(regs(21))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(1)} -pin  "reg(regs(21))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(2)} -pin  "reg(regs(21))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(3)} -pin  "reg(regs(21))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(4)} -pin  "reg(regs(21))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(5)} -pin  "reg(regs(21))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(6)} -pin  "reg(regs(21))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(7)} -pin  "reg(regs(21))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(8)} -pin  "reg(regs(21))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(9)} -pin  "reg(regs(21))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(10)} -pin  "reg(regs(21))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(11)} -pin  "reg(regs(21))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(12)} -pin  "reg(regs(21))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(13)} -pin  "reg(regs(21))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(14)} -pin  "reg(regs(21))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(15)} -pin  "reg(regs(21))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {GND} -pin  "reg(regs(21))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(21))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(21))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-248 -attr oid 245 -attr @path {/fir/fir:core/clk}
load net {not#27.itm} -pin  "reg(regs(21))#1" {en(0)} -attr @path {/fir/fir:core/not#27.itm}
load net {rst} -pin  "reg(regs(21))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(21).sva#1(0)} -pin  "reg(regs(21))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(1)} -pin  "reg(regs(21))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(2)} -pin  "reg(regs(21))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(3)} -pin  "reg(regs(21))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(4)} -pin  "reg(regs(21))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(5)} -pin  "reg(regs(21))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(6)} -pin  "reg(regs(21))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(7)} -pin  "reg(regs(21))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(8)} -pin  "reg(regs(21))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(9)} -pin  "reg(regs(21))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(10)} -pin  "reg(regs(21))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(11)} -pin  "reg(regs(21))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(12)} -pin  "reg(regs(21))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(13)} -pin  "reg(regs(21))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(14)} -pin  "reg(regs(21))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load net {regs(21).sva#1(15)} -pin  "reg(regs(21))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva#1}
load inst "not#28" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-249 -attr oid 246 -attr @path {/fir/fir:core/not#28} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#28" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#28.itm} -pin  "not#28" {Z(0)} -attr @path {/fir/fir:core/not#28.itm}
load inst "reg(regs(20))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-250 -attr oid 247 -attr vt d -attr @path {/fir/fir:core/reg(regs(20))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(19).sva(0)} -pin  "reg(regs(20))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(1)} -pin  "reg(regs(20))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(2)} -pin  "reg(regs(20))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(3)} -pin  "reg(regs(20))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(4)} -pin  "reg(regs(20))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(5)} -pin  "reg(regs(20))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(6)} -pin  "reg(regs(20))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(7)} -pin  "reg(regs(20))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(8)} -pin  "reg(regs(20))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(9)} -pin  "reg(regs(20))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(10)} -pin  "reg(regs(20))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(11)} -pin  "reg(regs(20))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(12)} -pin  "reg(regs(20))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(13)} -pin  "reg(regs(20))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(14)} -pin  "reg(regs(20))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(15)} -pin  "reg(regs(20))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {GND} -pin  "reg(regs(20))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(20))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(20))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-251 -attr oid 248 -attr @path {/fir/fir:core/clk}
load net {not#28.itm} -pin  "reg(regs(20))#1" {en(0)} -attr @path {/fir/fir:core/not#28.itm}
load net {rst} -pin  "reg(regs(20))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(20).sva#1(0)} -pin  "reg(regs(20))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(1)} -pin  "reg(regs(20))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(2)} -pin  "reg(regs(20))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(3)} -pin  "reg(regs(20))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(4)} -pin  "reg(regs(20))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(5)} -pin  "reg(regs(20))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(6)} -pin  "reg(regs(20))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(7)} -pin  "reg(regs(20))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(8)} -pin  "reg(regs(20))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(9)} -pin  "reg(regs(20))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(10)} -pin  "reg(regs(20))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(11)} -pin  "reg(regs(20))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(12)} -pin  "reg(regs(20))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(13)} -pin  "reg(regs(20))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(14)} -pin  "reg(regs(20))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load net {regs(20).sva#1(15)} -pin  "reg(regs(20))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva#1}
load inst "not#29" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-252 -attr oid 249 -attr @path {/fir/fir:core/not#29} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#29" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#29.itm} -pin  "not#29" {Z(0)} -attr @path {/fir/fir:core/not#29.itm}
load inst "reg(regs(19))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-253 -attr oid 250 -attr vt d -attr @path {/fir/fir:core/reg(regs(19))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(18).sva(0)} -pin  "reg(regs(19))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(1)} -pin  "reg(regs(19))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(2)} -pin  "reg(regs(19))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(3)} -pin  "reg(regs(19))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(4)} -pin  "reg(regs(19))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(5)} -pin  "reg(regs(19))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(6)} -pin  "reg(regs(19))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(7)} -pin  "reg(regs(19))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(8)} -pin  "reg(regs(19))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(9)} -pin  "reg(regs(19))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(10)} -pin  "reg(regs(19))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(11)} -pin  "reg(regs(19))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(12)} -pin  "reg(regs(19))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(13)} -pin  "reg(regs(19))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(14)} -pin  "reg(regs(19))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(15)} -pin  "reg(regs(19))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {GND} -pin  "reg(regs(19))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(19))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(19))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-254 -attr oid 251 -attr @path {/fir/fir:core/clk}
load net {not#29.itm} -pin  "reg(regs(19))#1" {en(0)} -attr @path {/fir/fir:core/not#29.itm}
load net {rst} -pin  "reg(regs(19))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(19).sva#1(0)} -pin  "reg(regs(19))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(1)} -pin  "reg(regs(19))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(2)} -pin  "reg(regs(19))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(3)} -pin  "reg(regs(19))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(4)} -pin  "reg(regs(19))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(5)} -pin  "reg(regs(19))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(6)} -pin  "reg(regs(19))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(7)} -pin  "reg(regs(19))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(8)} -pin  "reg(regs(19))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(9)} -pin  "reg(regs(19))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(10)} -pin  "reg(regs(19))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(11)} -pin  "reg(regs(19))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(12)} -pin  "reg(regs(19))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(13)} -pin  "reg(regs(19))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(14)} -pin  "reg(regs(19))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load net {regs(19).sva#1(15)} -pin  "reg(regs(19))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva#1}
load inst "not#30" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-255 -attr oid 252 -attr @path {/fir/fir:core/not#30} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#30" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#30.itm} -pin  "not#30" {Z(0)} -attr @path {/fir/fir:core/not#30.itm}
load inst "reg(regs(18))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-256 -attr oid 253 -attr vt d -attr @path {/fir/fir:core/reg(regs(18))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(17).sva(0)} -pin  "reg(regs(18))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(1)} -pin  "reg(regs(18))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(2)} -pin  "reg(regs(18))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(3)} -pin  "reg(regs(18))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(4)} -pin  "reg(regs(18))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(5)} -pin  "reg(regs(18))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(6)} -pin  "reg(regs(18))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(7)} -pin  "reg(regs(18))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(8)} -pin  "reg(regs(18))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(9)} -pin  "reg(regs(18))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(10)} -pin  "reg(regs(18))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(11)} -pin  "reg(regs(18))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(12)} -pin  "reg(regs(18))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(13)} -pin  "reg(regs(18))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(14)} -pin  "reg(regs(18))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(15)} -pin  "reg(regs(18))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {GND} -pin  "reg(regs(18))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(18))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(18))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-257 -attr oid 254 -attr @path {/fir/fir:core/clk}
load net {not#30.itm} -pin  "reg(regs(18))#1" {en(0)} -attr @path {/fir/fir:core/not#30.itm}
load net {rst} -pin  "reg(regs(18))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(18).sva#1(0)} -pin  "reg(regs(18))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(1)} -pin  "reg(regs(18))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(2)} -pin  "reg(regs(18))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(3)} -pin  "reg(regs(18))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(4)} -pin  "reg(regs(18))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(5)} -pin  "reg(regs(18))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(6)} -pin  "reg(regs(18))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(7)} -pin  "reg(regs(18))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(8)} -pin  "reg(regs(18))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(9)} -pin  "reg(regs(18))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(10)} -pin  "reg(regs(18))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(11)} -pin  "reg(regs(18))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(12)} -pin  "reg(regs(18))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(13)} -pin  "reg(regs(18))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(14)} -pin  "reg(regs(18))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load net {regs(18).sva#1(15)} -pin  "reg(regs(18))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva#1}
load inst "not#31" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-258 -attr oid 255 -attr @path {/fir/fir:core/not#31} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#31" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#31.itm} -pin  "not#31" {Z(0)} -attr @path {/fir/fir:core/not#31.itm}
load inst "reg(regs(17))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-259 -attr oid 256 -attr vt d -attr @path {/fir/fir:core/reg(regs(17))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(16).sva(0)} -pin  "reg(regs(17))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(1)} -pin  "reg(regs(17))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(2)} -pin  "reg(regs(17))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(3)} -pin  "reg(regs(17))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(4)} -pin  "reg(regs(17))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(5)} -pin  "reg(regs(17))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(6)} -pin  "reg(regs(17))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(7)} -pin  "reg(regs(17))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(8)} -pin  "reg(regs(17))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(9)} -pin  "reg(regs(17))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(10)} -pin  "reg(regs(17))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(11)} -pin  "reg(regs(17))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(12)} -pin  "reg(regs(17))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(13)} -pin  "reg(regs(17))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(14)} -pin  "reg(regs(17))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(15)} -pin  "reg(regs(17))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {GND} -pin  "reg(regs(17))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(17))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(17))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-260 -attr oid 257 -attr @path {/fir/fir:core/clk}
load net {not#31.itm} -pin  "reg(regs(17))#1" {en(0)} -attr @path {/fir/fir:core/not#31.itm}
load net {rst} -pin  "reg(regs(17))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(17).sva#1(0)} -pin  "reg(regs(17))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(1)} -pin  "reg(regs(17))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(2)} -pin  "reg(regs(17))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(3)} -pin  "reg(regs(17))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(4)} -pin  "reg(regs(17))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(5)} -pin  "reg(regs(17))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(6)} -pin  "reg(regs(17))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(7)} -pin  "reg(regs(17))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(8)} -pin  "reg(regs(17))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(9)} -pin  "reg(regs(17))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(10)} -pin  "reg(regs(17))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(11)} -pin  "reg(regs(17))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(12)} -pin  "reg(regs(17))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(13)} -pin  "reg(regs(17))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(14)} -pin  "reg(regs(17))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load net {regs(17).sva#1(15)} -pin  "reg(regs(17))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva#1}
load inst "not#32" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-261 -attr oid 258 -attr @path {/fir/fir:core/not#32} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#32" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#32.itm} -pin  "not#32" {Z(0)} -attr @path {/fir/fir:core/not#32.itm}
load inst "reg(regs(16))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-262 -attr oid 259 -attr vt d -attr @path {/fir/fir:core/reg(regs(16))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(15).sva(0)} -pin  "reg(regs(16))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(1)} -pin  "reg(regs(16))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(2)} -pin  "reg(regs(16))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(3)} -pin  "reg(regs(16))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(4)} -pin  "reg(regs(16))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(5)} -pin  "reg(regs(16))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(6)} -pin  "reg(regs(16))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(7)} -pin  "reg(regs(16))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(8)} -pin  "reg(regs(16))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(9)} -pin  "reg(regs(16))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(10)} -pin  "reg(regs(16))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(11)} -pin  "reg(regs(16))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(12)} -pin  "reg(regs(16))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(13)} -pin  "reg(regs(16))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(14)} -pin  "reg(regs(16))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(15)} -pin  "reg(regs(16))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {GND} -pin  "reg(regs(16))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(16))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(16))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-263 -attr oid 260 -attr @path {/fir/fir:core/clk}
load net {not#32.itm} -pin  "reg(regs(16))#1" {en(0)} -attr @path {/fir/fir:core/not#32.itm}
load net {rst} -pin  "reg(regs(16))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(16).sva#1(0)} -pin  "reg(regs(16))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(1)} -pin  "reg(regs(16))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(2)} -pin  "reg(regs(16))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(3)} -pin  "reg(regs(16))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(4)} -pin  "reg(regs(16))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(5)} -pin  "reg(regs(16))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(6)} -pin  "reg(regs(16))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(7)} -pin  "reg(regs(16))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(8)} -pin  "reg(regs(16))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(9)} -pin  "reg(regs(16))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(10)} -pin  "reg(regs(16))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(11)} -pin  "reg(regs(16))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(12)} -pin  "reg(regs(16))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(13)} -pin  "reg(regs(16))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(14)} -pin  "reg(regs(16))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load net {regs(16).sva#1(15)} -pin  "reg(regs(16))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva#1}
load inst "not#33" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-264 -attr oid 261 -attr @path {/fir/fir:core/not#33} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#33" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#33.itm} -pin  "not#33" {Z(0)} -attr @path {/fir/fir:core/not#33.itm}
load inst "reg(regs(15))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-265 -attr oid 262 -attr vt d -attr @path {/fir/fir:core/reg(regs(15))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(14).sva(0)} -pin  "reg(regs(15))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(1)} -pin  "reg(regs(15))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(2)} -pin  "reg(regs(15))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(3)} -pin  "reg(regs(15))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(4)} -pin  "reg(regs(15))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(5)} -pin  "reg(regs(15))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(6)} -pin  "reg(regs(15))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(7)} -pin  "reg(regs(15))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(8)} -pin  "reg(regs(15))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(9)} -pin  "reg(regs(15))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(10)} -pin  "reg(regs(15))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(11)} -pin  "reg(regs(15))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(12)} -pin  "reg(regs(15))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(13)} -pin  "reg(regs(15))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(14)} -pin  "reg(regs(15))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(15)} -pin  "reg(regs(15))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {GND} -pin  "reg(regs(15))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(15))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(15))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-266 -attr oid 263 -attr @path {/fir/fir:core/clk}
load net {not#33.itm} -pin  "reg(regs(15))#1" {en(0)} -attr @path {/fir/fir:core/not#33.itm}
load net {rst} -pin  "reg(regs(15))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(15).sva#1(0)} -pin  "reg(regs(15))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(1)} -pin  "reg(regs(15))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(2)} -pin  "reg(regs(15))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(3)} -pin  "reg(regs(15))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(4)} -pin  "reg(regs(15))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(5)} -pin  "reg(regs(15))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(6)} -pin  "reg(regs(15))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(7)} -pin  "reg(regs(15))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(8)} -pin  "reg(regs(15))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(9)} -pin  "reg(regs(15))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(10)} -pin  "reg(regs(15))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(11)} -pin  "reg(regs(15))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(12)} -pin  "reg(regs(15))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(13)} -pin  "reg(regs(15))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(14)} -pin  "reg(regs(15))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load net {regs(15).sva#1(15)} -pin  "reg(regs(15))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva#1}
load inst "not#34" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-267 -attr oid 264 -attr @path {/fir/fir:core/not#34} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#34" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#34.itm} -pin  "not#34" {Z(0)} -attr @path {/fir/fir:core/not#34.itm}
load inst "reg(regs(14))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-268 -attr oid 265 -attr vt d -attr @path {/fir/fir:core/reg(regs(14))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(13).sva(0)} -pin  "reg(regs(14))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(1)} -pin  "reg(regs(14))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(2)} -pin  "reg(regs(14))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(3)} -pin  "reg(regs(14))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(4)} -pin  "reg(regs(14))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(5)} -pin  "reg(regs(14))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(6)} -pin  "reg(regs(14))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(7)} -pin  "reg(regs(14))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(8)} -pin  "reg(regs(14))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(9)} -pin  "reg(regs(14))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(10)} -pin  "reg(regs(14))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(11)} -pin  "reg(regs(14))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(12)} -pin  "reg(regs(14))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(13)} -pin  "reg(regs(14))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(14)} -pin  "reg(regs(14))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(15)} -pin  "reg(regs(14))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {GND} -pin  "reg(regs(14))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(14))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(14))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-269 -attr oid 266 -attr @path {/fir/fir:core/clk}
load net {not#34.itm} -pin  "reg(regs(14))#1" {en(0)} -attr @path {/fir/fir:core/not#34.itm}
load net {rst} -pin  "reg(regs(14))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(14).sva#1(0)} -pin  "reg(regs(14))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(1)} -pin  "reg(regs(14))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(2)} -pin  "reg(regs(14))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(3)} -pin  "reg(regs(14))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(4)} -pin  "reg(regs(14))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(5)} -pin  "reg(regs(14))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(6)} -pin  "reg(regs(14))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(7)} -pin  "reg(regs(14))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(8)} -pin  "reg(regs(14))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(9)} -pin  "reg(regs(14))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(10)} -pin  "reg(regs(14))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(11)} -pin  "reg(regs(14))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(12)} -pin  "reg(regs(14))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(13)} -pin  "reg(regs(14))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(14)} -pin  "reg(regs(14))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load net {regs(14).sva#1(15)} -pin  "reg(regs(14))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva#1}
load inst "not#35" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-270 -attr oid 267 -attr @path {/fir/fir:core/not#35} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#35" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#35.itm} -pin  "not#35" {Z(0)} -attr @path {/fir/fir:core/not#35.itm}
load inst "reg(regs(13))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-271 -attr oid 268 -attr vt d -attr @path {/fir/fir:core/reg(regs(13))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(12).sva(0)} -pin  "reg(regs(13))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(1)} -pin  "reg(regs(13))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(2)} -pin  "reg(regs(13))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(3)} -pin  "reg(regs(13))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(4)} -pin  "reg(regs(13))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(5)} -pin  "reg(regs(13))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(6)} -pin  "reg(regs(13))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(7)} -pin  "reg(regs(13))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(8)} -pin  "reg(regs(13))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(9)} -pin  "reg(regs(13))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(10)} -pin  "reg(regs(13))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(11)} -pin  "reg(regs(13))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(12)} -pin  "reg(regs(13))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(13)} -pin  "reg(regs(13))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(14)} -pin  "reg(regs(13))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(15)} -pin  "reg(regs(13))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {GND} -pin  "reg(regs(13))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(13))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(13))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-272 -attr oid 269 -attr @path {/fir/fir:core/clk}
load net {not#35.itm} -pin  "reg(regs(13))#1" {en(0)} -attr @path {/fir/fir:core/not#35.itm}
load net {rst} -pin  "reg(regs(13))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(13).sva#1(0)} -pin  "reg(regs(13))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(1)} -pin  "reg(regs(13))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(2)} -pin  "reg(regs(13))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(3)} -pin  "reg(regs(13))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(4)} -pin  "reg(regs(13))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(5)} -pin  "reg(regs(13))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(6)} -pin  "reg(regs(13))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(7)} -pin  "reg(regs(13))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(8)} -pin  "reg(regs(13))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(9)} -pin  "reg(regs(13))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(10)} -pin  "reg(regs(13))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(11)} -pin  "reg(regs(13))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(12)} -pin  "reg(regs(13))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(13)} -pin  "reg(regs(13))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(14)} -pin  "reg(regs(13))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load net {regs(13).sva#1(15)} -pin  "reg(regs(13))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva#1}
load inst "not#36" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-273 -attr oid 270 -attr @path {/fir/fir:core/not#36} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#36" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#36.itm} -pin  "not#36" {Z(0)} -attr @path {/fir/fir:core/not#36.itm}
load inst "reg(regs(12))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-274 -attr oid 271 -attr vt d -attr @path {/fir/fir:core/reg(regs(12))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(11).sva(0)} -pin  "reg(regs(12))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(1)} -pin  "reg(regs(12))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(2)} -pin  "reg(regs(12))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(3)} -pin  "reg(regs(12))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(4)} -pin  "reg(regs(12))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(5)} -pin  "reg(regs(12))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(6)} -pin  "reg(regs(12))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(7)} -pin  "reg(regs(12))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(8)} -pin  "reg(regs(12))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(9)} -pin  "reg(regs(12))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(10)} -pin  "reg(regs(12))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(11)} -pin  "reg(regs(12))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(12)} -pin  "reg(regs(12))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(13)} -pin  "reg(regs(12))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(14)} -pin  "reg(regs(12))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(15)} -pin  "reg(regs(12))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {GND} -pin  "reg(regs(12))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(12))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(12))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-275 -attr oid 272 -attr @path {/fir/fir:core/clk}
load net {not#36.itm} -pin  "reg(regs(12))#1" {en(0)} -attr @path {/fir/fir:core/not#36.itm}
load net {rst} -pin  "reg(regs(12))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(12).sva#1(0)} -pin  "reg(regs(12))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(1)} -pin  "reg(regs(12))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(2)} -pin  "reg(regs(12))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(3)} -pin  "reg(regs(12))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(4)} -pin  "reg(regs(12))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(5)} -pin  "reg(regs(12))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(6)} -pin  "reg(regs(12))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(7)} -pin  "reg(regs(12))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(8)} -pin  "reg(regs(12))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(9)} -pin  "reg(regs(12))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(10)} -pin  "reg(regs(12))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(11)} -pin  "reg(regs(12))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(12)} -pin  "reg(regs(12))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(13)} -pin  "reg(regs(12))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(14)} -pin  "reg(regs(12))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load net {regs(12).sva#1(15)} -pin  "reg(regs(12))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva#1}
load inst "not#37" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-276 -attr oid 273 -attr @path {/fir/fir:core/not#37} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#37" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#37.itm} -pin  "not#37" {Z(0)} -attr @path {/fir/fir:core/not#37.itm}
load inst "reg(regs(11))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-277 -attr oid 274 -attr vt d -attr @path {/fir/fir:core/reg(regs(11))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(10).sva(0)} -pin  "reg(regs(11))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(1)} -pin  "reg(regs(11))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(2)} -pin  "reg(regs(11))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(3)} -pin  "reg(regs(11))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(4)} -pin  "reg(regs(11))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(5)} -pin  "reg(regs(11))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(6)} -pin  "reg(regs(11))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(7)} -pin  "reg(regs(11))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(8)} -pin  "reg(regs(11))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(9)} -pin  "reg(regs(11))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(10)} -pin  "reg(regs(11))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(11)} -pin  "reg(regs(11))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(12)} -pin  "reg(regs(11))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(13)} -pin  "reg(regs(11))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(14)} -pin  "reg(regs(11))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(15)} -pin  "reg(regs(11))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {GND} -pin  "reg(regs(11))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(11))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(11))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-278 -attr oid 275 -attr @path {/fir/fir:core/clk}
load net {not#37.itm} -pin  "reg(regs(11))#1" {en(0)} -attr @path {/fir/fir:core/not#37.itm}
load net {rst} -pin  "reg(regs(11))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(11).sva#1(0)} -pin  "reg(regs(11))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(1)} -pin  "reg(regs(11))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(2)} -pin  "reg(regs(11))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(3)} -pin  "reg(regs(11))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(4)} -pin  "reg(regs(11))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(5)} -pin  "reg(regs(11))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(6)} -pin  "reg(regs(11))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(7)} -pin  "reg(regs(11))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(8)} -pin  "reg(regs(11))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(9)} -pin  "reg(regs(11))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(10)} -pin  "reg(regs(11))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(11)} -pin  "reg(regs(11))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(12)} -pin  "reg(regs(11))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(13)} -pin  "reg(regs(11))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(14)} -pin  "reg(regs(11))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load net {regs(11).sva#1(15)} -pin  "reg(regs(11))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva#1}
load inst "not#38" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-279 -attr oid 276 -attr @path {/fir/fir:core/not#38} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#38" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#38.itm} -pin  "not#38" {Z(0)} -attr @path {/fir/fir:core/not#38.itm}
load inst "reg(regs(10))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-280 -attr oid 277 -attr vt d -attr @path {/fir/fir:core/reg(regs(10))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(9).sva(0)} -pin  "reg(regs(10))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(1)} -pin  "reg(regs(10))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(2)} -pin  "reg(regs(10))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(3)} -pin  "reg(regs(10))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(4)} -pin  "reg(regs(10))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(5)} -pin  "reg(regs(10))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(6)} -pin  "reg(regs(10))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(7)} -pin  "reg(regs(10))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(8)} -pin  "reg(regs(10))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(9)} -pin  "reg(regs(10))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(10)} -pin  "reg(regs(10))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(11)} -pin  "reg(regs(10))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(12)} -pin  "reg(regs(10))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(13)} -pin  "reg(regs(10))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(14)} -pin  "reg(regs(10))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(15)} -pin  "reg(regs(10))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {GND} -pin  "reg(regs(10))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(10))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(10))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-281 -attr oid 278 -attr @path {/fir/fir:core/clk}
load net {not#38.itm} -pin  "reg(regs(10))#1" {en(0)} -attr @path {/fir/fir:core/not#38.itm}
load net {rst} -pin  "reg(regs(10))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(10).sva#1(0)} -pin  "reg(regs(10))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(1)} -pin  "reg(regs(10))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(2)} -pin  "reg(regs(10))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(3)} -pin  "reg(regs(10))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(4)} -pin  "reg(regs(10))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(5)} -pin  "reg(regs(10))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(6)} -pin  "reg(regs(10))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(7)} -pin  "reg(regs(10))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(8)} -pin  "reg(regs(10))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(9)} -pin  "reg(regs(10))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(10)} -pin  "reg(regs(10))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(11)} -pin  "reg(regs(10))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(12)} -pin  "reg(regs(10))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(13)} -pin  "reg(regs(10))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(14)} -pin  "reg(regs(10))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load net {regs(10).sva#1(15)} -pin  "reg(regs(10))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva#1}
load inst "not#39" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-282 -attr oid 279 -attr @path {/fir/fir:core/not#39} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#39" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#39.itm} -pin  "not#39" {Z(0)} -attr @path {/fir/fir:core/not#39.itm}
load inst "reg(regs(9))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-283 -attr oid 280 -attr vt d -attr @path {/fir/fir:core/reg(regs(9))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(8).sva(0)} -pin  "reg(regs(9))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(1)} -pin  "reg(regs(9))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(2)} -pin  "reg(regs(9))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(3)} -pin  "reg(regs(9))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(4)} -pin  "reg(regs(9))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(5)} -pin  "reg(regs(9))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(6)} -pin  "reg(regs(9))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(7)} -pin  "reg(regs(9))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(8)} -pin  "reg(regs(9))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(9)} -pin  "reg(regs(9))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(10)} -pin  "reg(regs(9))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(11)} -pin  "reg(regs(9))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(12)} -pin  "reg(regs(9))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(13)} -pin  "reg(regs(9))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(14)} -pin  "reg(regs(9))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(15)} -pin  "reg(regs(9))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {GND} -pin  "reg(regs(9))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(9))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(9))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-284 -attr oid 281 -attr @path {/fir/fir:core/clk}
load net {not#39.itm} -pin  "reg(regs(9))#1" {en(0)} -attr @path {/fir/fir:core/not#39.itm}
load net {rst} -pin  "reg(regs(9))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(9).sva#1(0)} -pin  "reg(regs(9))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(1)} -pin  "reg(regs(9))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(2)} -pin  "reg(regs(9))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(3)} -pin  "reg(regs(9))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(4)} -pin  "reg(regs(9))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(5)} -pin  "reg(regs(9))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(6)} -pin  "reg(regs(9))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(7)} -pin  "reg(regs(9))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(8)} -pin  "reg(regs(9))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(9)} -pin  "reg(regs(9))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(10)} -pin  "reg(regs(9))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(11)} -pin  "reg(regs(9))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(12)} -pin  "reg(regs(9))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(13)} -pin  "reg(regs(9))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(14)} -pin  "reg(regs(9))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load net {regs(9).sva#1(15)} -pin  "reg(regs(9))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva#1}
load inst "not#40" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-285 -attr oid 282 -attr @path {/fir/fir:core/not#40} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#40" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#40.itm} -pin  "not#40" {Z(0)} -attr @path {/fir/fir:core/not#40.itm}
load inst "reg(regs(8))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-286 -attr oid 283 -attr vt d -attr @path {/fir/fir:core/reg(regs(8))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(7).sva(0)} -pin  "reg(regs(8))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(1)} -pin  "reg(regs(8))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(2)} -pin  "reg(regs(8))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(3)} -pin  "reg(regs(8))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(4)} -pin  "reg(regs(8))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(5)} -pin  "reg(regs(8))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(6)} -pin  "reg(regs(8))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(7)} -pin  "reg(regs(8))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(8)} -pin  "reg(regs(8))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(9)} -pin  "reg(regs(8))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(10)} -pin  "reg(regs(8))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(11)} -pin  "reg(regs(8))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(12)} -pin  "reg(regs(8))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(13)} -pin  "reg(regs(8))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(14)} -pin  "reg(regs(8))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(15)} -pin  "reg(regs(8))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {GND} -pin  "reg(regs(8))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(8))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(8))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-287 -attr oid 284 -attr @path {/fir/fir:core/clk}
load net {not#40.itm} -pin  "reg(regs(8))#1" {en(0)} -attr @path {/fir/fir:core/not#40.itm}
load net {rst} -pin  "reg(regs(8))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(8).sva#1(0)} -pin  "reg(regs(8))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(1)} -pin  "reg(regs(8))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(2)} -pin  "reg(regs(8))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(3)} -pin  "reg(regs(8))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(4)} -pin  "reg(regs(8))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(5)} -pin  "reg(regs(8))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(6)} -pin  "reg(regs(8))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(7)} -pin  "reg(regs(8))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(8)} -pin  "reg(regs(8))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(9)} -pin  "reg(regs(8))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(10)} -pin  "reg(regs(8))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(11)} -pin  "reg(regs(8))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(12)} -pin  "reg(regs(8))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(13)} -pin  "reg(regs(8))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(14)} -pin  "reg(regs(8))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load net {regs(8).sva#1(15)} -pin  "reg(regs(8))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva#1}
load inst "not#41" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-288 -attr oid 285 -attr @path {/fir/fir:core/not#41} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#41" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#41.itm} -pin  "not#41" {Z(0)} -attr @path {/fir/fir:core/not#41.itm}
load inst "reg(regs(7))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-289 -attr oid 286 -attr vt d -attr @path {/fir/fir:core/reg(regs(7))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(6).sva(0)} -pin  "reg(regs(7))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(1)} -pin  "reg(regs(7))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(2)} -pin  "reg(regs(7))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(3)} -pin  "reg(regs(7))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(4)} -pin  "reg(regs(7))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(5)} -pin  "reg(regs(7))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(6)} -pin  "reg(regs(7))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(7)} -pin  "reg(regs(7))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(8)} -pin  "reg(regs(7))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(9)} -pin  "reg(regs(7))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(10)} -pin  "reg(regs(7))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(11)} -pin  "reg(regs(7))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(12)} -pin  "reg(regs(7))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(13)} -pin  "reg(regs(7))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(14)} -pin  "reg(regs(7))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(15)} -pin  "reg(regs(7))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {GND} -pin  "reg(regs(7))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(7))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(7))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-290 -attr oid 287 -attr @path {/fir/fir:core/clk}
load net {not#41.itm} -pin  "reg(regs(7))#1" {en(0)} -attr @path {/fir/fir:core/not#41.itm}
load net {rst} -pin  "reg(regs(7))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(7).sva#1(0)} -pin  "reg(regs(7))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(1)} -pin  "reg(regs(7))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(2)} -pin  "reg(regs(7))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(3)} -pin  "reg(regs(7))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(4)} -pin  "reg(regs(7))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(5)} -pin  "reg(regs(7))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(6)} -pin  "reg(regs(7))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(7)} -pin  "reg(regs(7))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(8)} -pin  "reg(regs(7))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(9)} -pin  "reg(regs(7))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(10)} -pin  "reg(regs(7))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(11)} -pin  "reg(regs(7))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(12)} -pin  "reg(regs(7))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(13)} -pin  "reg(regs(7))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(14)} -pin  "reg(regs(7))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load net {regs(7).sva#1(15)} -pin  "reg(regs(7))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva#1}
load inst "not#42" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-291 -attr oid 288 -attr @path {/fir/fir:core/not#42} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#42" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#42.itm} -pin  "not#42" {Z(0)} -attr @path {/fir/fir:core/not#42.itm}
load inst "reg(regs(6))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-292 -attr oid 289 -attr vt d -attr @path {/fir/fir:core/reg(regs(6))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(5).sva(0)} -pin  "reg(regs(6))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(1)} -pin  "reg(regs(6))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(2)} -pin  "reg(regs(6))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(3)} -pin  "reg(regs(6))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(4)} -pin  "reg(regs(6))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(5)} -pin  "reg(regs(6))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(6)} -pin  "reg(regs(6))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(7)} -pin  "reg(regs(6))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(8)} -pin  "reg(regs(6))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(9)} -pin  "reg(regs(6))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(10)} -pin  "reg(regs(6))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(11)} -pin  "reg(regs(6))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(12)} -pin  "reg(regs(6))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(13)} -pin  "reg(regs(6))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(14)} -pin  "reg(regs(6))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(15)} -pin  "reg(regs(6))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {GND} -pin  "reg(regs(6))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(6))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(6))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-293 -attr oid 290 -attr @path {/fir/fir:core/clk}
load net {not#42.itm} -pin  "reg(regs(6))#1" {en(0)} -attr @path {/fir/fir:core/not#42.itm}
load net {rst} -pin  "reg(regs(6))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(6).sva#1(0)} -pin  "reg(regs(6))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(1)} -pin  "reg(regs(6))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(2)} -pin  "reg(regs(6))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(3)} -pin  "reg(regs(6))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(4)} -pin  "reg(regs(6))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(5)} -pin  "reg(regs(6))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(6)} -pin  "reg(regs(6))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(7)} -pin  "reg(regs(6))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(8)} -pin  "reg(regs(6))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(9)} -pin  "reg(regs(6))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(10)} -pin  "reg(regs(6))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(11)} -pin  "reg(regs(6))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(12)} -pin  "reg(regs(6))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(13)} -pin  "reg(regs(6))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(14)} -pin  "reg(regs(6))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load net {regs(6).sva#1(15)} -pin  "reg(regs(6))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva#1}
load inst "not#43" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-294 -attr oid 291 -attr @path {/fir/fir:core/not#43} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#43" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#43.itm} -pin  "not#43" {Z(0)} -attr @path {/fir/fir:core/not#43.itm}
load inst "reg(regs(5))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-295 -attr oid 292 -attr vt d -attr @path {/fir/fir:core/reg(regs(5))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(4).sva(0)} -pin  "reg(regs(5))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(1)} -pin  "reg(regs(5))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(2)} -pin  "reg(regs(5))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(3)} -pin  "reg(regs(5))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(4)} -pin  "reg(regs(5))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(5)} -pin  "reg(regs(5))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(6)} -pin  "reg(regs(5))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(7)} -pin  "reg(regs(5))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(8)} -pin  "reg(regs(5))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(9)} -pin  "reg(regs(5))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(10)} -pin  "reg(regs(5))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(11)} -pin  "reg(regs(5))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(12)} -pin  "reg(regs(5))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(13)} -pin  "reg(regs(5))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(14)} -pin  "reg(regs(5))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(15)} -pin  "reg(regs(5))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {GND} -pin  "reg(regs(5))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(5))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(5))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-296 -attr oid 293 -attr @path {/fir/fir:core/clk}
load net {not#43.itm} -pin  "reg(regs(5))#1" {en(0)} -attr @path {/fir/fir:core/not#43.itm}
load net {rst} -pin  "reg(regs(5))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(5).sva#1(0)} -pin  "reg(regs(5))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(1)} -pin  "reg(regs(5))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(2)} -pin  "reg(regs(5))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(3)} -pin  "reg(regs(5))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(4)} -pin  "reg(regs(5))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(5)} -pin  "reg(regs(5))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(6)} -pin  "reg(regs(5))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(7)} -pin  "reg(regs(5))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(8)} -pin  "reg(regs(5))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(9)} -pin  "reg(regs(5))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(10)} -pin  "reg(regs(5))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(11)} -pin  "reg(regs(5))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(12)} -pin  "reg(regs(5))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(13)} -pin  "reg(regs(5))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(14)} -pin  "reg(regs(5))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load net {regs(5).sva#1(15)} -pin  "reg(regs(5))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva#1}
load inst "not#44" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-297 -attr oid 294 -attr @path {/fir/fir:core/not#44} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#44" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#44.itm} -pin  "not#44" {Z(0)} -attr @path {/fir/fir:core/not#44.itm}
load inst "reg(regs(4))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-298 -attr oid 295 -attr vt d -attr @path {/fir/fir:core/reg(regs(4))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(3).sva(0)} -pin  "reg(regs(4))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(1)} -pin  "reg(regs(4))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(2)} -pin  "reg(regs(4))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(3)} -pin  "reg(regs(4))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(4)} -pin  "reg(regs(4))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(5)} -pin  "reg(regs(4))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(6)} -pin  "reg(regs(4))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(7)} -pin  "reg(regs(4))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(8)} -pin  "reg(regs(4))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(9)} -pin  "reg(regs(4))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(10)} -pin  "reg(regs(4))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(11)} -pin  "reg(regs(4))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(12)} -pin  "reg(regs(4))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(13)} -pin  "reg(regs(4))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(14)} -pin  "reg(regs(4))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(15)} -pin  "reg(regs(4))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {GND} -pin  "reg(regs(4))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(4))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(4))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-299 -attr oid 296 -attr @path {/fir/fir:core/clk}
load net {not#44.itm} -pin  "reg(regs(4))#1" {en(0)} -attr @path {/fir/fir:core/not#44.itm}
load net {rst} -pin  "reg(regs(4))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(4).sva#1(0)} -pin  "reg(regs(4))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(1)} -pin  "reg(regs(4))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(2)} -pin  "reg(regs(4))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(3)} -pin  "reg(regs(4))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(4)} -pin  "reg(regs(4))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(5)} -pin  "reg(regs(4))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(6)} -pin  "reg(regs(4))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(7)} -pin  "reg(regs(4))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(8)} -pin  "reg(regs(4))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(9)} -pin  "reg(regs(4))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(10)} -pin  "reg(regs(4))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(11)} -pin  "reg(regs(4))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(12)} -pin  "reg(regs(4))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(13)} -pin  "reg(regs(4))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(14)} -pin  "reg(regs(4))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load net {regs(4).sva#1(15)} -pin  "reg(regs(4))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva#1}
load inst "not#45" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-300 -attr oid 297 -attr @path {/fir/fir:core/not#45} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#45" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#45.itm} -pin  "not#45" {Z(0)} -attr @path {/fir/fir:core/not#45.itm}
load inst "reg(regs(3))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-301 -attr oid 298 -attr vt d -attr @path {/fir/fir:core/reg(regs(3))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(2).sva(0)} -pin  "reg(regs(3))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(1)} -pin  "reg(regs(3))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(2)} -pin  "reg(regs(3))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(3)} -pin  "reg(regs(3))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(4)} -pin  "reg(regs(3))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(5)} -pin  "reg(regs(3))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(6)} -pin  "reg(regs(3))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(7)} -pin  "reg(regs(3))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(8)} -pin  "reg(regs(3))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(9)} -pin  "reg(regs(3))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(10)} -pin  "reg(regs(3))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(11)} -pin  "reg(regs(3))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(12)} -pin  "reg(regs(3))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(13)} -pin  "reg(regs(3))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(14)} -pin  "reg(regs(3))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(15)} -pin  "reg(regs(3))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {GND} -pin  "reg(regs(3))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(3))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(3))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-302 -attr oid 299 -attr @path {/fir/fir:core/clk}
load net {not#45.itm} -pin  "reg(regs(3))#1" {en(0)} -attr @path {/fir/fir:core/not#45.itm}
load net {rst} -pin  "reg(regs(3))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(3).sva#1(0)} -pin  "reg(regs(3))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(1)} -pin  "reg(regs(3))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(2)} -pin  "reg(regs(3))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(3)} -pin  "reg(regs(3))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(4)} -pin  "reg(regs(3))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(5)} -pin  "reg(regs(3))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(6)} -pin  "reg(regs(3))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(7)} -pin  "reg(regs(3))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(8)} -pin  "reg(regs(3))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(9)} -pin  "reg(regs(3))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(10)} -pin  "reg(regs(3))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(11)} -pin  "reg(regs(3))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(12)} -pin  "reg(regs(3))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(13)} -pin  "reg(regs(3))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(14)} -pin  "reg(regs(3))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load net {regs(3).sva#1(15)} -pin  "reg(regs(3))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva#1}
load inst "not#46" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-303 -attr oid 300 -attr @path {/fir/fir:core/not#46} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#46" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#46.itm} -pin  "not#46" {Z(0)} -attr @path {/fir/fir:core/not#46.itm}
load inst "reg(regs(2))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-304 -attr oid 301 -attr vt d -attr @path {/fir/fir:core/reg(regs(2))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(1).sva(0)} -pin  "reg(regs(2))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(1)} -pin  "reg(regs(2))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(2)} -pin  "reg(regs(2))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(3)} -pin  "reg(regs(2))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(4)} -pin  "reg(regs(2))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(5)} -pin  "reg(regs(2))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(6)} -pin  "reg(regs(2))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(7)} -pin  "reg(regs(2))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(8)} -pin  "reg(regs(2))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(9)} -pin  "reg(regs(2))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(10)} -pin  "reg(regs(2))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(11)} -pin  "reg(regs(2))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(12)} -pin  "reg(regs(2))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(13)} -pin  "reg(regs(2))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(14)} -pin  "reg(regs(2))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(15)} -pin  "reg(regs(2))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {GND} -pin  "reg(regs(2))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(2))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(2))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-305 -attr oid 302 -attr @path {/fir/fir:core/clk}
load net {not#46.itm} -pin  "reg(regs(2))#1" {en(0)} -attr @path {/fir/fir:core/not#46.itm}
load net {rst} -pin  "reg(regs(2))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(2).sva#1(0)} -pin  "reg(regs(2))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(1)} -pin  "reg(regs(2))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(2)} -pin  "reg(regs(2))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(3)} -pin  "reg(regs(2))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(4)} -pin  "reg(regs(2))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(5)} -pin  "reg(regs(2))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(6)} -pin  "reg(regs(2))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(7)} -pin  "reg(regs(2))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(8)} -pin  "reg(regs(2))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(9)} -pin  "reg(regs(2))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(10)} -pin  "reg(regs(2))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(11)} -pin  "reg(regs(2))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(12)} -pin  "reg(regs(2))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(13)} -pin  "reg(regs(2))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(14)} -pin  "reg(regs(2))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load net {regs(2).sva#1(15)} -pin  "reg(regs(2))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva#1}
load inst "not#47" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-306 -attr oid 303 -attr @path {/fir/fir:core/not#47} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {or.tmp#85} -pin  "not#47" {A(0)} -attr @path {/fir/fir:core/or.tmp#85}
load net {not#47.itm} -pin  "not#47" {Z(0)} -attr @path {/fir/fir:core/not#47.itm}
load inst "reg(regs(1))#1" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-307 -attr oid 304 -attr vt d -attr @path {/fir/fir:core/reg(regs(1))#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {regs(0).sva(0)} -pin  "reg(regs(1))#1" {D(0)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(1)} -pin  "reg(regs(1))#1" {D(1)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(2)} -pin  "reg(regs(1))#1" {D(2)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(3)} -pin  "reg(regs(1))#1" {D(3)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(4)} -pin  "reg(regs(1))#1" {D(4)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(5)} -pin  "reg(regs(1))#1" {D(5)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(6)} -pin  "reg(regs(1))#1" {D(6)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(7)} -pin  "reg(regs(1))#1" {D(7)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(8)} -pin  "reg(regs(1))#1" {D(8)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(9)} -pin  "reg(regs(1))#1" {D(9)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(10)} -pin  "reg(regs(1))#1" {D(10)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(11)} -pin  "reg(regs(1))#1" {D(11)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(12)} -pin  "reg(regs(1))#1" {D(12)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(13)} -pin  "reg(regs(1))#1" {D(13)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(14)} -pin  "reg(regs(1))#1" {D(14)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(15)} -pin  "reg(regs(1))#1" {D(15)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {GND} -pin  "reg(regs(1))#1" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(regs(1))#1" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(regs(1))#1" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-308 -attr oid 305 -attr @path {/fir/fir:core/clk}
load net {not#47.itm} -pin  "reg(regs(1))#1" {en(0)} -attr @path {/fir/fir:core/not#47.itm}
load net {rst} -pin  "reg(regs(1))#1" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {regs(1).sva#1(0)} -pin  "reg(regs(1))#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(1)} -pin  "reg(regs(1))#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(2)} -pin  "reg(regs(1))#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(3)} -pin  "reg(regs(1))#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(4)} -pin  "reg(regs(1))#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(5)} -pin  "reg(regs(1))#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(6)} -pin  "reg(regs(1))#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(7)} -pin  "reg(regs(1))#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(8)} -pin  "reg(regs(1))#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(9)} -pin  "reg(regs(1))#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(10)} -pin  "reg(regs(1))#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(11)} -pin  "reg(regs(1))#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(12)} -pin  "reg(regs(1))#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(13)} -pin  "reg(regs(1))#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(14)} -pin  "reg(regs(1))#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load net {regs(1).sva#1(15)} -pin  "reg(regs(1))#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva#1}
load inst "MAC:slc(MAC-2:MAC:acc" "add(4,0,1,0,5)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-309 -attr oid 306 -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc} -attr area 4.000000 -attr delay 1.604741 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_add(4,0,2,1,5)"
load net {MAC:i(5:1).sva(3:0)(0)} -pin  "MAC:slc(MAC-2:MAC:acc" {A(0)} -attr vt d -attr @path {/fir/fir:core/MAC:asn#39.itm}
load net {MAC:i(5:1).sva(3:0)(1)} -pin  "MAC:slc(MAC-2:MAC:acc" {A(1)} -attr vt d -attr @path {/fir/fir:core/MAC:asn#39.itm}
load net {MAC:i(5:1).sva(3:0)(2)} -pin  "MAC:slc(MAC-2:MAC:acc" {A(2)} -attr vt d -attr @path {/fir/fir:core/MAC:asn#39.itm}
load net {MAC:i(5:1).sva(3:0)(3)} -pin  "MAC:slc(MAC-2:MAC:acc" {A(3)} -attr vt d -attr @path {/fir/fir:core/MAC:asn#39.itm}
load net {PWR} -pin  "MAC:slc(MAC-2:MAC:acc" {B(0)} -attr @path {/fir/fir:core/1#5}
load net {MAC:slc(MAC-2:MAC:acc.itm(0)} -pin  "MAC:slc(MAC-2:MAC:acc" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(1)} -pin  "MAC:slc(MAC-2:MAC:acc" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(2)} -pin  "MAC:slc(MAC-2:MAC:acc" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(3)} -pin  "MAC:slc(MAC-2:MAC:acc" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(4)} -pin  "MAC:slc(MAC-2:MAC:acc" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load inst "reg(MAC:i(5:1))" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-310 -attr oid 307 -attr vt d -attr @path {/fir/fir:core/reg(MAC:i(5:1))} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(5,0,0,1,1,1,1)"
load net {MAC:slc(MAC-2:MAC:acc.itm(0)} -pin  "reg(MAC:i(5:1))" {D(0)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(1)} -pin  "reg(MAC:i(5:1))" {D(1)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(2)} -pin  "reg(MAC:i(5:1))" {D(2)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(3)} -pin  "reg(MAC:i(5:1))" {D(3)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {MAC:slc(MAC-2:MAC:acc.itm(4)} -pin  "reg(MAC:i(5:1))" {D(4)} -attr vt d -attr @path {/fir/fir:core/MAC:slc(MAC-2:MAC:acc.itm}
load net {GND} -pin  "reg(MAC:i(5:1))" {DRs(0)} -attr @path {/fir/fir:core/0#36}
load net {GND} -pin  "reg(MAC:i(5:1))" {DRs(1)} -attr @path {/fir/fir:core/0#36}
load net {GND} -pin  "reg(MAC:i(5:1))" {DRs(2)} -attr @path {/fir/fir:core/0#36}
load net {GND} -pin  "reg(MAC:i(5:1))" {DRs(3)} -attr @path {/fir/fir:core/0#36}
load net {GND} -pin  "reg(MAC:i(5:1))" {DRs(4)} -attr @path {/fir/fir:core/0#36}
load net {clk} -pin  "reg(MAC:i(5:1))" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-311 -attr oid 308 -attr @path {/fir/fir:core/clk}
load net {fsm_output(1)} -pin  "reg(MAC:i(5:1))" {en(0)} -attr @path {/fir/fir:core/slc(fsm_output)(1)#1.itm}
load net {rst} -pin  "reg(MAC:i(5:1))" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {MAC:i(5:1).sva#1(0)} -pin  "reg(MAC:i(5:1))" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva#1}
load net {MAC:i(5:1).sva#1(1)} -pin  "reg(MAC:i(5:1))" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva#1}
load net {MAC:i(5:1).sva#1(2)} -pin  "reg(MAC:i(5:1))" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva#1}
load net {MAC:i(5:1).sva#1(3)} -pin  "reg(MAC:i(5:1))" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva#1}
load net {MAC:i(5:1).sva#1(4)} -pin  "reg(MAC:i(5:1))" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva#1}
load inst "MAC-1:MAC:mux" "mux(16,16)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-312 -attr oid 309 -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux} -attr area 82.034016 -attr delay 2.461136 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_mux(16,4,16)"
load net {regs(0).sva#1(0)} -pin  "MAC-1:MAC:mux" {A0(0)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(1)} -pin  "MAC-1:MAC:mux" {A0(1)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(2)} -pin  "MAC-1:MAC:mux" {A0(2)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(3)} -pin  "MAC-1:MAC:mux" {A0(3)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(4)} -pin  "MAC-1:MAC:mux" {A0(4)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(5)} -pin  "MAC-1:MAC:mux" {A0(5)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(6)} -pin  "MAC-1:MAC:mux" {A0(6)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(7)} -pin  "MAC-1:MAC:mux" {A0(7)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(8)} -pin  "MAC-1:MAC:mux" {A0(8)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(9)} -pin  "MAC-1:MAC:mux" {A0(9)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(10)} -pin  "MAC-1:MAC:mux" {A0(10)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(11)} -pin  "MAC-1:MAC:mux" {A0(11)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(12)} -pin  "MAC-1:MAC:mux" {A0(12)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(13)} -pin  "MAC-1:MAC:mux" {A0(13)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(14)} -pin  "MAC-1:MAC:mux" {A0(14)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(0).sva#1(15)} -pin  "MAC-1:MAC:mux" {A0(15)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva#1}
load net {regs(1).sva(0)} -pin  "MAC-1:MAC:mux" {A1(0)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(1)} -pin  "MAC-1:MAC:mux" {A1(1)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(2)} -pin  "MAC-1:MAC:mux" {A1(2)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(3)} -pin  "MAC-1:MAC:mux" {A1(3)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(4)} -pin  "MAC-1:MAC:mux" {A1(4)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(5)} -pin  "MAC-1:MAC:mux" {A1(5)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(6)} -pin  "MAC-1:MAC:mux" {A1(6)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(7)} -pin  "MAC-1:MAC:mux" {A1(7)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(8)} -pin  "MAC-1:MAC:mux" {A1(8)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(9)} -pin  "MAC-1:MAC:mux" {A1(9)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(10)} -pin  "MAC-1:MAC:mux" {A1(10)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(11)} -pin  "MAC-1:MAC:mux" {A1(11)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(12)} -pin  "MAC-1:MAC:mux" {A1(12)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(13)} -pin  "MAC-1:MAC:mux" {A1(13)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(14)} -pin  "MAC-1:MAC:mux" {A1(14)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(1).sva(15)} -pin  "MAC-1:MAC:mux" {A1(15)} -attr vt d -attr @path {/fir/fir:core/regs(1).sva}
load net {regs(3).sva(0)} -pin  "MAC-1:MAC:mux" {A2(0)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(1)} -pin  "MAC-1:MAC:mux" {A2(1)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(2)} -pin  "MAC-1:MAC:mux" {A2(2)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(3)} -pin  "MAC-1:MAC:mux" {A2(3)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(4)} -pin  "MAC-1:MAC:mux" {A2(4)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(5)} -pin  "MAC-1:MAC:mux" {A2(5)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(6)} -pin  "MAC-1:MAC:mux" {A2(6)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(7)} -pin  "MAC-1:MAC:mux" {A2(7)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(8)} -pin  "MAC-1:MAC:mux" {A2(8)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(9)} -pin  "MAC-1:MAC:mux" {A2(9)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(10)} -pin  "MAC-1:MAC:mux" {A2(10)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(11)} -pin  "MAC-1:MAC:mux" {A2(11)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(12)} -pin  "MAC-1:MAC:mux" {A2(12)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(13)} -pin  "MAC-1:MAC:mux" {A2(13)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(14)} -pin  "MAC-1:MAC:mux" {A2(14)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(3).sva(15)} -pin  "MAC-1:MAC:mux" {A2(15)} -attr vt d -attr @path {/fir/fir:core/regs(3).sva}
load net {regs(5).sva(0)} -pin  "MAC-1:MAC:mux" {A3(0)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(1)} -pin  "MAC-1:MAC:mux" {A3(1)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(2)} -pin  "MAC-1:MAC:mux" {A3(2)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(3)} -pin  "MAC-1:MAC:mux" {A3(3)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(4)} -pin  "MAC-1:MAC:mux" {A3(4)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(5)} -pin  "MAC-1:MAC:mux" {A3(5)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(6)} -pin  "MAC-1:MAC:mux" {A3(6)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(7)} -pin  "MAC-1:MAC:mux" {A3(7)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(8)} -pin  "MAC-1:MAC:mux" {A3(8)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(9)} -pin  "MAC-1:MAC:mux" {A3(9)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(10)} -pin  "MAC-1:MAC:mux" {A3(10)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(11)} -pin  "MAC-1:MAC:mux" {A3(11)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(12)} -pin  "MAC-1:MAC:mux" {A3(12)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(13)} -pin  "MAC-1:MAC:mux" {A3(13)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(14)} -pin  "MAC-1:MAC:mux" {A3(14)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(5).sva(15)} -pin  "MAC-1:MAC:mux" {A3(15)} -attr vt d -attr @path {/fir/fir:core/regs(5).sva}
load net {regs(7).sva(0)} -pin  "MAC-1:MAC:mux" {A4(0)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(1)} -pin  "MAC-1:MAC:mux" {A4(1)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(2)} -pin  "MAC-1:MAC:mux" {A4(2)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(3)} -pin  "MAC-1:MAC:mux" {A4(3)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(4)} -pin  "MAC-1:MAC:mux" {A4(4)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(5)} -pin  "MAC-1:MAC:mux" {A4(5)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(6)} -pin  "MAC-1:MAC:mux" {A4(6)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(7)} -pin  "MAC-1:MAC:mux" {A4(7)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(8)} -pin  "MAC-1:MAC:mux" {A4(8)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(9)} -pin  "MAC-1:MAC:mux" {A4(9)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(10)} -pin  "MAC-1:MAC:mux" {A4(10)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(11)} -pin  "MAC-1:MAC:mux" {A4(11)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(12)} -pin  "MAC-1:MAC:mux" {A4(12)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(13)} -pin  "MAC-1:MAC:mux" {A4(13)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(14)} -pin  "MAC-1:MAC:mux" {A4(14)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(7).sva(15)} -pin  "MAC-1:MAC:mux" {A4(15)} -attr vt d -attr @path {/fir/fir:core/regs(7).sva}
load net {regs(9).sva(0)} -pin  "MAC-1:MAC:mux" {A5(0)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(1)} -pin  "MAC-1:MAC:mux" {A5(1)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(2)} -pin  "MAC-1:MAC:mux" {A5(2)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(3)} -pin  "MAC-1:MAC:mux" {A5(3)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(4)} -pin  "MAC-1:MAC:mux" {A5(4)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(5)} -pin  "MAC-1:MAC:mux" {A5(5)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(6)} -pin  "MAC-1:MAC:mux" {A5(6)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(7)} -pin  "MAC-1:MAC:mux" {A5(7)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(8)} -pin  "MAC-1:MAC:mux" {A5(8)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(9)} -pin  "MAC-1:MAC:mux" {A5(9)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(10)} -pin  "MAC-1:MAC:mux" {A5(10)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(11)} -pin  "MAC-1:MAC:mux" {A5(11)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(12)} -pin  "MAC-1:MAC:mux" {A5(12)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(13)} -pin  "MAC-1:MAC:mux" {A5(13)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(14)} -pin  "MAC-1:MAC:mux" {A5(14)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(9).sva(15)} -pin  "MAC-1:MAC:mux" {A5(15)} -attr vt d -attr @path {/fir/fir:core/regs(9).sva}
load net {regs(11).sva(0)} -pin  "MAC-1:MAC:mux" {A6(0)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(1)} -pin  "MAC-1:MAC:mux" {A6(1)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(2)} -pin  "MAC-1:MAC:mux" {A6(2)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(3)} -pin  "MAC-1:MAC:mux" {A6(3)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(4)} -pin  "MAC-1:MAC:mux" {A6(4)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(5)} -pin  "MAC-1:MAC:mux" {A6(5)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(6)} -pin  "MAC-1:MAC:mux" {A6(6)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(7)} -pin  "MAC-1:MAC:mux" {A6(7)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(8)} -pin  "MAC-1:MAC:mux" {A6(8)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(9)} -pin  "MAC-1:MAC:mux" {A6(9)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(10)} -pin  "MAC-1:MAC:mux" {A6(10)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(11)} -pin  "MAC-1:MAC:mux" {A6(11)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(12)} -pin  "MAC-1:MAC:mux" {A6(12)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(13)} -pin  "MAC-1:MAC:mux" {A6(13)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(14)} -pin  "MAC-1:MAC:mux" {A6(14)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(11).sva(15)} -pin  "MAC-1:MAC:mux" {A6(15)} -attr vt d -attr @path {/fir/fir:core/regs(11).sva}
load net {regs(13).sva(0)} -pin  "MAC-1:MAC:mux" {A7(0)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(1)} -pin  "MAC-1:MAC:mux" {A7(1)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(2)} -pin  "MAC-1:MAC:mux" {A7(2)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(3)} -pin  "MAC-1:MAC:mux" {A7(3)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(4)} -pin  "MAC-1:MAC:mux" {A7(4)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(5)} -pin  "MAC-1:MAC:mux" {A7(5)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(6)} -pin  "MAC-1:MAC:mux" {A7(6)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(7)} -pin  "MAC-1:MAC:mux" {A7(7)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(8)} -pin  "MAC-1:MAC:mux" {A7(8)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(9)} -pin  "MAC-1:MAC:mux" {A7(9)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(10)} -pin  "MAC-1:MAC:mux" {A7(10)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(11)} -pin  "MAC-1:MAC:mux" {A7(11)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(12)} -pin  "MAC-1:MAC:mux" {A7(12)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(13)} -pin  "MAC-1:MAC:mux" {A7(13)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(14)} -pin  "MAC-1:MAC:mux" {A7(14)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(13).sva(15)} -pin  "MAC-1:MAC:mux" {A7(15)} -attr vt d -attr @path {/fir/fir:core/regs(13).sva}
load net {regs(15).sva(0)} -pin  "MAC-1:MAC:mux" {A8(0)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(1)} -pin  "MAC-1:MAC:mux" {A8(1)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(2)} -pin  "MAC-1:MAC:mux" {A8(2)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(3)} -pin  "MAC-1:MAC:mux" {A8(3)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(4)} -pin  "MAC-1:MAC:mux" {A8(4)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(5)} -pin  "MAC-1:MAC:mux" {A8(5)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(6)} -pin  "MAC-1:MAC:mux" {A8(6)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(7)} -pin  "MAC-1:MAC:mux" {A8(7)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(8)} -pin  "MAC-1:MAC:mux" {A8(8)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(9)} -pin  "MAC-1:MAC:mux" {A8(9)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(10)} -pin  "MAC-1:MAC:mux" {A8(10)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(11)} -pin  "MAC-1:MAC:mux" {A8(11)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(12)} -pin  "MAC-1:MAC:mux" {A8(12)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(13)} -pin  "MAC-1:MAC:mux" {A8(13)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(14)} -pin  "MAC-1:MAC:mux" {A8(14)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(15).sva(15)} -pin  "MAC-1:MAC:mux" {A8(15)} -attr vt d -attr @path {/fir/fir:core/regs(15).sva}
load net {regs(17).sva(0)} -pin  "MAC-1:MAC:mux" {A9(0)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(1)} -pin  "MAC-1:MAC:mux" {A9(1)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(2)} -pin  "MAC-1:MAC:mux" {A9(2)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(3)} -pin  "MAC-1:MAC:mux" {A9(3)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(4)} -pin  "MAC-1:MAC:mux" {A9(4)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(5)} -pin  "MAC-1:MAC:mux" {A9(5)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(6)} -pin  "MAC-1:MAC:mux" {A9(6)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(7)} -pin  "MAC-1:MAC:mux" {A9(7)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(8)} -pin  "MAC-1:MAC:mux" {A9(8)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(9)} -pin  "MAC-1:MAC:mux" {A9(9)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(10)} -pin  "MAC-1:MAC:mux" {A9(10)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(11)} -pin  "MAC-1:MAC:mux" {A9(11)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(12)} -pin  "MAC-1:MAC:mux" {A9(12)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(13)} -pin  "MAC-1:MAC:mux" {A9(13)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(14)} -pin  "MAC-1:MAC:mux" {A9(14)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(17).sva(15)} -pin  "MAC-1:MAC:mux" {A9(15)} -attr vt d -attr @path {/fir/fir:core/regs(17).sva}
load net {regs(19).sva(0)} -pin  "MAC-1:MAC:mux" {A10(0)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(1)} -pin  "MAC-1:MAC:mux" {A10(1)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(2)} -pin  "MAC-1:MAC:mux" {A10(2)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(3)} -pin  "MAC-1:MAC:mux" {A10(3)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(4)} -pin  "MAC-1:MAC:mux" {A10(4)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(5)} -pin  "MAC-1:MAC:mux" {A10(5)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(6)} -pin  "MAC-1:MAC:mux" {A10(6)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(7)} -pin  "MAC-1:MAC:mux" {A10(7)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(8)} -pin  "MAC-1:MAC:mux" {A10(8)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(9)} -pin  "MAC-1:MAC:mux" {A10(9)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(10)} -pin  "MAC-1:MAC:mux" {A10(10)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(11)} -pin  "MAC-1:MAC:mux" {A10(11)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(12)} -pin  "MAC-1:MAC:mux" {A10(12)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(13)} -pin  "MAC-1:MAC:mux" {A10(13)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(14)} -pin  "MAC-1:MAC:mux" {A10(14)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(19).sva(15)} -pin  "MAC-1:MAC:mux" {A10(15)} -attr vt d -attr @path {/fir/fir:core/regs(19).sva}
load net {regs(21).sva(0)} -pin  "MAC-1:MAC:mux" {A11(0)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(1)} -pin  "MAC-1:MAC:mux" {A11(1)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(2)} -pin  "MAC-1:MAC:mux" {A11(2)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(3)} -pin  "MAC-1:MAC:mux" {A11(3)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(4)} -pin  "MAC-1:MAC:mux" {A11(4)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(5)} -pin  "MAC-1:MAC:mux" {A11(5)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(6)} -pin  "MAC-1:MAC:mux" {A11(6)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(7)} -pin  "MAC-1:MAC:mux" {A11(7)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(8)} -pin  "MAC-1:MAC:mux" {A11(8)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(9)} -pin  "MAC-1:MAC:mux" {A11(9)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(10)} -pin  "MAC-1:MAC:mux" {A11(10)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(11)} -pin  "MAC-1:MAC:mux" {A11(11)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(12)} -pin  "MAC-1:MAC:mux" {A11(12)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(13)} -pin  "MAC-1:MAC:mux" {A11(13)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(14)} -pin  "MAC-1:MAC:mux" {A11(14)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(21).sva(15)} -pin  "MAC-1:MAC:mux" {A11(15)} -attr vt d -attr @path {/fir/fir:core/regs(21).sva}
load net {regs(23).sva(0)} -pin  "MAC-1:MAC:mux" {A12(0)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(1)} -pin  "MAC-1:MAC:mux" {A12(1)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(2)} -pin  "MAC-1:MAC:mux" {A12(2)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(3)} -pin  "MAC-1:MAC:mux" {A12(3)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(4)} -pin  "MAC-1:MAC:mux" {A12(4)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(5)} -pin  "MAC-1:MAC:mux" {A12(5)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(6)} -pin  "MAC-1:MAC:mux" {A12(6)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(7)} -pin  "MAC-1:MAC:mux" {A12(7)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(8)} -pin  "MAC-1:MAC:mux" {A12(8)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(9)} -pin  "MAC-1:MAC:mux" {A12(9)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(10)} -pin  "MAC-1:MAC:mux" {A12(10)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(11)} -pin  "MAC-1:MAC:mux" {A12(11)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(12)} -pin  "MAC-1:MAC:mux" {A12(12)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(13)} -pin  "MAC-1:MAC:mux" {A12(13)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(14)} -pin  "MAC-1:MAC:mux" {A12(14)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(23).sva(15)} -pin  "MAC-1:MAC:mux" {A12(15)} -attr vt d -attr @path {/fir/fir:core/regs(23).sva}
load net {regs(25).sva(0)} -pin  "MAC-1:MAC:mux" {A13(0)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(1)} -pin  "MAC-1:MAC:mux" {A13(1)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(2)} -pin  "MAC-1:MAC:mux" {A13(2)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(3)} -pin  "MAC-1:MAC:mux" {A13(3)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(4)} -pin  "MAC-1:MAC:mux" {A13(4)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(5)} -pin  "MAC-1:MAC:mux" {A13(5)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(6)} -pin  "MAC-1:MAC:mux" {A13(6)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(7)} -pin  "MAC-1:MAC:mux" {A13(7)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(8)} -pin  "MAC-1:MAC:mux" {A13(8)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(9)} -pin  "MAC-1:MAC:mux" {A13(9)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(10)} -pin  "MAC-1:MAC:mux" {A13(10)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(11)} -pin  "MAC-1:MAC:mux" {A13(11)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(12)} -pin  "MAC-1:MAC:mux" {A13(12)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(13)} -pin  "MAC-1:MAC:mux" {A13(13)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(14)} -pin  "MAC-1:MAC:mux" {A13(14)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(25).sva(15)} -pin  "MAC-1:MAC:mux" {A13(15)} -attr vt d -attr @path {/fir/fir:core/regs(25).sva}
load net {regs(27).sva(0)} -pin  "MAC-1:MAC:mux" {A14(0)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(1)} -pin  "MAC-1:MAC:mux" {A14(1)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(2)} -pin  "MAC-1:MAC:mux" {A14(2)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(3)} -pin  "MAC-1:MAC:mux" {A14(3)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(4)} -pin  "MAC-1:MAC:mux" {A14(4)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(5)} -pin  "MAC-1:MAC:mux" {A14(5)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(6)} -pin  "MAC-1:MAC:mux" {A14(6)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(7)} -pin  "MAC-1:MAC:mux" {A14(7)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(8)} -pin  "MAC-1:MAC:mux" {A14(8)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(9)} -pin  "MAC-1:MAC:mux" {A14(9)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(10)} -pin  "MAC-1:MAC:mux" {A14(10)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(11)} -pin  "MAC-1:MAC:mux" {A14(11)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(12)} -pin  "MAC-1:MAC:mux" {A14(12)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(13)} -pin  "MAC-1:MAC:mux" {A14(13)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(14)} -pin  "MAC-1:MAC:mux" {A14(14)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(27).sva(15)} -pin  "MAC-1:MAC:mux" {A14(15)} -attr vt d -attr @path {/fir/fir:core/regs(27).sva}
load net {regs(29).sva(0)} -pin  "MAC-1:MAC:mux" {A15(0)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(1)} -pin  "MAC-1:MAC:mux" {A15(1)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(2)} -pin  "MAC-1:MAC:mux" {A15(2)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(3)} -pin  "MAC-1:MAC:mux" {A15(3)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(4)} -pin  "MAC-1:MAC:mux" {A15(4)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(5)} -pin  "MAC-1:MAC:mux" {A15(5)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(6)} -pin  "MAC-1:MAC:mux" {A15(6)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(7)} -pin  "MAC-1:MAC:mux" {A15(7)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(8)} -pin  "MAC-1:MAC:mux" {A15(8)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(9)} -pin  "MAC-1:MAC:mux" {A15(9)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(10)} -pin  "MAC-1:MAC:mux" {A15(10)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(11)} -pin  "MAC-1:MAC:mux" {A15(11)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(12)} -pin  "MAC-1:MAC:mux" {A15(12)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(13)} -pin  "MAC-1:MAC:mux" {A15(13)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(14)} -pin  "MAC-1:MAC:mux" {A15(14)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {regs(29).sva(15)} -pin  "MAC-1:MAC:mux" {A15(15)} -attr vt d -attr @path {/fir/fir:core/regs(29).sva}
load net {MAC:i(5:1).sva(3:0)(0)} -pin  "MAC-1:MAC:mux" {S(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(1)} -pin  "MAC-1:MAC:mux" {S(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(2)} -pin  "MAC-1:MAC:mux" {S(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(3)} -pin  "MAC-1:MAC:mux" {S(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC-1:MAC:mux.itm#2(0)} -pin  "MAC-1:MAC:mux" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(1)} -pin  "MAC-1:MAC:mux" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(2)} -pin  "MAC-1:MAC:mux" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(3)} -pin  "MAC-1:MAC:mux" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(4)} -pin  "MAC-1:MAC:mux" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(5)} -pin  "MAC-1:MAC:mux" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(6)} -pin  "MAC-1:MAC:mux" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(7)} -pin  "MAC-1:MAC:mux" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(8)} -pin  "MAC-1:MAC:mux" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(9)} -pin  "MAC-1:MAC:mux" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(10)} -pin  "MAC-1:MAC:mux" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(11)} -pin  "MAC-1:MAC:mux" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(12)} -pin  "MAC-1:MAC:mux" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(13)} -pin  "MAC-1:MAC:mux" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(14)} -pin  "MAC-1:MAC:mux" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(15)} -pin  "MAC-1:MAC:mux" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load inst "reg(MAC-1:MAC:mux)" "reg(16,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-313 -attr oid 310 -attr vt d -attr @path {/fir/fir:core/reg(MAC-1:MAC:mux)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,1,1)"
load net {MAC-1:MAC:mux.itm#2(0)} -pin  "reg(MAC-1:MAC:mux)" {D(0)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(1)} -pin  "reg(MAC-1:MAC:mux)" {D(1)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(2)} -pin  "reg(MAC-1:MAC:mux)" {D(2)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(3)} -pin  "reg(MAC-1:MAC:mux)" {D(3)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(4)} -pin  "reg(MAC-1:MAC:mux)" {D(4)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(5)} -pin  "reg(MAC-1:MAC:mux)" {D(5)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(6)} -pin  "reg(MAC-1:MAC:mux)" {D(6)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(7)} -pin  "reg(MAC-1:MAC:mux)" {D(7)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(8)} -pin  "reg(MAC-1:MAC:mux)" {D(8)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(9)} -pin  "reg(MAC-1:MAC:mux)" {D(9)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(10)} -pin  "reg(MAC-1:MAC:mux)" {D(10)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(11)} -pin  "reg(MAC-1:MAC:mux)" {D(11)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(12)} -pin  "reg(MAC-1:MAC:mux)" {D(12)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(13)} -pin  "reg(MAC-1:MAC:mux)" {D(13)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(14)} -pin  "reg(MAC-1:MAC:mux)" {D(14)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {MAC-1:MAC:mux.itm#2(15)} -pin  "reg(MAC-1:MAC:mux)" {D(15)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-1:MAC:mux)" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(MAC-1:MAC:mux)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-314 -attr oid 311 -attr @path {/fir/fir:core/clk}
load net {fsm_output(1)} -pin  "reg(MAC-1:MAC:mux)" {en(0)} -attr @path {/fir/fir:core/slc(fsm_output)(1)#4.itm}
load net {rst} -pin  "reg(MAC-1:MAC:mux)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {MAC-1:MAC:mux.itm(0)} -pin  "reg(MAC-1:MAC:mux)" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(1)} -pin  "reg(MAC-1:MAC:mux)" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(2)} -pin  "reg(MAC-1:MAC:mux)" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(3)} -pin  "reg(MAC-1:MAC:mux)" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(4)} -pin  "reg(MAC-1:MAC:mux)" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(5)} -pin  "reg(MAC-1:MAC:mux)" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(6)} -pin  "reg(MAC-1:MAC:mux)" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(7)} -pin  "reg(MAC-1:MAC:mux)" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(8)} -pin  "reg(MAC-1:MAC:mux)" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(9)} -pin  "reg(MAC-1:MAC:mux)" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(10)} -pin  "reg(MAC-1:MAC:mux)" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(11)} -pin  "reg(MAC-1:MAC:mux)" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(12)} -pin  "reg(MAC-1:MAC:mux)" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(13)} -pin  "reg(MAC-1:MAC:mux)" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(14)} -pin  "reg(MAC-1:MAC:mux)" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(15)} -pin  "reg(MAC-1:MAC:mux)" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load inst "MAC-2:MAC:mux" "mux(16,16)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-315 -attr oid 312 -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux} -attr area 82.034016 -attr delay 2.461136 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_mux(16,4,16)"
load net {regs(0).sva(0)} -pin  "MAC-2:MAC:mux" {A0(0)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(1)} -pin  "MAC-2:MAC:mux" {A0(1)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(2)} -pin  "MAC-2:MAC:mux" {A0(2)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(3)} -pin  "MAC-2:MAC:mux" {A0(3)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(4)} -pin  "MAC-2:MAC:mux" {A0(4)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(5)} -pin  "MAC-2:MAC:mux" {A0(5)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(6)} -pin  "MAC-2:MAC:mux" {A0(6)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(7)} -pin  "MAC-2:MAC:mux" {A0(7)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(8)} -pin  "MAC-2:MAC:mux" {A0(8)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(9)} -pin  "MAC-2:MAC:mux" {A0(9)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(10)} -pin  "MAC-2:MAC:mux" {A0(10)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(11)} -pin  "MAC-2:MAC:mux" {A0(11)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(12)} -pin  "MAC-2:MAC:mux" {A0(12)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(13)} -pin  "MAC-2:MAC:mux" {A0(13)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(14)} -pin  "MAC-2:MAC:mux" {A0(14)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(0).sva(15)} -pin  "MAC-2:MAC:mux" {A0(15)} -attr vt d -attr @path {/fir/fir:core/regs(0).sva}
load net {regs(2).sva(0)} -pin  "MAC-2:MAC:mux" {A1(0)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(1)} -pin  "MAC-2:MAC:mux" {A1(1)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(2)} -pin  "MAC-2:MAC:mux" {A1(2)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(3)} -pin  "MAC-2:MAC:mux" {A1(3)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(4)} -pin  "MAC-2:MAC:mux" {A1(4)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(5)} -pin  "MAC-2:MAC:mux" {A1(5)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(6)} -pin  "MAC-2:MAC:mux" {A1(6)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(7)} -pin  "MAC-2:MAC:mux" {A1(7)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(8)} -pin  "MAC-2:MAC:mux" {A1(8)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(9)} -pin  "MAC-2:MAC:mux" {A1(9)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(10)} -pin  "MAC-2:MAC:mux" {A1(10)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(11)} -pin  "MAC-2:MAC:mux" {A1(11)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(12)} -pin  "MAC-2:MAC:mux" {A1(12)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(13)} -pin  "MAC-2:MAC:mux" {A1(13)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(14)} -pin  "MAC-2:MAC:mux" {A1(14)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(2).sva(15)} -pin  "MAC-2:MAC:mux" {A1(15)} -attr vt d -attr @path {/fir/fir:core/regs(2).sva}
load net {regs(4).sva(0)} -pin  "MAC-2:MAC:mux" {A2(0)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(1)} -pin  "MAC-2:MAC:mux" {A2(1)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(2)} -pin  "MAC-2:MAC:mux" {A2(2)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(3)} -pin  "MAC-2:MAC:mux" {A2(3)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(4)} -pin  "MAC-2:MAC:mux" {A2(4)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(5)} -pin  "MAC-2:MAC:mux" {A2(5)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(6)} -pin  "MAC-2:MAC:mux" {A2(6)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(7)} -pin  "MAC-2:MAC:mux" {A2(7)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(8)} -pin  "MAC-2:MAC:mux" {A2(8)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(9)} -pin  "MAC-2:MAC:mux" {A2(9)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(10)} -pin  "MAC-2:MAC:mux" {A2(10)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(11)} -pin  "MAC-2:MAC:mux" {A2(11)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(12)} -pin  "MAC-2:MAC:mux" {A2(12)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(13)} -pin  "MAC-2:MAC:mux" {A2(13)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(14)} -pin  "MAC-2:MAC:mux" {A2(14)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(4).sva(15)} -pin  "MAC-2:MAC:mux" {A2(15)} -attr vt d -attr @path {/fir/fir:core/regs(4).sva}
load net {regs(6).sva(0)} -pin  "MAC-2:MAC:mux" {A3(0)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(1)} -pin  "MAC-2:MAC:mux" {A3(1)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(2)} -pin  "MAC-2:MAC:mux" {A3(2)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(3)} -pin  "MAC-2:MAC:mux" {A3(3)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(4)} -pin  "MAC-2:MAC:mux" {A3(4)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(5)} -pin  "MAC-2:MAC:mux" {A3(5)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(6)} -pin  "MAC-2:MAC:mux" {A3(6)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(7)} -pin  "MAC-2:MAC:mux" {A3(7)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(8)} -pin  "MAC-2:MAC:mux" {A3(8)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(9)} -pin  "MAC-2:MAC:mux" {A3(9)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(10)} -pin  "MAC-2:MAC:mux" {A3(10)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(11)} -pin  "MAC-2:MAC:mux" {A3(11)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(12)} -pin  "MAC-2:MAC:mux" {A3(12)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(13)} -pin  "MAC-2:MAC:mux" {A3(13)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(14)} -pin  "MAC-2:MAC:mux" {A3(14)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(6).sva(15)} -pin  "MAC-2:MAC:mux" {A3(15)} -attr vt d -attr @path {/fir/fir:core/regs(6).sva}
load net {regs(8).sva(0)} -pin  "MAC-2:MAC:mux" {A4(0)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(1)} -pin  "MAC-2:MAC:mux" {A4(1)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(2)} -pin  "MAC-2:MAC:mux" {A4(2)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(3)} -pin  "MAC-2:MAC:mux" {A4(3)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(4)} -pin  "MAC-2:MAC:mux" {A4(4)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(5)} -pin  "MAC-2:MAC:mux" {A4(5)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(6)} -pin  "MAC-2:MAC:mux" {A4(6)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(7)} -pin  "MAC-2:MAC:mux" {A4(7)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(8)} -pin  "MAC-2:MAC:mux" {A4(8)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(9)} -pin  "MAC-2:MAC:mux" {A4(9)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(10)} -pin  "MAC-2:MAC:mux" {A4(10)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(11)} -pin  "MAC-2:MAC:mux" {A4(11)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(12)} -pin  "MAC-2:MAC:mux" {A4(12)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(13)} -pin  "MAC-2:MAC:mux" {A4(13)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(14)} -pin  "MAC-2:MAC:mux" {A4(14)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(8).sva(15)} -pin  "MAC-2:MAC:mux" {A4(15)} -attr vt d -attr @path {/fir/fir:core/regs(8).sva}
load net {regs(10).sva(0)} -pin  "MAC-2:MAC:mux" {A5(0)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(1)} -pin  "MAC-2:MAC:mux" {A5(1)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(2)} -pin  "MAC-2:MAC:mux" {A5(2)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(3)} -pin  "MAC-2:MAC:mux" {A5(3)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(4)} -pin  "MAC-2:MAC:mux" {A5(4)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(5)} -pin  "MAC-2:MAC:mux" {A5(5)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(6)} -pin  "MAC-2:MAC:mux" {A5(6)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(7)} -pin  "MAC-2:MAC:mux" {A5(7)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(8)} -pin  "MAC-2:MAC:mux" {A5(8)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(9)} -pin  "MAC-2:MAC:mux" {A5(9)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(10)} -pin  "MAC-2:MAC:mux" {A5(10)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(11)} -pin  "MAC-2:MAC:mux" {A5(11)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(12)} -pin  "MAC-2:MAC:mux" {A5(12)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(13)} -pin  "MAC-2:MAC:mux" {A5(13)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(14)} -pin  "MAC-2:MAC:mux" {A5(14)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(10).sva(15)} -pin  "MAC-2:MAC:mux" {A5(15)} -attr vt d -attr @path {/fir/fir:core/regs(10).sva}
load net {regs(12).sva(0)} -pin  "MAC-2:MAC:mux" {A6(0)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(1)} -pin  "MAC-2:MAC:mux" {A6(1)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(2)} -pin  "MAC-2:MAC:mux" {A6(2)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(3)} -pin  "MAC-2:MAC:mux" {A6(3)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(4)} -pin  "MAC-2:MAC:mux" {A6(4)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(5)} -pin  "MAC-2:MAC:mux" {A6(5)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(6)} -pin  "MAC-2:MAC:mux" {A6(6)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(7)} -pin  "MAC-2:MAC:mux" {A6(7)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(8)} -pin  "MAC-2:MAC:mux" {A6(8)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(9)} -pin  "MAC-2:MAC:mux" {A6(9)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(10)} -pin  "MAC-2:MAC:mux" {A6(10)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(11)} -pin  "MAC-2:MAC:mux" {A6(11)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(12)} -pin  "MAC-2:MAC:mux" {A6(12)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(13)} -pin  "MAC-2:MAC:mux" {A6(13)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(14)} -pin  "MAC-2:MAC:mux" {A6(14)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(12).sva(15)} -pin  "MAC-2:MAC:mux" {A6(15)} -attr vt d -attr @path {/fir/fir:core/regs(12).sva}
load net {regs(14).sva(0)} -pin  "MAC-2:MAC:mux" {A7(0)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(1)} -pin  "MAC-2:MAC:mux" {A7(1)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(2)} -pin  "MAC-2:MAC:mux" {A7(2)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(3)} -pin  "MAC-2:MAC:mux" {A7(3)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(4)} -pin  "MAC-2:MAC:mux" {A7(4)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(5)} -pin  "MAC-2:MAC:mux" {A7(5)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(6)} -pin  "MAC-2:MAC:mux" {A7(6)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(7)} -pin  "MAC-2:MAC:mux" {A7(7)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(8)} -pin  "MAC-2:MAC:mux" {A7(8)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(9)} -pin  "MAC-2:MAC:mux" {A7(9)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(10)} -pin  "MAC-2:MAC:mux" {A7(10)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(11)} -pin  "MAC-2:MAC:mux" {A7(11)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(12)} -pin  "MAC-2:MAC:mux" {A7(12)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(13)} -pin  "MAC-2:MAC:mux" {A7(13)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(14)} -pin  "MAC-2:MAC:mux" {A7(14)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(14).sva(15)} -pin  "MAC-2:MAC:mux" {A7(15)} -attr vt d -attr @path {/fir/fir:core/regs(14).sva}
load net {regs(16).sva(0)} -pin  "MAC-2:MAC:mux" {A8(0)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(1)} -pin  "MAC-2:MAC:mux" {A8(1)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(2)} -pin  "MAC-2:MAC:mux" {A8(2)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(3)} -pin  "MAC-2:MAC:mux" {A8(3)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(4)} -pin  "MAC-2:MAC:mux" {A8(4)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(5)} -pin  "MAC-2:MAC:mux" {A8(5)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(6)} -pin  "MAC-2:MAC:mux" {A8(6)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(7)} -pin  "MAC-2:MAC:mux" {A8(7)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(8)} -pin  "MAC-2:MAC:mux" {A8(8)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(9)} -pin  "MAC-2:MAC:mux" {A8(9)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(10)} -pin  "MAC-2:MAC:mux" {A8(10)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(11)} -pin  "MAC-2:MAC:mux" {A8(11)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(12)} -pin  "MAC-2:MAC:mux" {A8(12)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(13)} -pin  "MAC-2:MAC:mux" {A8(13)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(14)} -pin  "MAC-2:MAC:mux" {A8(14)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(16).sva(15)} -pin  "MAC-2:MAC:mux" {A8(15)} -attr vt d -attr @path {/fir/fir:core/regs(16).sva}
load net {regs(18).sva(0)} -pin  "MAC-2:MAC:mux" {A9(0)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(1)} -pin  "MAC-2:MAC:mux" {A9(1)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(2)} -pin  "MAC-2:MAC:mux" {A9(2)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(3)} -pin  "MAC-2:MAC:mux" {A9(3)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(4)} -pin  "MAC-2:MAC:mux" {A9(4)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(5)} -pin  "MAC-2:MAC:mux" {A9(5)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(6)} -pin  "MAC-2:MAC:mux" {A9(6)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(7)} -pin  "MAC-2:MAC:mux" {A9(7)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(8)} -pin  "MAC-2:MAC:mux" {A9(8)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(9)} -pin  "MAC-2:MAC:mux" {A9(9)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(10)} -pin  "MAC-2:MAC:mux" {A9(10)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(11)} -pin  "MAC-2:MAC:mux" {A9(11)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(12)} -pin  "MAC-2:MAC:mux" {A9(12)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(13)} -pin  "MAC-2:MAC:mux" {A9(13)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(14)} -pin  "MAC-2:MAC:mux" {A9(14)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(18).sva(15)} -pin  "MAC-2:MAC:mux" {A9(15)} -attr vt d -attr @path {/fir/fir:core/regs(18).sva}
load net {regs(20).sva(0)} -pin  "MAC-2:MAC:mux" {A10(0)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(1)} -pin  "MAC-2:MAC:mux" {A10(1)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(2)} -pin  "MAC-2:MAC:mux" {A10(2)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(3)} -pin  "MAC-2:MAC:mux" {A10(3)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(4)} -pin  "MAC-2:MAC:mux" {A10(4)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(5)} -pin  "MAC-2:MAC:mux" {A10(5)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(6)} -pin  "MAC-2:MAC:mux" {A10(6)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(7)} -pin  "MAC-2:MAC:mux" {A10(7)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(8)} -pin  "MAC-2:MAC:mux" {A10(8)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(9)} -pin  "MAC-2:MAC:mux" {A10(9)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(10)} -pin  "MAC-2:MAC:mux" {A10(10)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(11)} -pin  "MAC-2:MAC:mux" {A10(11)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(12)} -pin  "MAC-2:MAC:mux" {A10(12)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(13)} -pin  "MAC-2:MAC:mux" {A10(13)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(14)} -pin  "MAC-2:MAC:mux" {A10(14)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(20).sva(15)} -pin  "MAC-2:MAC:mux" {A10(15)} -attr vt d -attr @path {/fir/fir:core/regs(20).sva}
load net {regs(22).sva(0)} -pin  "MAC-2:MAC:mux" {A11(0)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(1)} -pin  "MAC-2:MAC:mux" {A11(1)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(2)} -pin  "MAC-2:MAC:mux" {A11(2)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(3)} -pin  "MAC-2:MAC:mux" {A11(3)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(4)} -pin  "MAC-2:MAC:mux" {A11(4)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(5)} -pin  "MAC-2:MAC:mux" {A11(5)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(6)} -pin  "MAC-2:MAC:mux" {A11(6)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(7)} -pin  "MAC-2:MAC:mux" {A11(7)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(8)} -pin  "MAC-2:MAC:mux" {A11(8)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(9)} -pin  "MAC-2:MAC:mux" {A11(9)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(10)} -pin  "MAC-2:MAC:mux" {A11(10)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(11)} -pin  "MAC-2:MAC:mux" {A11(11)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(12)} -pin  "MAC-2:MAC:mux" {A11(12)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(13)} -pin  "MAC-2:MAC:mux" {A11(13)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(14)} -pin  "MAC-2:MAC:mux" {A11(14)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(22).sva(15)} -pin  "MAC-2:MAC:mux" {A11(15)} -attr vt d -attr @path {/fir/fir:core/regs(22).sva}
load net {regs(24).sva(0)} -pin  "MAC-2:MAC:mux" {A12(0)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(1)} -pin  "MAC-2:MAC:mux" {A12(1)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(2)} -pin  "MAC-2:MAC:mux" {A12(2)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(3)} -pin  "MAC-2:MAC:mux" {A12(3)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(4)} -pin  "MAC-2:MAC:mux" {A12(4)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(5)} -pin  "MAC-2:MAC:mux" {A12(5)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(6)} -pin  "MAC-2:MAC:mux" {A12(6)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(7)} -pin  "MAC-2:MAC:mux" {A12(7)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(8)} -pin  "MAC-2:MAC:mux" {A12(8)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(9)} -pin  "MAC-2:MAC:mux" {A12(9)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(10)} -pin  "MAC-2:MAC:mux" {A12(10)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(11)} -pin  "MAC-2:MAC:mux" {A12(11)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(12)} -pin  "MAC-2:MAC:mux" {A12(12)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(13)} -pin  "MAC-2:MAC:mux" {A12(13)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(14)} -pin  "MAC-2:MAC:mux" {A12(14)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(24).sva(15)} -pin  "MAC-2:MAC:mux" {A12(15)} -attr vt d -attr @path {/fir/fir:core/regs(24).sva}
load net {regs(26).sva(0)} -pin  "MAC-2:MAC:mux" {A13(0)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(1)} -pin  "MAC-2:MAC:mux" {A13(1)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(2)} -pin  "MAC-2:MAC:mux" {A13(2)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(3)} -pin  "MAC-2:MAC:mux" {A13(3)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(4)} -pin  "MAC-2:MAC:mux" {A13(4)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(5)} -pin  "MAC-2:MAC:mux" {A13(5)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(6)} -pin  "MAC-2:MAC:mux" {A13(6)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(7)} -pin  "MAC-2:MAC:mux" {A13(7)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(8)} -pin  "MAC-2:MAC:mux" {A13(8)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(9)} -pin  "MAC-2:MAC:mux" {A13(9)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(10)} -pin  "MAC-2:MAC:mux" {A13(10)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(11)} -pin  "MAC-2:MAC:mux" {A13(11)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(12)} -pin  "MAC-2:MAC:mux" {A13(12)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(13)} -pin  "MAC-2:MAC:mux" {A13(13)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(14)} -pin  "MAC-2:MAC:mux" {A13(14)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(26).sva(15)} -pin  "MAC-2:MAC:mux" {A13(15)} -attr vt d -attr @path {/fir/fir:core/regs(26).sva}
load net {regs(28).sva(0)} -pin  "MAC-2:MAC:mux" {A14(0)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(1)} -pin  "MAC-2:MAC:mux" {A14(1)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(2)} -pin  "MAC-2:MAC:mux" {A14(2)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(3)} -pin  "MAC-2:MAC:mux" {A14(3)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(4)} -pin  "MAC-2:MAC:mux" {A14(4)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(5)} -pin  "MAC-2:MAC:mux" {A14(5)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(6)} -pin  "MAC-2:MAC:mux" {A14(6)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(7)} -pin  "MAC-2:MAC:mux" {A14(7)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(8)} -pin  "MAC-2:MAC:mux" {A14(8)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(9)} -pin  "MAC-2:MAC:mux" {A14(9)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(10)} -pin  "MAC-2:MAC:mux" {A14(10)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(11)} -pin  "MAC-2:MAC:mux" {A14(11)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(12)} -pin  "MAC-2:MAC:mux" {A14(12)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(13)} -pin  "MAC-2:MAC:mux" {A14(13)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(14)} -pin  "MAC-2:MAC:mux" {A14(14)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(28).sva(15)} -pin  "MAC-2:MAC:mux" {A14(15)} -attr vt d -attr @path {/fir/fir:core/regs(28).sva}
load net {regs(30).sva(0)} -pin  "MAC-2:MAC:mux" {A15(0)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(1)} -pin  "MAC-2:MAC:mux" {A15(1)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(2)} -pin  "MAC-2:MAC:mux" {A15(2)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(3)} -pin  "MAC-2:MAC:mux" {A15(3)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(4)} -pin  "MAC-2:MAC:mux" {A15(4)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(5)} -pin  "MAC-2:MAC:mux" {A15(5)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(6)} -pin  "MAC-2:MAC:mux" {A15(6)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(7)} -pin  "MAC-2:MAC:mux" {A15(7)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(8)} -pin  "MAC-2:MAC:mux" {A15(8)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(9)} -pin  "MAC-2:MAC:mux" {A15(9)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(10)} -pin  "MAC-2:MAC:mux" {A15(10)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(11)} -pin  "MAC-2:MAC:mux" {A15(11)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(12)} -pin  "MAC-2:MAC:mux" {A15(12)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(13)} -pin  "MAC-2:MAC:mux" {A15(13)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(14)} -pin  "MAC-2:MAC:mux" {A15(14)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {regs(30).sva(15)} -pin  "MAC-2:MAC:mux" {A15(15)} -attr vt d -attr @path {/fir/fir:core/regs(30).sva}
load net {MAC:i(5:1).sva(3:0)(0)} -pin  "MAC-2:MAC:mux" {S(0)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(1)} -pin  "MAC-2:MAC:mux" {S(1)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(2)} -pin  "MAC-2:MAC:mux" {S(2)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC:i(5:1).sva(3:0)(3)} -pin  "MAC-2:MAC:mux" {S(3)} -attr vt d -attr @path {/fir/fir:core/MAC:i(5:1).sva(3:0)}
load net {MAC-2:MAC:mux.itm#3(0)} -pin  "MAC-2:MAC:mux" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(1)} -pin  "MAC-2:MAC:mux" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(2)} -pin  "MAC-2:MAC:mux" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(3)} -pin  "MAC-2:MAC:mux" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(4)} -pin  "MAC-2:MAC:mux" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(5)} -pin  "MAC-2:MAC:mux" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(6)} -pin  "MAC-2:MAC:mux" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(7)} -pin  "MAC-2:MAC:mux" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(8)} -pin  "MAC-2:MAC:mux" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(9)} -pin  "MAC-2:MAC:mux" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(10)} -pin  "MAC-2:MAC:mux" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(11)} -pin  "MAC-2:MAC:mux" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(12)} -pin  "MAC-2:MAC:mux" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(13)} -pin  "MAC-2:MAC:mux" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(14)} -pin  "MAC-2:MAC:mux" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(15)} -pin  "MAC-2:MAC:mux" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load inst "reg(MAC-2:MAC:mux)" "reg(16,1,0,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-316 -attr oid 313 -attr vt d -attr @path {/fir/fir:core/reg(MAC-2:MAC:mux)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(16,0,0,1,1,0,0)"
load net {MAC-2:MAC:mux.itm#3(0)} -pin  "reg(MAC-2:MAC:mux)" {D(0)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(1)} -pin  "reg(MAC-2:MAC:mux)" {D(1)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(2)} -pin  "reg(MAC-2:MAC:mux)" {D(2)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(3)} -pin  "reg(MAC-2:MAC:mux)" {D(3)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(4)} -pin  "reg(MAC-2:MAC:mux)" {D(4)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(5)} -pin  "reg(MAC-2:MAC:mux)" {D(5)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(6)} -pin  "reg(MAC-2:MAC:mux)" {D(6)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(7)} -pin  "reg(MAC-2:MAC:mux)" {D(7)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(8)} -pin  "reg(MAC-2:MAC:mux)" {D(8)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(9)} -pin  "reg(MAC-2:MAC:mux)" {D(9)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(10)} -pin  "reg(MAC-2:MAC:mux)" {D(10)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(11)} -pin  "reg(MAC-2:MAC:mux)" {D(11)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(12)} -pin  "reg(MAC-2:MAC:mux)" {D(12)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(13)} -pin  "reg(MAC-2:MAC:mux)" {D(13)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(14)} -pin  "reg(MAC-2:MAC:mux)" {D(14)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {MAC-2:MAC:mux.itm#3(15)} -pin  "reg(MAC-2:MAC:mux)" {D(15)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm#3}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(0)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(1)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(2)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(3)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(4)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(5)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(6)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(7)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(8)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(9)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(10)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(11)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(12)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(13)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(14)} -attr @path {/fir/fir:core/regs_decl#2}
load net {GND} -pin  "reg(MAC-2:MAC:mux)" {DRs(15)} -attr @path {/fir/fir:core/regs_decl#2}
load net {clk} -pin  "reg(MAC-2:MAC:mux)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-317 -attr oid 314 -attr @path {/fir/fir:core/clk}
load net {rst} -pin  "reg(MAC-2:MAC:mux)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {MAC-2:MAC:mux.itm(0)} -pin  "reg(MAC-2:MAC:mux)" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(1)} -pin  "reg(MAC-2:MAC:mux)" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(2)} -pin  "reg(MAC-2:MAC:mux)" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(3)} -pin  "reg(MAC-2:MAC:mux)" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(4)} -pin  "reg(MAC-2:MAC:mux)" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(5)} -pin  "reg(MAC-2:MAC:mux)" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(6)} -pin  "reg(MAC-2:MAC:mux)" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(7)} -pin  "reg(MAC-2:MAC:mux)" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(8)} -pin  "reg(MAC-2:MAC:mux)" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(9)} -pin  "reg(MAC-2:MAC:mux)" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(10)} -pin  "reg(MAC-2:MAC:mux)" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(11)} -pin  "reg(MAC-2:MAC:mux)" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(12)} -pin  "reg(MAC-2:MAC:mux)" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(13)} -pin  "reg(MAC-2:MAC:mux)" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(14)} -pin  "reg(MAC-2:MAC:mux)" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(15)} -pin  "reg(MAC-2:MAC:mux)" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load inst "reg(MAC-2:mul)" "reg(30,1,1,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-318 -attr oid 315 -attr vt d -attr @path {/fir/fir:core/reg(MAC-2:mul)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(30,0,0,1,1,1,1)"
load net {z.out(0)} -pin  "reg(MAC-2:mul)" {D(0)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(1)} -pin  "reg(MAC-2:mul)" {D(1)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(2)} -pin  "reg(MAC-2:mul)" {D(2)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(3)} -pin  "reg(MAC-2:mul)" {D(3)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(4)} -pin  "reg(MAC-2:mul)" {D(4)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(5)} -pin  "reg(MAC-2:mul)" {D(5)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(6)} -pin  "reg(MAC-2:mul)" {D(6)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(7)} -pin  "reg(MAC-2:mul)" {D(7)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(8)} -pin  "reg(MAC-2:mul)" {D(8)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(9)} -pin  "reg(MAC-2:mul)" {D(9)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(10)} -pin  "reg(MAC-2:mul)" {D(10)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(11)} -pin  "reg(MAC-2:mul)" {D(11)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(12)} -pin  "reg(MAC-2:mul)" {D(12)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(13)} -pin  "reg(MAC-2:mul)" {D(13)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(14)} -pin  "reg(MAC-2:mul)" {D(14)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(15)} -pin  "reg(MAC-2:mul)" {D(15)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(16)} -pin  "reg(MAC-2:mul)" {D(16)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(17)} -pin  "reg(MAC-2:mul)" {D(17)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(18)} -pin  "reg(MAC-2:mul)" {D(18)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(19)} -pin  "reg(MAC-2:mul)" {D(19)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(20)} -pin  "reg(MAC-2:mul)" {D(20)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(21)} -pin  "reg(MAC-2:mul)" {D(21)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(22)} -pin  "reg(MAC-2:mul)" {D(22)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(23)} -pin  "reg(MAC-2:mul)" {D(23)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(24)} -pin  "reg(MAC-2:mul)" {D(24)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(25)} -pin  "reg(MAC-2:mul)" {D(25)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(26)} -pin  "reg(MAC-2:mul)" {D(26)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(27)} -pin  "reg(MAC-2:mul)" {D(27)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(28)} -pin  "reg(MAC-2:mul)" {D(28)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {z.out(29)} -pin  "reg(MAC-2:mul)" {D(29)} -attr vt d -attr @path {/fir/fir:core/z.out}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(0)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(1)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(2)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(3)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(4)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(5)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(6)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(7)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(8)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(9)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(10)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(11)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(12)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(13)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(14)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(15)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(16)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(17)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(18)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(19)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(20)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(21)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(22)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(23)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(24)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(25)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(26)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(27)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(28)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-2:mul)" {DRs(29)} -attr @path {/fir/fir:core/0}
load net {clk} -pin  "reg(MAC-2:mul)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-319 -attr oid 316 -attr @path {/fir/fir:core/clk}
load net {fsm_output(2)} -pin  "reg(MAC-2:mul)" {en(0)} -attr @path {/fir/fir:core/slc(fsm_output)(2)#2.itm}
load net {rst} -pin  "reg(MAC-2:mul)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {MAC-2:mul.itm(0)} -pin  "reg(MAC-2:mul)" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(1)} -pin  "reg(MAC-2:mul)" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(2)} -pin  "reg(MAC-2:mul)" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(3)} -pin  "reg(MAC-2:mul)" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(4)} -pin  "reg(MAC-2:mul)" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(5)} -pin  "reg(MAC-2:mul)" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(6)} -pin  "reg(MAC-2:mul)" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(7)} -pin  "reg(MAC-2:mul)" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(8)} -pin  "reg(MAC-2:mul)" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(9)} -pin  "reg(MAC-2:mul)" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(10)} -pin  "reg(MAC-2:mul)" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(11)} -pin  "reg(MAC-2:mul)" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(12)} -pin  "reg(MAC-2:mul)" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(13)} -pin  "reg(MAC-2:mul)" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(14)} -pin  "reg(MAC-2:mul)" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(15)} -pin  "reg(MAC-2:mul)" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(16)} -pin  "reg(MAC-2:mul)" {Z(16)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(17)} -pin  "reg(MAC-2:mul)" {Z(17)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(18)} -pin  "reg(MAC-2:mul)" {Z(18)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(19)} -pin  "reg(MAC-2:mul)" {Z(19)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(20)} -pin  "reg(MAC-2:mul)" {Z(20)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(21)} -pin  "reg(MAC-2:mul)" {Z(21)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(22)} -pin  "reg(MAC-2:mul)" {Z(22)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(23)} -pin  "reg(MAC-2:mul)" {Z(23)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(24)} -pin  "reg(MAC-2:mul)" {Z(24)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(25)} -pin  "reg(MAC-2:mul)" {Z(25)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(26)} -pin  "reg(MAC-2:mul)" {Z(26)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(27)} -pin  "reg(MAC-2:mul)" {Z(27)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(28)} -pin  "reg(MAC-2:mul)" {Z(28)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(29)} -pin  "reg(MAC-2:mul)" {Z(29)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load inst "reg(MAC-1:mul)" "reg(30,1,0,0,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-320 -attr oid 317 -attr vt dc -attr @path {/fir/fir:core/reg(MAC-1:mul)} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_reg_pos(30,0,0,1,1,0,0)"
load net {z.out(0)} -pin  "reg(MAC-1:mul)" {D(0)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(1)} -pin  "reg(MAC-1:mul)" {D(1)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(2)} -pin  "reg(MAC-1:mul)" {D(2)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(3)} -pin  "reg(MAC-1:mul)" {D(3)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(4)} -pin  "reg(MAC-1:mul)" {D(4)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(5)} -pin  "reg(MAC-1:mul)" {D(5)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(6)} -pin  "reg(MAC-1:mul)" {D(6)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(7)} -pin  "reg(MAC-1:mul)" {D(7)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(8)} -pin  "reg(MAC-1:mul)" {D(8)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(9)} -pin  "reg(MAC-1:mul)" {D(9)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(10)} -pin  "reg(MAC-1:mul)" {D(10)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(11)} -pin  "reg(MAC-1:mul)" {D(11)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(12)} -pin  "reg(MAC-1:mul)" {D(12)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(13)} -pin  "reg(MAC-1:mul)" {D(13)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(14)} -pin  "reg(MAC-1:mul)" {D(14)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(15)} -pin  "reg(MAC-1:mul)" {D(15)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(16)} -pin  "reg(MAC-1:mul)" {D(16)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(17)} -pin  "reg(MAC-1:mul)" {D(17)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(18)} -pin  "reg(MAC-1:mul)" {D(18)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(19)} -pin  "reg(MAC-1:mul)" {D(19)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(20)} -pin  "reg(MAC-1:mul)" {D(20)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(21)} -pin  "reg(MAC-1:mul)" {D(21)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(22)} -pin  "reg(MAC-1:mul)" {D(22)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(23)} -pin  "reg(MAC-1:mul)" {D(23)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(24)} -pin  "reg(MAC-1:mul)" {D(24)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(25)} -pin  "reg(MAC-1:mul)" {D(25)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(26)} -pin  "reg(MAC-1:mul)" {D(26)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(27)} -pin  "reg(MAC-1:mul)" {D(27)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(28)} -pin  "reg(MAC-1:mul)" {D(28)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {z.out(29)} -pin  "reg(MAC-1:mul)" {D(29)} -attr vt dc -attr @path {/fir/fir:core/z.out}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(0)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(1)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(2)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(3)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(4)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(5)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(6)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(7)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(8)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(9)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(10)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(11)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(12)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(13)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(14)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(15)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(16)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(17)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(18)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(19)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(20)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(21)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(22)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(23)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(24)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(25)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(26)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(27)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(28)} -attr @path {/fir/fir:core/0}
load net {GND} -pin  "reg(MAC-1:mul)" {DRs(29)} -attr @path {/fir/fir:core/0}
load net {clk} -pin  "reg(MAC-1:mul)" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-321 -attr oid 318 -attr @path {/fir/fir:core/clk}
load net {rst} -pin  "reg(MAC-1:mul)" {Rs(0)} -attr @path {/fir/fir:core/rst}
load net {MAC-1:mul.itm(0)} -pin  "reg(MAC-1:mul)" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(1)} -pin  "reg(MAC-1:mul)" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(2)} -pin  "reg(MAC-1:mul)" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(3)} -pin  "reg(MAC-1:mul)" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(4)} -pin  "reg(MAC-1:mul)" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(5)} -pin  "reg(MAC-1:mul)" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(6)} -pin  "reg(MAC-1:mul)" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(7)} -pin  "reg(MAC-1:mul)" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(8)} -pin  "reg(MAC-1:mul)" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(9)} -pin  "reg(MAC-1:mul)" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(10)} -pin  "reg(MAC-1:mul)" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(11)} -pin  "reg(MAC-1:mul)" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(12)} -pin  "reg(MAC-1:mul)" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(13)} -pin  "reg(MAC-1:mul)" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(14)} -pin  "reg(MAC-1:mul)" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(15)} -pin  "reg(MAC-1:mul)" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(16)} -pin  "reg(MAC-1:mul)" {Z(16)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(17)} -pin  "reg(MAC-1:mul)" {Z(17)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(18)} -pin  "reg(MAC-1:mul)" {Z(18)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(19)} -pin  "reg(MAC-1:mul)" {Z(19)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(20)} -pin  "reg(MAC-1:mul)" {Z(20)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(21)} -pin  "reg(MAC-1:mul)" {Z(21)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(22)} -pin  "reg(MAC-1:mul)" {Z(22)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(23)} -pin  "reg(MAC-1:mul)" {Z(23)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(24)} -pin  "reg(MAC-1:mul)" {Z(24)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(25)} -pin  "reg(MAC-1:mul)" {Z(25)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(26)} -pin  "reg(MAC-1:mul)" {Z(26)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(27)} -pin  "reg(MAC-1:mul)" {Z(27)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(28)} -pin  "reg(MAC-1:mul)" {Z(28)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(29)} -pin  "reg(MAC-1:mul)" {Z(29)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load inst "MAC:acc" "add(30,-1,30,-1,30)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-322 -attr oid 319 -attr vt d -attr @path {/fir/fir:core/MAC:acc} -attr area 17.000000 -attr delay 2.548432 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_add(30,0,30,0,30)"
load net {MAC-1:mul.itm(0)} -pin  "MAC:acc" {A(0)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(1)} -pin  "MAC:acc" {A(1)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(2)} -pin  "MAC:acc" {A(2)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(3)} -pin  "MAC:acc" {A(3)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(4)} -pin  "MAC:acc" {A(4)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(5)} -pin  "MAC:acc" {A(5)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(6)} -pin  "MAC:acc" {A(6)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(7)} -pin  "MAC:acc" {A(7)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(8)} -pin  "MAC:acc" {A(8)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(9)} -pin  "MAC:acc" {A(9)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(10)} -pin  "MAC:acc" {A(10)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(11)} -pin  "MAC:acc" {A(11)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(12)} -pin  "MAC:acc" {A(12)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(13)} -pin  "MAC:acc" {A(13)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(14)} -pin  "MAC:acc" {A(14)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(15)} -pin  "MAC:acc" {A(15)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(16)} -pin  "MAC:acc" {A(16)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(17)} -pin  "MAC:acc" {A(17)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(18)} -pin  "MAC:acc" {A(18)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(19)} -pin  "MAC:acc" {A(19)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(20)} -pin  "MAC:acc" {A(20)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(21)} -pin  "MAC:acc" {A(21)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(22)} -pin  "MAC:acc" {A(22)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(23)} -pin  "MAC:acc" {A(23)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(24)} -pin  "MAC:acc" {A(24)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(25)} -pin  "MAC:acc" {A(25)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(26)} -pin  "MAC:acc" {A(26)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(27)} -pin  "MAC:acc" {A(27)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(28)} -pin  "MAC:acc" {A(28)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-1:mul.itm(29)} -pin  "MAC:acc" {A(29)} -attr vt d -attr @path {/fir/fir:core/MAC-1:mul.itm}
load net {MAC-2:mul.itm(0)} -pin  "MAC:acc" {B(0)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(1)} -pin  "MAC:acc" {B(1)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(2)} -pin  "MAC:acc" {B(2)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(3)} -pin  "MAC:acc" {B(3)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(4)} -pin  "MAC:acc" {B(4)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(5)} -pin  "MAC:acc" {B(5)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(6)} -pin  "MAC:acc" {B(6)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(7)} -pin  "MAC:acc" {B(7)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(8)} -pin  "MAC:acc" {B(8)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(9)} -pin  "MAC:acc" {B(9)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(10)} -pin  "MAC:acc" {B(10)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(11)} -pin  "MAC:acc" {B(11)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(12)} -pin  "MAC:acc" {B(12)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(13)} -pin  "MAC:acc" {B(13)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(14)} -pin  "MAC:acc" {B(14)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(15)} -pin  "MAC:acc" {B(15)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(16)} -pin  "MAC:acc" {B(16)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(17)} -pin  "MAC:acc" {B(17)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(18)} -pin  "MAC:acc" {B(18)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(19)} -pin  "MAC:acc" {B(19)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(20)} -pin  "MAC:acc" {B(20)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(21)} -pin  "MAC:acc" {B(21)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(22)} -pin  "MAC:acc" {B(22)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(23)} -pin  "MAC:acc" {B(23)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(24)} -pin  "MAC:acc" {B(24)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(25)} -pin  "MAC:acc" {B(25)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(26)} -pin  "MAC:acc" {B(26)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(27)} -pin  "MAC:acc" {B(27)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(28)} -pin  "MAC:acc" {B(28)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC-2:mul.itm(29)} -pin  "MAC:acc" {B(29)} -attr vt d -attr @path {/fir/fir:core/MAC-2:mul.itm}
load net {MAC:acc.itm(0)} -pin  "MAC:acc" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(1)} -pin  "MAC:acc" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(2)} -pin  "MAC:acc" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(3)} -pin  "MAC:acc" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(4)} -pin  "MAC:acc" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(5)} -pin  "MAC:acc" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(6)} -pin  "MAC:acc" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(7)} -pin  "MAC:acc" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(8)} -pin  "MAC:acc" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(9)} -pin  "MAC:acc" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(10)} -pin  "MAC:acc" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(11)} -pin  "MAC:acc" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(12)} -pin  "MAC:acc" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(13)} -pin  "MAC:acc" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(14)} -pin  "MAC:acc" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(15)} -pin  "MAC:acc" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(16)} -pin  "MAC:acc" {Z(16)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(17)} -pin  "MAC:acc" {Z(17)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(18)} -pin  "MAC:acc" {Z(18)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(19)} -pin  "MAC:acc" {Z(19)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(20)} -pin  "MAC:acc" {Z(20)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(21)} -pin  "MAC:acc" {Z(21)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(22)} -pin  "MAC:acc" {Z(22)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(23)} -pin  "MAC:acc" {Z(23)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(24)} -pin  "MAC:acc" {Z(24)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(25)} -pin  "MAC:acc" {Z(25)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(26)} -pin  "MAC:acc" {Z(26)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(27)} -pin  "MAC:acc" {Z(27)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(28)} -pin  "MAC:acc" {Z(28)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(29)} -pin  "MAC:acc" {Z(29)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load inst "MAC-2:acc#1" "add(30,-1,30,-1,30)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-323 -attr oid 320 -attr vt d -attr @path {/fir/fir:core/MAC-2:acc#1} -attr area 17.000000 -attr delay 2.548432 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_add(30,0,30,0,30)"
load net {MAC:acc.itm(0)} -pin  "MAC-2:acc#1" {A(0)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(1)} -pin  "MAC-2:acc#1" {A(1)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(2)} -pin  "MAC-2:acc#1" {A(2)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(3)} -pin  "MAC-2:acc#1" {A(3)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(4)} -pin  "MAC-2:acc#1" {A(4)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(5)} -pin  "MAC-2:acc#1" {A(5)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(6)} -pin  "MAC-2:acc#1" {A(6)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(7)} -pin  "MAC-2:acc#1" {A(7)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(8)} -pin  "MAC-2:acc#1" {A(8)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(9)} -pin  "MAC-2:acc#1" {A(9)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(10)} -pin  "MAC-2:acc#1" {A(10)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(11)} -pin  "MAC-2:acc#1" {A(11)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(12)} -pin  "MAC-2:acc#1" {A(12)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(13)} -pin  "MAC-2:acc#1" {A(13)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(14)} -pin  "MAC-2:acc#1" {A(14)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(15)} -pin  "MAC-2:acc#1" {A(15)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(16)} -pin  "MAC-2:acc#1" {A(16)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(17)} -pin  "MAC-2:acc#1" {A(17)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(18)} -pin  "MAC-2:acc#1" {A(18)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(19)} -pin  "MAC-2:acc#1" {A(19)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(20)} -pin  "MAC-2:acc#1" {A(20)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(21)} -pin  "MAC-2:acc#1" {A(21)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(22)} -pin  "MAC-2:acc#1" {A(22)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(23)} -pin  "MAC-2:acc#1" {A(23)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(24)} -pin  "MAC-2:acc#1" {A(24)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(25)} -pin  "MAC-2:acc#1" {A(25)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(26)} -pin  "MAC-2:acc#1" {A(26)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(27)} -pin  "MAC-2:acc#1" {A(27)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(28)} -pin  "MAC-2:acc#1" {A(28)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {MAC:acc.itm(29)} -pin  "MAC-2:acc#1" {A(29)} -attr vt d -attr @path {/fir/fir:core/MAC:acc.itm}
load net {acc(32:3)#1.sva(0)} -pin  "MAC-2:acc#1" {B(0)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(1)} -pin  "MAC-2:acc#1" {B(1)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(2)} -pin  "MAC-2:acc#1" {B(2)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(3)} -pin  "MAC-2:acc#1" {B(3)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(4)} -pin  "MAC-2:acc#1" {B(4)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(5)} -pin  "MAC-2:acc#1" {B(5)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(6)} -pin  "MAC-2:acc#1" {B(6)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(7)} -pin  "MAC-2:acc#1" {B(7)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(8)} -pin  "MAC-2:acc#1" {B(8)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(9)} -pin  "MAC-2:acc#1" {B(9)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(10)} -pin  "MAC-2:acc#1" {B(10)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(11)} -pin  "MAC-2:acc#1" {B(11)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(12)} -pin  "MAC-2:acc#1" {B(12)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(13)} -pin  "MAC-2:acc#1" {B(13)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(14)} -pin  "MAC-2:acc#1" {B(14)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(15)} -pin  "MAC-2:acc#1" {B(15)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(16)} -pin  "MAC-2:acc#1" {B(16)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(17)} -pin  "MAC-2:acc#1" {B(17)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(18)} -pin  "MAC-2:acc#1" {B(18)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(19)} -pin  "MAC-2:acc#1" {B(19)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(20)} -pin  "MAC-2:acc#1" {B(20)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(21)} -pin  "MAC-2:acc#1" {B(21)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(22)} -pin  "MAC-2:acc#1" {B(22)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(23)} -pin  "MAC-2:acc#1" {B(23)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(24)} -pin  "MAC-2:acc#1" {B(24)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(25)} -pin  "MAC-2:acc#1" {B(25)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(26)} -pin  "MAC-2:acc#1" {B(26)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(27)} -pin  "MAC-2:acc#1" {B(27)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(28)} -pin  "MAC-2:acc#1" {B(28)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva(29)} -pin  "MAC-2:acc#1" {B(29)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva}
load net {acc(32:3)#1.sva#2(0)} -pin  "MAC-2:acc#1" {Z(0)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(1)} -pin  "MAC-2:acc#1" {Z(1)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(2)} -pin  "MAC-2:acc#1" {Z(2)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(3)} -pin  "MAC-2:acc#1" {Z(3)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(4)} -pin  "MAC-2:acc#1" {Z(4)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(5)} -pin  "MAC-2:acc#1" {Z(5)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(6)} -pin  "MAC-2:acc#1" {Z(6)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(7)} -pin  "MAC-2:acc#1" {Z(7)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(8)} -pin  "MAC-2:acc#1" {Z(8)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(9)} -pin  "MAC-2:acc#1" {Z(9)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(10)} -pin  "MAC-2:acc#1" {Z(10)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(11)} -pin  "MAC-2:acc#1" {Z(11)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(12)} -pin  "MAC-2:acc#1" {Z(12)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(13)} -pin  "MAC-2:acc#1" {Z(13)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(14)} -pin  "MAC-2:acc#1" {Z(14)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(15)} -pin  "MAC-2:acc#1" {Z(15)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(16)} -pin  "MAC-2:acc#1" {Z(16)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(17)} -pin  "MAC-2:acc#1" {Z(17)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(18)} -pin  "MAC-2:acc#1" {Z(18)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(19)} -pin  "MAC-2:acc#1" {Z(19)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(20)} -pin  "MAC-2:acc#1" {Z(20)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(21)} -pin  "MAC-2:acc#1" {Z(21)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(22)} -pin  "MAC-2:acc#1" {Z(22)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(23)} -pin  "MAC-2:acc#1" {Z(23)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(24)} -pin  "MAC-2:acc#1" {Z(24)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(25)} -pin  "MAC-2:acc#1" {Z(25)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(26)} -pin  "MAC-2:acc#1" {Z(26)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(27)} -pin  "MAC-2:acc#1" {Z(27)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(28)} -pin  "MAC-2:acc#1" {Z(28)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load net {acc(32:3)#1.sva#2(29)} -pin  "MAC-2:acc#1" {Z(29)} -attr vt d -attr @path {/fir/fir:core/acc(32:3)#1.sva#2}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-324 -attr oid 321 -attr @path {/fir/fir:core/nor} -attr area 0.355354 -attr delay 1.267891 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor" {A0(0)} -attr @path {/fir/fir:core/slc(fsm_output)(5)#1.itm}
load net {fsm_output(0)} -pin  "nor" {A1(0)} -attr @path {/fir/fir:core/slc(fsm_output)(0)#3.itm}
load net {or.tmp#85} -pin  "nor" {Z(0)} -attr @path {/fir/fir:core/or.tmp#85}
load inst "coeffs:coeffs:not" "not(1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-325 -attr oid 322 -attr @path {/fir/fir:core/coeffs:coeffs:not} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "coeffs:coeffs:not" {A(0)} -attr @path {/fir/fir:core/slc(fsm_output)(2)#3.itm}
load net {coeffs:coeffs:not.itm} -pin  "coeffs:coeffs:not" {Z(0)} -attr @path {/fir/fir:core/coeffs:coeffs:not.itm}
load inst "or#108" "or(2,1)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-326 -attr oid 323 -attr @path {/fir/fir:core/or#108} -attr area 0.355354 -attr delay 1.267891 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_or(1,2)"
load net {fsm_output(2)} -pin  "or#108" {A0(0)} -attr @path {/fir/fir:core/slc(fsm_output)(2)#1.itm}
load net {fsm_output(1)} -pin  "or#108" {A1(0)} -attr @path {/fir/fir:core/slc(fsm_output)(1)#3.itm}
load net {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -pin  "or#108" {Z(0)} -attr @path {/fir/fir:core/coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d}
load inst "MAC:mux" "mux(2,16)" "INTERFACE" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-327 -attr oid 324 -attr vt d -attr @path {/fir/fir:core/MAC:mux} -attr area 8.136296 -attr delay 1.312106 -attr qmod "mgc_Altera-Cyclone-V-6_beh.mgc_mux(16,1,2)"
load net {MAC-2:MAC:mux.itm(0)} -pin  "MAC:mux" {A0(0)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(1)} -pin  "MAC:mux" {A0(1)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(2)} -pin  "MAC:mux" {A0(2)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(3)} -pin  "MAC:mux" {A0(3)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(4)} -pin  "MAC:mux" {A0(4)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(5)} -pin  "MAC:mux" {A0(5)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(6)} -pin  "MAC:mux" {A0(6)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(7)} -pin  "MAC:mux" {A0(7)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(8)} -pin  "MAC:mux" {A0(8)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(9)} -pin  "MAC:mux" {A0(9)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(10)} -pin  "MAC:mux" {A0(10)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(11)} -pin  "MAC:mux" {A0(11)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(12)} -pin  "MAC:mux" {A0(12)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(13)} -pin  "MAC:mux" {A0(13)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(14)} -pin  "MAC:mux" {A0(14)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-2:MAC:mux.itm(15)} -pin  "MAC:mux" {A0(15)} -attr vt d -attr @path {/fir/fir:core/MAC-2:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(0)} -pin  "MAC:mux" {A1(0)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(1)} -pin  "MAC:mux" {A1(1)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(2)} -pin  "MAC:mux" {A1(2)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(3)} -pin  "MAC:mux" {A1(3)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(4)} -pin  "MAC:mux" {A1(4)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(5)} -pin  "MAC:mux" {A1(5)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(6)} -pin  "MAC:mux" {A1(6)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(7)} -pin  "MAC:mux" {A1(7)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(8)} -pin  "MAC:mux" {A1(8)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(9)} -pin  "MAC:mux" {A1(9)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(10)} -pin  "MAC:mux" {A1(10)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(11)} -pin  "MAC:mux" {A1(11)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(12)} -pin  "MAC:mux" {A1(12)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(13)} -pin  "MAC:mux" {A1(13)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(14)} -pin  "MAC:mux" {A1(14)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {MAC-1:MAC:mux.itm(15)} -pin  "MAC:mux" {A1(15)} -attr vt d -attr @path {/fir/fir:core/MAC-1:MAC:mux.itm}
load net {fsm_output(3)} -pin  "MAC:mux" {S(0)} -attr @path {/fir/fir:core/slc(fsm_output)(3)#2.itm}
load net {MAC:mux.itm(0)} -pin  "MAC:mux" {Z(0)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(1)} -pin  "MAC:mux" {Z(1)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(2)} -pin  "MAC:mux" {Z(2)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(3)} -pin  "MAC:mux" {Z(3)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(4)} -pin  "MAC:mux" {Z(4)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(5)} -pin  "MAC:mux" {Z(5)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(6)} -pin  "MAC:mux" {Z(6)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(7)} -pin  "MAC:mux" {Z(7)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(8)} -pin  "MAC:mux" {Z(8)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(9)} -pin  "MAC:mux" {Z(9)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(10)} -pin  "MAC:mux" {Z(10)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(11)} -pin  "MAC:mux" {Z(11)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(12)} -pin  "MAC:mux" {Z(12)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(13)} -pin  "MAC:mux" {Z(13)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(14)} -pin  "MAC:mux" {Z(14)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
load net {MAC:mux.itm(15)} -pin  "MAC:mux" {Z(15)} -attr vt d -attr @path {/fir/fir:core/MAC:mux.itm}
### END MODULE 

module new "fir" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-328 -attr oid 325 -attr vt d -attr @path {/fir/clk}
load port {rst} input -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-329 -attr oid 326 -attr vt d -attr @path {/fir/rst}
load portBus coeffs:rsc.radr(4:0) output 5 {coeffs:rsc.radr(4)} {coeffs:rsc.radr(3)} {coeffs:rsc.radr(2)} {coeffs:rsc.radr(1)} {coeffs:rsc.radr(0)} -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-330 -attr oid 327 -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load portBus coeffs:rsc.q(15:0) input 16 {coeffs:rsc.q(15)} {coeffs:rsc.q(14)} {coeffs:rsc.q(13)} {coeffs:rsc.q(12)} {coeffs:rsc.q(11)} {coeffs:rsc.q(10)} {coeffs:rsc.q(9)} {coeffs:rsc.q(8)} {coeffs:rsc.q(7)} {coeffs:rsc.q(6)} {coeffs:rsc.q(5)} {coeffs:rsc.q(4)} {coeffs:rsc.q(3)} {coeffs:rsc.q(2)} {coeffs:rsc.q(1)} {coeffs:rsc.q(0)} -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-331 -attr oid 328 -attr vt d -attr @path {/fir/coeffs:rsc.q}
load port {coeffs:rsc.triosy.lz} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-332 -attr oid 329 -attr vt d -attr @path {/fir/coeffs:rsc.triosy.lz}
load portBus in1:rsc.dat(15:0) input 16 {in1:rsc.dat(15)} {in1:rsc.dat(14)} {in1:rsc.dat(13)} {in1:rsc.dat(12)} {in1:rsc.dat(11)} {in1:rsc.dat(10)} {in1:rsc.dat(9)} {in1:rsc.dat(8)} {in1:rsc.dat(7)} {in1:rsc.dat(6)} {in1:rsc.dat(5)} {in1:rsc.dat(4)} {in1:rsc.dat(3)} {in1:rsc.dat(2)} {in1:rsc.dat(1)} {in1:rsc.dat(0)} -symbol left_portin noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-333 -attr oid 330 -attr vt d -attr @path {/fir/in1:rsc.dat}
load port {in1:rsc.triosy.lz} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-334 -attr oid 331 -attr vt d -attr @path {/fir/in1:rsc.triosy.lz}
load portBus out1:rsc.dat(15:0) output 16 {out1:rsc.dat(15)} {out1:rsc.dat(14)} {out1:rsc.dat(13)} {out1:rsc.dat(12)} {out1:rsc.dat(11)} {out1:rsc.dat(10)} {out1:rsc.dat(9)} {out1:rsc.dat(8)} {out1:rsc.dat(7)} {out1:rsc.dat(6)} {out1:rsc.dat(5)} {out1:rsc.dat(4)} {out1:rsc.dat(3)} {out1:rsc.dat(2)} {out1:rsc.dat(1)} {out1:rsc.dat(0)} -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-335 -attr oid 332 -attr vt d -attr @path {/fir/out1:rsc.dat}
load port {out1:rsc.triosy.lz} output -symbol right_portout noname -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-336 -attr oid 333 -attr vt d -attr @path {/fir/out1:rsc.triosy.lz}
load symbol "fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen" "orig" GEN \
 fillcolor 1 \
     portBus q(15:0) input 16 {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr(4:0) output 5 {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     port {clk} input \
     portBus radr_d(4:0) input 5 {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     portBus q_d(15:0) output 16 {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \
     port {rport_r_ram_ir_internal_RMASK_B_d} input \

load symbol "fir:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {coeffs:rsc.triosy.lz} output \
     portBus in1:rsc.dat(15:0) input 16 {in1:rsc.dat(15)} {in1:rsc.dat(14)} {in1:rsc.dat(13)} {in1:rsc.dat(12)} {in1:rsc.dat(11)} {in1:rsc.dat(10)} {in1:rsc.dat(9)} {in1:rsc.dat(8)} {in1:rsc.dat(7)} {in1:rsc.dat(6)} {in1:rsc.dat(5)} {in1:rsc.dat(4)} {in1:rsc.dat(3)} {in1:rsc.dat(2)} {in1:rsc.dat(1)} {in1:rsc.dat(0)} \
     port {in1:rsc.triosy.lz} output \
     portBus out1:rsc.dat(15:0) output 16 {out1:rsc.dat(15)} {out1:rsc.dat(14)} {out1:rsc.dat(13)} {out1:rsc.dat(12)} {out1:rsc.dat(11)} {out1:rsc.dat(10)} {out1:rsc.dat(9)} {out1:rsc.dat(8)} {out1:rsc.dat(7)} {out1:rsc.dat(6)} {out1:rsc.dat(5)} {out1:rsc.dat(4)} {out1:rsc.dat(3)} {out1:rsc.dat(2)} {out1:rsc.dat(1)} {out1:rsc.dat(0)} \
     port {out1:rsc.triosy.lz} output \
     portBus coeffs:rsci.radr_d(4:0) output 5 {coeffs:rsci.radr_d(4)} {coeffs:rsci.radr_d(3)} {coeffs:rsci.radr_d(2)} {coeffs:rsci.radr_d(1)} {coeffs:rsci.radr_d(0)} \
     portBus coeffs:rsci.q_d(15:0) input 16 {coeffs:rsci.q_d(15)} {coeffs:rsci.q_d(14)} {coeffs:rsci.q_d(13)} {coeffs:rsci.q_d(12)} {coeffs:rsci.q_d(11)} {coeffs:rsci.q_d(10)} {coeffs:rsci.q_d(9)} {coeffs:rsci.q_d(8)} {coeffs:rsci.q_d(7)} {coeffs:rsci.q_d(6)} {coeffs:rsci.q_d(5)} {coeffs:rsci.q_d(4)} {coeffs:rsci.q_d(3)} {coeffs:rsci.q_d(2)} {coeffs:rsci.q_d(1)} {coeffs:rsci.q_d(0)} \
     port {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} output \

load net {coeffs:rsci.radr_d(0)} -attr vt d
load net {coeffs:rsci.radr_d(1)} -attr vt d
load net {coeffs:rsci.radr_d(2)} -attr vt d
load net {coeffs:rsci.radr_d(3)} -attr vt d
load net {coeffs:rsci.radr_d(4)} -attr vt d
load netBundle {coeffs:rsci.radr_d} 5 {coeffs:rsci.radr_d(0)} {coeffs:rsci.radr_d(1)} {coeffs:rsci.radr_d(2)} {coeffs:rsci.radr_d(3)} {coeffs:rsci.radr_d(4)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-337 -attr oid 334 -attr vt d -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.q_d(0)} -attr vt d
load net {coeffs:rsci.q_d(1)} -attr vt d
load net {coeffs:rsci.q_d(2)} -attr vt d
load net {coeffs:rsci.q_d(3)} -attr vt d
load net {coeffs:rsci.q_d(4)} -attr vt d
load net {coeffs:rsci.q_d(5)} -attr vt d
load net {coeffs:rsci.q_d(6)} -attr vt d
load net {coeffs:rsci.q_d(7)} -attr vt d
load net {coeffs:rsci.q_d(8)} -attr vt d
load net {coeffs:rsci.q_d(9)} -attr vt d
load net {coeffs:rsci.q_d(10)} -attr vt d
load net {coeffs:rsci.q_d(11)} -attr vt d
load net {coeffs:rsci.q_d(12)} -attr vt d
load net {coeffs:rsci.q_d(13)} -attr vt d
load net {coeffs:rsci.q_d(14)} -attr vt d
load net {coeffs:rsci.q_d(15)} -attr vt d
load netBundle {coeffs:rsci.q_d} 16 {coeffs:rsci.q_d(0)} {coeffs:rsci.q_d(1)} {coeffs:rsci.q_d(2)} {coeffs:rsci.q_d(3)} {coeffs:rsci.q_d(4)} {coeffs:rsci.q_d(5)} {coeffs:rsci.q_d(6)} {coeffs:rsci.q_d(7)} {coeffs:rsci.q_d(8)} {coeffs:rsci.q_d(9)} {coeffs:rsci.q_d(10)} {coeffs:rsci.q_d(11)} {coeffs:rsci.q_d(12)} {coeffs:rsci.q_d(13)} {coeffs:rsci.q_d(14)} {coeffs:rsci.q_d(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-338 -attr oid 335 -attr vt d -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-339 -attr oid 336 -attr vt d
load net {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-340 -attr oid 337 -attr vt d
load net {clk} -port {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-341 -attr oid 338 -attr vt d
load net {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-342 -attr oid 339 -attr vt d
load net {rst} -port {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-343 -attr oid 340 -attr vt d
load net {coeffs:rsc.radr(0)} -attr vt d
load net {coeffs:rsc.radr(1)} -attr vt d
load net {coeffs:rsc.radr(2)} -attr vt d
load net {coeffs:rsc.radr(3)} -attr vt d
load net {coeffs:rsc.radr(4)} -attr vt d
load netBundle {coeffs:rsc.radr} 5 {coeffs:rsc.radr(0)} {coeffs:rsc.radr(1)} {coeffs:rsc.radr(2)} {coeffs:rsc.radr(3)} {coeffs:rsc.radr(4)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-344 -attr oid 341 -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(0)} -port {coeffs:rsc.radr(0)} -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(1)} -port {coeffs:rsc.radr(1)} -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(2)} -port {coeffs:rsc.radr(2)} -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(3)} -port {coeffs:rsc.radr(3)} -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(4)} -port {coeffs:rsc.radr(4)} -attr vt d -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.q(0)} -attr vt d
load net {coeffs:rsc.q(1)} -attr vt d
load net {coeffs:rsc.q(2)} -attr vt d
load net {coeffs:rsc.q(3)} -attr vt d
load net {coeffs:rsc.q(4)} -attr vt d
load net {coeffs:rsc.q(5)} -attr vt d
load net {coeffs:rsc.q(6)} -attr vt d
load net {coeffs:rsc.q(7)} -attr vt d
load net {coeffs:rsc.q(8)} -attr vt d
load net {coeffs:rsc.q(9)} -attr vt d
load net {coeffs:rsc.q(10)} -attr vt d
load net {coeffs:rsc.q(11)} -attr vt d
load net {coeffs:rsc.q(12)} -attr vt d
load net {coeffs:rsc.q(13)} -attr vt d
load net {coeffs:rsc.q(14)} -attr vt d
load net {coeffs:rsc.q(15)} -attr vt d
load netBundle {coeffs:rsc.q} 16 {coeffs:rsc.q(0)} {coeffs:rsc.q(1)} {coeffs:rsc.q(2)} {coeffs:rsc.q(3)} {coeffs:rsc.q(4)} {coeffs:rsc.q(5)} {coeffs:rsc.q(6)} {coeffs:rsc.q(7)} {coeffs:rsc.q(8)} {coeffs:rsc.q(9)} {coeffs:rsc.q(10)} {coeffs:rsc.q(11)} {coeffs:rsc.q(12)} {coeffs:rsc.q(13)} {coeffs:rsc.q(14)} {coeffs:rsc.q(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-345 -attr oid 342 -attr vt d -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(0)} -port {coeffs:rsc.q(0)} -attr vt d
load net {coeffs:rsc.q(1)} -port {coeffs:rsc.q(1)} -attr vt d
load net {coeffs:rsc.q(2)} -port {coeffs:rsc.q(2)} -attr vt d
load net {coeffs:rsc.q(3)} -port {coeffs:rsc.q(3)} -attr vt d
load net {coeffs:rsc.q(4)} -port {coeffs:rsc.q(4)} -attr vt d
load net {coeffs:rsc.q(5)} -port {coeffs:rsc.q(5)} -attr vt d
load net {coeffs:rsc.q(6)} -port {coeffs:rsc.q(6)} -attr vt d
load net {coeffs:rsc.q(7)} -port {coeffs:rsc.q(7)} -attr vt d
load net {coeffs:rsc.q(8)} -port {coeffs:rsc.q(8)} -attr vt d
load net {coeffs:rsc.q(9)} -port {coeffs:rsc.q(9)} -attr vt d
load net {coeffs:rsc.q(10)} -port {coeffs:rsc.q(10)} -attr vt d
load net {coeffs:rsc.q(11)} -port {coeffs:rsc.q(11)} -attr vt d
load net {coeffs:rsc.q(12)} -port {coeffs:rsc.q(12)} -attr vt d
load net {coeffs:rsc.q(13)} -port {coeffs:rsc.q(13)} -attr vt d
load net {coeffs:rsc.q(14)} -port {coeffs:rsc.q(14)} -attr vt d
load net {coeffs:rsc.q(15)} -port {coeffs:rsc.q(15)} -attr vt d
load netBundle {coeffs:rsc.q} 16 {coeffs:rsc.q(0)} {coeffs:rsc.q(1)} {coeffs:rsc.q(2)} {coeffs:rsc.q(3)} {coeffs:rsc.q(4)} {coeffs:rsc.q(5)} {coeffs:rsc.q(6)} {coeffs:rsc.q(7)} {coeffs:rsc.q(8)} {coeffs:rsc.q(9)} {coeffs:rsc.q(10)} {coeffs:rsc.q(11)} {coeffs:rsc.q(12)} {coeffs:rsc.q(13)} {coeffs:rsc.q(14)} {coeffs:rsc.q(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-346 -attr oid 343 -attr vt d -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-347 -attr oid 344 -attr vt d
load net {coeffs:rsc.triosy.lz} -port {coeffs:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-348 -attr oid 345 -attr vt d -attr @path {/fir/coeffs:rsc.triosy.lz}
load net {in1:rsc.dat(0)} -attr vt d
load net {in1:rsc.dat(1)} -attr vt d
load net {in1:rsc.dat(2)} -attr vt d
load net {in1:rsc.dat(3)} -attr vt d
load net {in1:rsc.dat(4)} -attr vt d
load net {in1:rsc.dat(5)} -attr vt d
load net {in1:rsc.dat(6)} -attr vt d
load net {in1:rsc.dat(7)} -attr vt d
load net {in1:rsc.dat(8)} -attr vt d
load net {in1:rsc.dat(9)} -attr vt d
load net {in1:rsc.dat(10)} -attr vt d
load net {in1:rsc.dat(11)} -attr vt d
load net {in1:rsc.dat(12)} -attr vt d
load net {in1:rsc.dat(13)} -attr vt d
load net {in1:rsc.dat(14)} -attr vt d
load net {in1:rsc.dat(15)} -attr vt d
load netBundle {in1:rsc.dat} 16 {in1:rsc.dat(0)} {in1:rsc.dat(1)} {in1:rsc.dat(2)} {in1:rsc.dat(3)} {in1:rsc.dat(4)} {in1:rsc.dat(5)} {in1:rsc.dat(6)} {in1:rsc.dat(7)} {in1:rsc.dat(8)} {in1:rsc.dat(9)} {in1:rsc.dat(10)} {in1:rsc.dat(11)} {in1:rsc.dat(12)} {in1:rsc.dat(13)} {in1:rsc.dat(14)} {in1:rsc.dat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-349 -attr oid 346 -attr vt d -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(0)} -port {in1:rsc.dat(0)} -attr vt d
load net {in1:rsc.dat(1)} -port {in1:rsc.dat(1)} -attr vt d
load net {in1:rsc.dat(2)} -port {in1:rsc.dat(2)} -attr vt d
load net {in1:rsc.dat(3)} -port {in1:rsc.dat(3)} -attr vt d
load net {in1:rsc.dat(4)} -port {in1:rsc.dat(4)} -attr vt d
load net {in1:rsc.dat(5)} -port {in1:rsc.dat(5)} -attr vt d
load net {in1:rsc.dat(6)} -port {in1:rsc.dat(6)} -attr vt d
load net {in1:rsc.dat(7)} -port {in1:rsc.dat(7)} -attr vt d
load net {in1:rsc.dat(8)} -port {in1:rsc.dat(8)} -attr vt d
load net {in1:rsc.dat(9)} -port {in1:rsc.dat(9)} -attr vt d
load net {in1:rsc.dat(10)} -port {in1:rsc.dat(10)} -attr vt d
load net {in1:rsc.dat(11)} -port {in1:rsc.dat(11)} -attr vt d
load net {in1:rsc.dat(12)} -port {in1:rsc.dat(12)} -attr vt d
load net {in1:rsc.dat(13)} -port {in1:rsc.dat(13)} -attr vt d
load net {in1:rsc.dat(14)} -port {in1:rsc.dat(14)} -attr vt d
load net {in1:rsc.dat(15)} -port {in1:rsc.dat(15)} -attr vt d
load netBundle {in1:rsc.dat} 16 {in1:rsc.dat(0)} {in1:rsc.dat(1)} {in1:rsc.dat(2)} {in1:rsc.dat(3)} {in1:rsc.dat(4)} {in1:rsc.dat(5)} {in1:rsc.dat(6)} {in1:rsc.dat(7)} {in1:rsc.dat(8)} {in1:rsc.dat(9)} {in1:rsc.dat(10)} {in1:rsc.dat(11)} {in1:rsc.dat(12)} {in1:rsc.dat(13)} {in1:rsc.dat(14)} {in1:rsc.dat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-350 -attr oid 347 -attr vt d -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-351 -attr oid 348 -attr vt d
load net {in1:rsc.triosy.lz} -port {in1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-352 -attr oid 349 -attr vt d -attr @path {/fir/in1:rsc.triosy.lz}
load net {out1:rsc.dat(0)} -attr vt d
load net {out1:rsc.dat(1)} -attr vt d
load net {out1:rsc.dat(2)} -attr vt d
load net {out1:rsc.dat(3)} -attr vt d
load net {out1:rsc.dat(4)} -attr vt d
load net {out1:rsc.dat(5)} -attr vt d
load net {out1:rsc.dat(6)} -attr vt d
load net {out1:rsc.dat(7)} -attr vt d
load net {out1:rsc.dat(8)} -attr vt d
load net {out1:rsc.dat(9)} -attr vt d
load net {out1:rsc.dat(10)} -attr vt d
load net {out1:rsc.dat(11)} -attr vt d
load net {out1:rsc.dat(12)} -attr vt d
load net {out1:rsc.dat(13)} -attr vt d
load net {out1:rsc.dat(14)} -attr vt d
load net {out1:rsc.dat(15)} -attr vt d
load netBundle {out1:rsc.dat} 16 {out1:rsc.dat(0)} {out1:rsc.dat(1)} {out1:rsc.dat(2)} {out1:rsc.dat(3)} {out1:rsc.dat(4)} {out1:rsc.dat(5)} {out1:rsc.dat(6)} {out1:rsc.dat(7)} {out1:rsc.dat(8)} {out1:rsc.dat(9)} {out1:rsc.dat(10)} {out1:rsc.dat(11)} {out1:rsc.dat(12)} {out1:rsc.dat(13)} {out1:rsc.dat(14)} {out1:rsc.dat(15)} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-353 -attr oid 350 -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(0)} -port {out1:rsc.dat(0)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(1)} -port {out1:rsc.dat(1)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(2)} -port {out1:rsc.dat(2)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(3)} -port {out1:rsc.dat(3)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(4)} -port {out1:rsc.dat(4)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(5)} -port {out1:rsc.dat(5)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(6)} -port {out1:rsc.dat(6)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(7)} -port {out1:rsc.dat(7)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(8)} -port {out1:rsc.dat(8)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(9)} -port {out1:rsc.dat(9)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(10)} -port {out1:rsc.dat(10)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(11)} -port {out1:rsc.dat(11)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(12)} -port {out1:rsc.dat(12)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(13)} -port {out1:rsc.dat(13)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(14)} -port {out1:rsc.dat(14)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(15)} -port {out1:rsc.dat(15)} -attr vt d -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-354 -attr oid 351 -attr vt d
load net {out1:rsc.triosy.lz} -port {out1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-355 -attr oid 352 -attr vt d -attr @path {/fir/out1:rsc.triosy.lz}
load inst "coeffs:rsci" "fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen" "orig" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-356 -attr oid 353 -attr vt dc -attr @path {/fir/coeffs:rsci} -attr hier "/fir/fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen"
load net {coeffs:rsc.q(0)} -pin  "coeffs:rsci" {q(0)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(1)} -pin  "coeffs:rsci" {q(1)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(2)} -pin  "coeffs:rsci" {q(2)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(3)} -pin  "coeffs:rsci" {q(3)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(4)} -pin  "coeffs:rsci" {q(4)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(5)} -pin  "coeffs:rsci" {q(5)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(6)} -pin  "coeffs:rsci" {q(6)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(7)} -pin  "coeffs:rsci" {q(7)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(8)} -pin  "coeffs:rsci" {q(8)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(9)} -pin  "coeffs:rsci" {q(9)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(10)} -pin  "coeffs:rsci" {q(10)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(11)} -pin  "coeffs:rsci" {q(11)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(12)} -pin  "coeffs:rsci" {q(12)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(13)} -pin  "coeffs:rsci" {q(13)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(14)} -pin  "coeffs:rsci" {q(14)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.q(15)} -pin  "coeffs:rsci" {q(15)} -attr vt dc -attr @path {/fir/coeffs:rsc.q}
load net {coeffs:rsc.radr(0)} -pin  "coeffs:rsci" {radr(0)} -attr vt dc -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(1)} -pin  "coeffs:rsci" {radr(1)} -attr vt dc -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(2)} -pin  "coeffs:rsci" {radr(2)} -attr vt dc -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(3)} -pin  "coeffs:rsci" {radr(3)} -attr vt dc -attr @path {/fir/coeffs:rsc.radr}
load net {coeffs:rsc.radr(4)} -pin  "coeffs:rsci" {radr(4)} -attr vt dc -attr @path {/fir/coeffs:rsc.radr}
load net {clk} -pin  "coeffs:rsci" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-357 -attr oid 354 -attr vt dc -attr @path {/fir/clk}
load net {coeffs:rsci.radr_d(0)} -pin  "coeffs:rsci" {radr_d(0)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(1)} -pin  "coeffs:rsci" {radr_d(1)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(2)} -pin  "coeffs:rsci" {radr_d(2)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(3)} -pin  "coeffs:rsci" {radr_d(3)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(4)} -pin  "coeffs:rsci" {radr_d(4)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.q_d(0)} -pin  "coeffs:rsci" {q_d(0)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(1)} -pin  "coeffs:rsci" {q_d(1)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(2)} -pin  "coeffs:rsci" {q_d(2)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(3)} -pin  "coeffs:rsci" {q_d(3)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(4)} -pin  "coeffs:rsci" {q_d(4)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(5)} -pin  "coeffs:rsci" {q_d(5)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(6)} -pin  "coeffs:rsci" {q_d(6)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(7)} -pin  "coeffs:rsci" {q_d(7)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(8)} -pin  "coeffs:rsci" {q_d(8)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(9)} -pin  "coeffs:rsci" {q_d(9)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(10)} -pin  "coeffs:rsci" {q_d(10)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(11)} -pin  "coeffs:rsci" {q_d(11)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(12)} -pin  "coeffs:rsci" {q_d(12)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(13)} -pin  "coeffs:rsci" {q_d(13)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(14)} -pin  "coeffs:rsci" {q_d(14)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(15)} -pin  "coeffs:rsci" {q_d(15)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -pin  "coeffs:rsci" {rport_r_ram_ir_internal_RMASK_B_d} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-358 -attr oid 355 -attr vt dc -attr @path {/fir/coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d}
load inst "fir:core:inst" "fir:core" "orig" -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-359 -attr oid 356 -attr vt dc -attr @path {/fir/fir:core:inst} -attr area 533.778776 -attr delay 6.375833 -attr hier "/fir/fir:core"
load net {clk} -pin  "fir:core:inst" {clk} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-360 -attr oid 357 -attr vt dc -attr @path {/fir/clk}
load net {rst} -pin  "fir:core:inst" {rst} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-361 -attr oid 358 -attr vt dc -attr @path {/fir/rst}
load net {coeffs:rsc.triosy.lz} -pin  "fir:core:inst" {coeffs:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-362 -attr oid 359 -attr vt dc -attr @path {/fir/coeffs:rsc.triosy.lz}
load net {in1:rsc.dat(0)} -pin  "fir:core:inst" {in1:rsc.dat(0)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(1)} -pin  "fir:core:inst" {in1:rsc.dat(1)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(2)} -pin  "fir:core:inst" {in1:rsc.dat(2)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(3)} -pin  "fir:core:inst" {in1:rsc.dat(3)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(4)} -pin  "fir:core:inst" {in1:rsc.dat(4)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(5)} -pin  "fir:core:inst" {in1:rsc.dat(5)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(6)} -pin  "fir:core:inst" {in1:rsc.dat(6)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(7)} -pin  "fir:core:inst" {in1:rsc.dat(7)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(8)} -pin  "fir:core:inst" {in1:rsc.dat(8)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(9)} -pin  "fir:core:inst" {in1:rsc.dat(9)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(10)} -pin  "fir:core:inst" {in1:rsc.dat(10)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(11)} -pin  "fir:core:inst" {in1:rsc.dat(11)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(12)} -pin  "fir:core:inst" {in1:rsc.dat(12)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(13)} -pin  "fir:core:inst" {in1:rsc.dat(13)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(14)} -pin  "fir:core:inst" {in1:rsc.dat(14)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.dat(15)} -pin  "fir:core:inst" {in1:rsc.dat(15)} -attr vt dc -attr @path {/fir/in1:rsc.dat}
load net {in1:rsc.triosy.lz} -pin  "fir:core:inst" {in1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-363 -attr oid 360 -attr vt dc -attr @path {/fir/in1:rsc.triosy.lz}
load net {out1:rsc.dat(0)} -pin  "fir:core:inst" {out1:rsc.dat(0)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(1)} -pin  "fir:core:inst" {out1:rsc.dat(1)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(2)} -pin  "fir:core:inst" {out1:rsc.dat(2)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(3)} -pin  "fir:core:inst" {out1:rsc.dat(3)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(4)} -pin  "fir:core:inst" {out1:rsc.dat(4)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(5)} -pin  "fir:core:inst" {out1:rsc.dat(5)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(6)} -pin  "fir:core:inst" {out1:rsc.dat(6)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(7)} -pin  "fir:core:inst" {out1:rsc.dat(7)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(8)} -pin  "fir:core:inst" {out1:rsc.dat(8)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(9)} -pin  "fir:core:inst" {out1:rsc.dat(9)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(10)} -pin  "fir:core:inst" {out1:rsc.dat(10)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(11)} -pin  "fir:core:inst" {out1:rsc.dat(11)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(12)} -pin  "fir:core:inst" {out1:rsc.dat(12)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(13)} -pin  "fir:core:inst" {out1:rsc.dat(13)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(14)} -pin  "fir:core:inst" {out1:rsc.dat(14)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.dat(15)} -pin  "fir:core:inst" {out1:rsc.dat(15)} -attr vt dc -attr @path {/fir/out1:rsc.dat}
load net {out1:rsc.triosy.lz} -pin  "fir:core:inst" {out1:rsc.triosy.lz} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-364 -attr oid 361 -attr vt dc -attr @path {/fir/out1:rsc.triosy.lz}
load net {coeffs:rsci.radr_d(0)} -pin  "fir:core:inst" {coeffs:rsci.radr_d(0)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(1)} -pin  "fir:core:inst" {coeffs:rsci.radr_d(1)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(2)} -pin  "fir:core:inst" {coeffs:rsci.radr_d(2)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(3)} -pin  "fir:core:inst" {coeffs:rsci.radr_d(3)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.radr_d(4)} -pin  "fir:core:inst" {coeffs:rsci.radr_d(4)} -attr vt dc -attr @path {/fir/coeffs:rsci.radr_d}
load net {coeffs:rsci.q_d(0)} -pin  "fir:core:inst" {coeffs:rsci.q_d(0)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(1)} -pin  "fir:core:inst" {coeffs:rsci.q_d(1)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(2)} -pin  "fir:core:inst" {coeffs:rsci.q_d(2)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(3)} -pin  "fir:core:inst" {coeffs:rsci.q_d(3)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(4)} -pin  "fir:core:inst" {coeffs:rsci.q_d(4)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(5)} -pin  "fir:core:inst" {coeffs:rsci.q_d(5)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(6)} -pin  "fir:core:inst" {coeffs:rsci.q_d(6)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(7)} -pin  "fir:core:inst" {coeffs:rsci.q_d(7)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(8)} -pin  "fir:core:inst" {coeffs:rsci.q_d(8)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(9)} -pin  "fir:core:inst" {coeffs:rsci.q_d(9)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(10)} -pin  "fir:core:inst" {coeffs:rsci.q_d(10)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(11)} -pin  "fir:core:inst" {coeffs:rsci.q_d(11)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(12)} -pin  "fir:core:inst" {coeffs:rsci.q_d(12)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(13)} -pin  "fir:core:inst" {coeffs:rsci.q_d(13)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(14)} -pin  "fir:core:inst" {coeffs:rsci.q_d(14)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.q_d(15)} -pin  "fir:core:inst" {coeffs:rsci.q_d(15)} -attr vt dc -attr @path {/fir/coeffs:rsci.q_d}
load net {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -pin  "fir:core:inst" {coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d} -attr xrf d9232729-961f-4416-9fbc-f9a37b27ae1a-365 -attr oid 362 -attr vt dc -attr @path {/fir/coeffs:rsci.rport_r_ram_ir_internal_RMASK_B_d}
### END MODULE 

