INFO: [VRFC 10-163] Analyzing VHDL file "U:/cpre488/Labs/MP-1/ip_repo/edit_axi_ppm_v1_0.srcs/sources_1/new/FSM_capture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_capture'
