Flow report for ladder_fpga
Thu May 29 07:13:43 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. EDA Netlist Writer Summary
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Thu May 29 07:13:42 2014 ;
; Revision Name                         ; ladder_fpga                           ;
; Top-level Entity Name                 ; ladder_fpga                           ;
; Family                                ; Cyclone III                           ;
; Simulation Files Creation             ; Successful                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
; Resynthesis Files Creation            ; Successful                            ;
+---------------------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Thu May 29 07:13:42 2014    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; ladder_fpga                              ;
; Top-level Entity Name              ; ladder_fpga                              ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C16F484C6                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,480 / 15,408 ( 10 % )                  ;
;     Total combinational functions  ; 857 / 15,408 ( 6 % )                     ;
;     Dedicated logic registers      ; 1,014 / 15,408 ( 7 % )                   ;
; Total registers                    ; 1031                                     ;
; Total pins                         ; 293 / 347 ( 84 % )                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 672 / 516,096 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                           ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/29/2014 07:11:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; ladder_fpga         ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                             ;
+---------------------------------------------------+------------------------------------+---------------+-----------------+-----------------------------------+
; Assignment Name                                   ; Value                              ; Default Value ; Entity Name     ; Section Id                        ;
+---------------------------------------------------+------------------------------------+---------------+-----------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                             ; 264414487865654.140137271018200    ; --            ; --              ; --                                ;
; ECO_OPTIMIZE_TIMING                               ; On                                 ; Off           ; --              ; --                                ;
; ECO_REGENERATE_REPORT                             ; On                                 ; Off           ; --              ; --                                ;
; EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL            ; IBIS (Signal Integrity)            ; <None>        ; --              ; --                                ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                   ; SYNPLIFY                           ; <None>        ; --              ; --                                ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                   ; Synplify Pro                       ; <None>        ; ladder_fpga.vqm ; --                                ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT ; On                                 ; --            ; --              ; eda_simulation                    ;
; EDA_IBIS_MODEL_SELECTOR                           ; On                                 ; --            ; --              ; eda_board_design_signal_integrity ;
; EDA_INPUT_DATA_FORMAT                             ; Vqm                                ; --            ; ladder_fpga.vqm ; eda_design_synthesis              ;
; EDA_INPUT_GND_NAME                                ; Gnd                                ; --            ; ladder_fpga.vqm ; eda_design_synthesis              ;
; EDA_INPUT_VCC_NAME                                ; Vcc                                ; --            ; ladder_fpga.vqm ; eda_design_synthesis              ;
; EDA_LMF_FILE                                      ; synplcty.lmf                       ; --            ; --              ; eda_design_synthesis              ;
; EDA_LMF_FILE                                      ; synplcty.lmf                       ; --            ; ladder_fpga.vqm ; eda_design_synthesis              ;
; EDA_OUTPUT_DATA_FORMAT                            ; Vhdl                               ; --            ; --              ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                            ; None                               ; --            ; --              ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                            ; Ibis                               ; --            ; --              ; eda_board_design_signal_integrity ;
; EDA_RESYNTHESIS_TOOL                              ; SYNPLIFY PREMIER                   ; <None>        ; --              ; --                                ;
; EDA_RUN_TOOL_AUTOMATICALLY                        ; Off                                ; --            ; ladder_fpga.vqm ; eda_design_synthesis              ;
; EDA_SHOW_LMF_MAPPING_MESSAGES                     ; Off                                ; --            ; ladder_fpga.vqm ; eda_design_synthesis              ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (VHDL)             ; <None>        ; --              ; --                                ;
; ENABLE_CLOCK_LATENCY                              ; On                                 ; Off           ; --              ; --                                ;
; FITTER_EFFORT                                     ; Standard Fit                       ; Auto Fit      ; --              ; --                                ;
; FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS                ; On                                 ; Off           ; --              ; --                                ;
; FMAX_REQUIREMENT                                  ; 80 MHz                             ; --            ; --              ; --                                ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                 ; --            ; --              ; --                                ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                  ; --            ; --              ; --                                ;
; NUMBER_OF_SOURCES_PER_DESTINATION_TO_REPORT       ; 1000                               ; 10            ; --              ; --                                ;
; NUM_PARALLEL_PROCESSORS                           ; All                                ; 1             ; --              ; --                                ;
; OPTIMIZE_SSN                                      ; Normal compilation                 ; Off           ; --              ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                    ; Half Signal Swing                  ; --            ; --              ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                    ; Half Signal Swing                  ; --            ; --              ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS                   ; Half Vccio                         ; --            ; --              ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS                   ; Half Vccio                         ; --            ; --              ; --                                ;
; PARTITION_COLOR                                   ; 2147039                            ; --            ; --              ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; PLACEMENT_AND_ROUTING              ; --            ; --              ; Top                               ;
; PARTITION_NETLIST_TYPE                            ; SOURCE                             ; --            ; --              ; Top                               ;
; PLACEMENT_EFFORT_MULTIPLIER                       ; 4.0                                ; 1.0           ; --              ; --                                ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                ; --            ; --              ; --                                ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE                ; 25%                                ; 12.5%         ; --              ; --                                ;
; POWER_INPUT_FILE_NAME                             ; ladder_fpga.vcd                    ; --            ; --              ; ladder_fpga.vcd                   ;
; POWER_PRESET_COOLING_SOLUTION                     ; No Heat Sink With 200 Lfpm Airflow ; --            ; --              ; --                                ;
; POWER_REPORT_POWER_DISSIPATION                    ; On                                 ; Off           ; --              ; --                                ;
; POWER_REPORT_SIGNAL_ACTIVITY                      ; On                                 ; Off           ; --              ; --                                ;
; REMOVE_DUPLICATE_LOGIC                            ; Off                                ; On            ; --              ; --                                ;
; REMOVE_DUPLICATE_REGISTERS                        ; Off                                ; On            ; --              ; --                                ;
; ROUTER_EFFORT_MULTIPLIER                          ; 4.0                                ; 1.0           ; --              ; --                                ;
; ROUTER_REGISTER_DUPLICATION                       ; On                                 ; Auto          ; --              ; --                                ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                  ; MAXIMUM                            ; Normal        ; --              ; --                                ;
; ROUTING_BACK_ANNOTATION_MODE                      ; Normal                             ; --            ; --              ; --                                ;
; SAFE_STATE_MACHINE                                ; On                                 ; Off           ; --              ; --                                ;
; SYNTH_PROTECT_SDC_CONSTRAINT                      ; On                                 ; Off           ; --              ; --                                ;
; TAO_FILE                                          ; myresults.tao                      ; --            ; --              ; --                                ;
; TIMEQUEST_DO_REPORT_TIMING                        ; On                                 ; Off           ; --              ; --                                ;
+---------------------------------------------------+------------------------------------+---------------+-----------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:11     ; 1.0                     ; 484 MB              ; 00:00:08                           ;
; I/O Assignment Analysis   ; 00:00:10     ; 1.0                     ; 500 MB              ; 00:00:09                           ;
; Fitter                    ; 00:00:51     ; 1.4                     ; 724 MB              ; 00:00:56                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 426 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:14     ; 1.0                     ; 486 MB              ; 00:00:14                           ;
; EDA Netlist Writer        ; 00:00:11     ; 1.0                     ; 451 MB              ; 00:00:12                           ;
; Total                     ; 00:01:41     ; --                      ; --                  ; 00:01:42                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; tstezelberg-S25  ; Windows 7 ; 6.1        ; x86_64         ;
; I/O Assignment Analysis   ; tstezelberg-S25  ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; tstezelberg-S25  ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; tstezelberg-S25  ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; tstezelberg-S25  ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; tstezelberg-S25  ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ladder_fpga -c ladder_fpga
quartus_fit --read_settings_files=off --write_settings_files=off ladder_fpga -c ladder_fpga --check_ios
quartus_fit --read_settings_files=off --write_settings_files=off ladder_fpga -c ladder_fpga
quartus_asm --read_settings_files=off --write_settings_files=off ladder_fpga -c ladder_fpga
quartus_sta ladder_fpga -c ladder_fpga
quartus_eda --read_settings_files=off --write_settings_files=off ladder_fpga -c ladder_fpga



