v 20130925 2
T 55700 36100 9 10 1 0 0 0 1
Simple Grade Crossing Module
T 55600 35800 9 10 1 0 0 0 1
ckt-xing.sch
T 55600 35500 9 10 1 0 0 0 1
1
T 57100 35500 9 10 1 0 0 0 1
1
T 59500 35500 9 10 1 0 0 0 1
Nathan D. Holmes
T 52600 36900 9 10 1 0 0 0 3
Notes:
1) All unpolarized capacitors are ceramic (X7R/X5R) unless otherwise noted.
2) All capacitors and resistors are 0805 unless otherwise noted.
C 32200 55600 1 0 1 termblk2-1.sym
{
T 31200 56250 5 10 0 0 0 6 1
device=TERMBLK2
T 31800 56500 5 10 1 1 0 6 1
refdes=J1
T 32200 55600 5 10 0 0 0 0 1
footprint=TERMBLK2_200MIL
}
C 32100 53800 1 0 0 gnd-1.sym
N 32200 55800 32200 54100 4
N 32900 56200 32200 56200 4
N 33800 56200 36100 56200 4
C 32900 55900 1 0 0 schottky-diode-1.sym
{
T 33300 56500 5 10 0 0 0 0 1
device=DIODE
T 33200 56500 5 10 1 1 0 0 1
refdes=D1
T 32900 55900 5 10 0 0 0 0 1
footprint=SOD123T
T 33300 55900 5 10 1 1 0 5 1
device=CDBM140
}
N 36300 52400 36700 52400 4
N 36700 52400 36700 49300 4
N 36300 51600 36700 51600 4
N 36300 50100 36700 50100 4
N 36300 49300 36700 49300 4
C 36600 49000 1 0 0 gnd-1.sym
N 36300 51200 37100 51200 4
{
T 37200 51200 5 10 1 1 0 1 1
netname=LPWM_RIGHT
}
N 36300 49700 37100 49700 4
{
T 37200 49700 5 10 1 1 0 1 1
netname=LPWM_CONST
}
T 32000 52000 9 10 1 0 0 7 1
LEFT LIGHT
T 32000 51600 9 10 1 0 0 7 1
RIGHT LIGHT
T 32000 49300 9 10 1 0 0 7 1
CONST LIGHT
N 34500 43600 34900 43600 4
{
T 35000 43600 5 10 1 1 0 1 1
netname=ISLAND_OCC
}
C 29700 35200 0 0 0 title-bordered-A1.sym
T 32100 44400 9 10 1 0 0 7 1
WEST APPROACH OCC
T 32100 44000 9 10 1 0 0 7 1
EAST APPROACH OCC
N 34500 44400 38100 44400 4
{
T 38300 44400 5 10 1 1 0 1 1
netname=WEST_OCC
}
N 34500 44000 36500 44000 4
{
T 36600 44000 5 10 1 1 0 1 1
netname=EAST_OCC
}
N 55500 44300 54200 44300 4
N 54200 43900 55500 43900 4
C 55200 42400 1 270 0 capacitor-1.sym
{
T 55900 42200 5 10 0 1 270 0 1
device=CAPACITOR
T 55500 42100 5 10 1 1 0 0 1
refdes=C3
T 56100 42200 5 10 0 0 270 0 1
symversion=0.1
T 55500 41700 5 10 1 1 0 0 1
value=10uF
T 55200 42400 5 10 0 0 0 0 1
footprint=0805
T 55500 41500 5 10 1 1 0 0 1
description=25V
}
C 54300 43000 1 0 0 gnd-1.sym
C 54700 45100 1 0 0 12V-plus-1.sym
C 33900 57000 1 0 0 12V-plus-1.sym
N 34100 57000 34100 56200 4
C 55300 41200 1 0 0 gnd-1.sym
C 32600 50300 1 0 0 12V-plus-1.sym
N 32800 50300 32800 50100 4
T 32000 50100 9 10 1 0 0 7 1
SIGNAL COMMON +12
C 32800 49100 1 0 1 termblk3-1.sym
{
T 31800 49750 5 10 0 0 0 6 1
device=HEADER3
T 32400 50400 5 10 1 1 0 6 1
refdes=J3
T 32800 49100 5 10 0 0 0 0 1
footprint=TERMBLK3_200MIL
}
N 51700 43900 52200 43900 4
{
T 51500 43900 5 10 1 1 0 7 1
netname=GATE_AF
}
N 51700 39800 52500 39800 4
{
T 51500 39800 5 10 1 1 0 7 1
netname=GATE_BF
}
T 56400 44100 9 10 1 0 0 0 1
PRIMARY GATES
T 56600 39900 9 10 1 0 0 0 1
4-QUAD GATES
T 32000 49700 9 10 1 0 0 7 1
\_ACTIVE\_
C 44500 41300 1 0 0 gnd-1.sym
N 44200 41600 46500 41600 4
C 44000 42800 1 270 1 led-3.sym
{
T 43850 43050 5 10 1 1 0 6 1
device=RED
T 43850 43250 5 10 1 1 0 6 1
refdes=D3
T 44000 42800 5 10 0 0 270 0 1
footprint=0805
}
C 44800 42800 1 270 1 led-3.sym
{
T 45850 43050 5 10 1 1 0 6 1
device=RED
T 45750 43250 5 10 1 1 0 6 1
refdes=D4
T 44800 42800 5 10 0 0 270 0 1
footprint=0805
}
N 44200 43700 44200 44800 4
N 45000 43700 45000 44400 4
N 36300 52000 37100 52000 4
{
T 37200 52000 5 10 1 1 0 1 1
netname=LPWM_LEFT
}
N 36300 48900 37100 48900 4
{
T 37200 48900 5 10 1 1 0 1 1
netname=ACT_OUT
}
N 45000 44400 45800 44400 4
{
T 45900 44400 5 10 1 1 0 1 1
netname=LPWM_RIGHT
}
N 44200 44800 45000 44800 4
{
T 45100 44800 5 10 1 1 0 1 1
netname=LPWM_LEFT
}
N 32900 43600 33600 43600 4
C 30600 36100 1 0 0 hole-1.sym
{
T 30600 36100 5 10 0 1 0 0 1
device=HOLE
T 30600 36100 5 10 0 0 0 0 1
footprint=STANDOFF_HEX_n4
T 30800 36700 5 10 1 1 0 4 1
refdes=H1
}
C 32100 36100 1 0 0 hole-1.sym
{
T 32100 36100 5 10 0 1 0 0 1
device=HOLE
T 32100 36100 5 10 0 0 0 0 1
footprint=STANDOFF_HEX_n4
T 32300 36700 5 10 1 1 0 4 1
refdes=H4
}
C 31600 36100 1 0 0 hole-1.sym
{
T 31600 36100 5 10 0 1 0 0 1
device=HOLE
T 31600 36100 5 10 0 0 0 0 1
footprint=STANDOFF_HEX_n4
T 31800 36700 5 10 1 1 0 4 1
refdes=H3
}
C 31100 36100 1 0 0 hole-1.sym
{
T 31100 36100 5 10 0 1 0 0 1
device=HOLE
T 31100 36100 5 10 0 0 0 0 1
footprint=STANDOFF_HEX_n4
T 31300 36700 5 10 1 1 0 4 1
refdes=H2
}
N 34500 54800 34500 54500 4
N 34500 55700 34500 56200 4
C 37900 55800 1 270 0 capacitor-1.sym
{
T 38600 55600 5 10 0 1 270 0 1
device=CAPACITOR
T 38800 55600 5 10 0 0 270 0 1
symversion=0.1
T 37900 55800 5 10 0 0 0 0 1
footprint=0805
T 38200 55500 5 10 1 1 0 0 1
refdes=C7
T 38200 55200 5 10 1 1 0 2 1
value=1uF
T 38200 55000 5 10 1 1 0 2 1
comment=16V
}
N 38100 55800 38100 56200 4
C 34300 55700 1 270 0 Cap_H-2.sym
{
T 35800 55700 5 10 0 0 270 0 1
device=Capacitor
T 34300 55700 5 10 0 1 0 0 1
footprint=cap-elec-Panasonic-FK--D6.30-H5.80-mm
T 33900 55300 5 10 1 1 0 0 1
refdes=C1
T 33700 55200 5 10 1 1 0 2 1
value=68uF
}
N 38100 54900 38100 54500 4
N 32200 54500 38100 54500 4
N 37700 56200 39300 56200 4
C 43900 46900 1 0 0 mega328-tqfp32.sym
{
T 44400 46900 5 10 1 1 0 6 1
refdes=U2
T 44200 53700 5 10 0 0 0 0 1
device=ATMega328-TQFP32
T 44200 53900 5 10 0 0 0 0 1
footprint=TQFP32_7
}
C 46200 46200 1 0 0 gnd-1.sym
N 46100 46900 46100 46500 4
N 46100 46500 46500 46500 4
N 46500 46900 46500 46500 4
C 48900 51400 1 0 0 gnd-1.sym
N 48700 51900 49000 51900 4
N 49000 51900 49000 51700 4
N 46100 55100 46100 53600 4
N 46100 53600 46500 53600 4
C 47200 54800 1 270 0 capacitor-1.sym
{
T 47900 54600 5 10 0 1 270 0 1
device=CAPACITOR
T 48100 54600 5 10 0 0 270 0 1
symversion=0.1
T 47200 54800 5 10 0 0 0 0 1
footprint=0805
T 47000 54500 5 10 1 1 0 0 1
refdes=C5
T 46800 54200 5 10 1 1 0 2 1
value=0.1uF
}
C 48200 53600 1 0 0 gnd-1.sym
C 48100 54800 1 270 0 capacitor-1.sym
{
T 48800 54600 5 10 0 1 270 0 1
device=CAPACITOR
T 49000 54600 5 10 0 0 270 0 1
symversion=0.1
T 48100 54800 5 10 0 0 0 0 1
footprint=0805
T 47900 54500 5 10 1 1 0 0 1
refdes=C6
T 47700 54200 5 10 1 1 0 2 1
value=0.1uF
}
N 47400 53900 48300 53900 4
N 48300 54800 46100 54800 4
C 37600 49300 1 0 1 ncv8402-1.sym
{
T 36200 52800 5 10 1 1 0 6 1
device=NCV8402
T 34400 52800 5 10 1 1 0 0 1
refdes=U3
T 37600 49300 5 10 0 0 0 0 1
footprint=SO8
}
C 37600 47000 1 0 1 ncv8402-1.sym
{
T 36200 50500 5 10 1 1 0 6 1
device=NCV8402
T 34400 50500 5 10 1 1 0 0 1
refdes=U4
T 37600 47000 5 10 0 0 0 0 1
footprint=SO8
}
N 33800 47700 33800 49300 4
N 33800 48900 34200 48900 4
N 33800 51600 33800 51200 4
N 33800 51200 34200 51200 4
N 32800 51600 34200 51600 4
N 33100 50100 34200 50100 4
N 33800 50100 33800 49700 4
N 32800 52000 34200 52000 4
N 33800 52400 33800 52000 4
N 34200 52400 33800 52400 4
C 39100 55000 1 270 1 led-3.sym
{
T 40450 55250 5 10 1 1 0 6 1
device=GREEN
T 40050 55450 5 10 1 1 0 6 1
refdes=D2
T 39100 55000 5 10 0 0 270 0 1
footprint=0805
}
N 39300 56200 39300 55900 4
N 39300 55000 39300 54500 4
C 52400 53300 1 0 0 avrprog-1.sym
{
T 52400 54900 5 10 0 1 0 0 1
device=AVRPROG
T 53000 54600 5 10 1 1 0 0 1
refdes=J8
T 52400 53300 5 10 0 0 0 0 1
footprint=JUMPER3x2-SMT
}
N 54100 54800 54100 54300 4
N 54100 54300 53800 54300 4
C 54100 52900 1 0 0 gnd-1.sym
N 53800 53500 54200 53500 4
N 54200 53500 54200 53200 4
N 53800 53900 54600 53900 4
{
T 54700 53900 5 10 1 1 0 1 1
netname=MOSI
}
N 52400 54300 51600 54300 4
{
T 51500 54300 5 10 1 1 0 7 1
netname=MISO
}
N 43900 51600 41500 51600 4
{
T 41400 51600 5 10 1 1 0 7 1
netname=MISO
}
N 43900 51900 43100 51900 4
{
T 43000 51900 5 10 1 1 0 7 1
netname=MOSI
}
N 52400 53900 51600 53900 4
{
T 51500 53900 5 10 1 1 0 7 1
netname=SCK
}
N 43900 51300 41500 51300 4
{
T 41400 51300 5 10 1 1 0 7 1
netname=SCK
}
T 32100 43600 9 10 1 0 0 7 1
ISLAND OCC
N 48700 49500 49500 49500 4
{
T 49600 49500 5 10 1 1 0 1 1
netname=ACT_OUT
}
N 48700 49200 49500 49200 4
{
T 49600 49200 5 10 1 1 0 1 1
netname=\_ACT_IN\_
}
N 48700 48900 49500 48900 4
{
T 49600 48900 5 10 1 1 0 1 1
netname=WEST_OCC
}
N 48700 48600 49500 48600 4
{
T 49600 48600 5 10 1 1 0 1 1
netname=EAST_OCC
}
N 48700 48300 49500 48300 4
{
T 49600 48300 5 10 1 1 0 1 1
netname=ISLAND_OCC
}
N 43900 52800 43100 52800 4
{
T 43000 52800 5 10 1 1 0 7 1
netname=LPWM_CONST
}
N 52400 53500 51600 53500 4
{
T 51500 53500 5 10 1 1 0 7 1
netname=\_RESET\_
}
N 48700 47700 52100 47700 4
{
T 52200 47700 5 10 1 1 0 1 1
netname=\_RESET\_
}
C 49400 47700 1 270 0 capacitor-1.sym
{
T 50100 47500 5 10 0 1 270 0 1
device=CAPACITOR
T 49700 47400 5 10 1 1 0 0 1
refdes=C4
T 50300 47500 5 10 0 0 270 0 1
symversion=0.1
T 49900 47100 5 10 1 1 0 0 1
value=0.1uF
T 49400 47700 5 10 0 0 0 0 1
footprint=0805
T 49900 46900 5 10 1 1 0 0 1
description=1uF
}
C 49500 46500 1 0 0 gnd-1.sym
C 51900 48000 1 90 0 resistor-1.sym
{
T 51500 48300 5 10 0 0 90 0 1
device=RESISTOR
T 52000 48500 5 10 1 1 0 0 1
refdes=R5
T 51900 48000 5 10 0 0 90 0 1
footprint=0805
T 52000 48300 5 10 1 1 0 0 1
value=10k
}
N 51800 48000 51800 47700 4
N 51800 49200 51800 48900 4
N 33100 41700 33100 42500 4
N 33100 42100 32900 42100 4
T 32100 42100 9 10 1 0 0 7 1
SENSOR +V
N 49000 52800 49000 52200 4
N 49000 52200 48700 52200 4
C 33100 39800 1 0 0 gnd-1.sym
N 32900 40300 33200 40300 4
N 33200 40100 33200 40700 4
T 32100 40300 9 10 1 0 0 7 1
GND
N 32900 40700 33200 40700 4
C 32900 43400 1 0 1 termblk3-1.sym
{
T 31900 44050 5 10 0 0 0 6 1
device=HEADER3
T 32500 44700 5 10 1 1 0 6 1
refdes=J4
T 32900 43400 5 10 0 0 0 0 1
footprint=TERMBLK3_200MIL
}
C 32900 41500 1 0 1 termblk2-1.sym
{
T 31900 42150 5 10 0 0 0 6 1
device=TERMBLK2
T 32900 41500 5 10 0 0 0 0 1
footprint=TERMBLK2_200MIL
T 32500 42400 5 10 1 1 0 6 1
refdes=J5
}
N 32900 41700 33100 41700 4
T 32100 40700 9 10 1 0 0 7 1
GND
C 32800 52200 1 180 0 termblk2-1.sym
{
T 31800 51550 5 10 0 0 180 0 1
device=TERMBLK2
T 32400 51300 5 10 1 1 180 0 1
refdes=J2
T 32800 52200 5 10 0 0 180 6 1
footprint=TERMBLK2_200MIL
}
N 33800 49700 34200 49700 4
N 32800 49700 33500 49700 4
N 33500 49700 33500 49300 4
N 33500 49300 34200 49300 4
N 33100 50100 33100 49300 4
N 33100 49300 32800 49300 4
C 55800 40400 1 180 1 termblk2-1.sym
{
T 56800 39750 5 10 0 0 180 6 1
device=TERMBLK2
T 56200 39500 5 10 1 1 180 6 1
refdes=J6
T 55800 40400 5 10 0 0 180 0 1
footprint=TERMBLK2_200MIL
}
C 55500 44500 1 180 1 termblk2-1.sym
{
T 56500 43850 5 10 0 0 180 6 1
device=TERMBLK2
T 55900 44700 5 10 1 1 180 6 1
refdes=J7
T 55500 44500 5 10 0 0 180 0 1
footprint=TERMBLK2_200MIL
}
C 46300 42800 1 270 1 led-3.sym
{
T 47650 43050 5 10 1 1 0 6 1
device=AMBER
T 47250 43250 5 10 1 1 0 6 1
refdes=D5
T 46300 42800 5 10 0 0 270 0 1
footprint=0805
}
N 46500 43700 46500 44000 4
N 46500 44000 47300 44000 4
{
T 47400 44000 5 10 1 1 0 1 1
netname=ACT_OUT
}
N 44200 41600 44200 41800 4
N 45000 41800 45000 41600 4
N 46500 41600 46500 41800 4
N 46500 42800 46500 42700 4
N 43900 52200 43100 52200 4
{
T 43000 52200 5 10 1 1 0 7 1
netname=LPWM_LEFT
}
N 43900 52500 43100 52500 4
{
T 43000 52500 5 10 1 1 0 7 1
netname=LPWM_RIGHT
}
C 39000 47100 1 0 0 gnd-1.sym
N 39500 49800 39100 49800 4
N 39100 49800 39100 47400 4
N 39500 47700 39100 47700 4
N 39500 48000 39100 48000 4
N 39500 48300 39100 48300 4
N 39500 48600 39100 48600 4
N 39500 48900 39100 48900 4
N 39500 49200 39100 49200 4
N 39500 49500 39100 49500 4
C 39500 50200 1 180 1 switch-dip8-1.sym
{
T 40900 47625 5 8 0 0 180 6 1
device=219-8MST
T 39500 50200 5 10 0 0 180 6 1
footprint=DIPSW16
T 39800 47450 5 10 1 1 180 6 1
refdes=SW1
}
N 40800 49800 41100 49800 4
{
T 41200 49800 5 10 1 1 0 1 1
netname=SW8
}
N 40800 49500 41100 49500 4
{
T 41200 49500 5 10 1 1 0 1 1
netname=SW7
}
N 40800 49200 41100 49200 4
{
T 41200 49200 5 10 1 1 0 1 1
netname=SW6
}
N 40800 48900 41100 48900 4
{
T 41200 48900 5 10 1 1 0 1 1
netname=SW5
}
N 40800 48600 41100 48600 4
{
T 41200 48600 5 10 1 1 0 1 1
netname=SW4
}
N 40800 48300 41100 48300 4
{
T 41200 48300 5 10 1 1 0 1 1
netname=SW3
}
N 40800 48000 41100 48000 4
{
T 41200 48000 5 10 1 1 0 1 1
netname=SW2
}
N 40800 47700 41100 47700 4
{
T 41200 47700 5 10 1 1 0 1 1
netname=SW1
}
N 48700 48000 49500 48000 4
{
T 49600 48000 5 10 1 1 0 1 1
netname=SW4
}
N 43900 48600 43600 48600 4
{
T 43500 48600 5 10 1 1 0 7 1
netname=\_BELL\_
}
N 43900 48900 43600 48900 4
{
T 43500 48900 5 10 1 1 0 7 1
netname=SW8
}
N 43900 49200 43600 49200 4
{
T 43500 49200 5 10 1 1 0 7 1
netname=SW7
}
N 43900 49500 43600 49500 4
{
T 43500 49500 5 10 1 1 0 7 1
netname=SW6
}
N 43900 49800 43600 49800 4
{
T 43500 49800 5 10 1 1 0 7 1
netname=SW5
}
N 43900 50700 43100 50700 4
{
T 43000 50700 5 10 1 1 0 7 1
netname=GATE_AF
}
N 43900 51000 43100 51000 4
{
T 43000 51000 5 10 1 1 0 7 1
netname=GATE_AR
}
N 43900 48300 43600 48300 4
{
T 43500 48300 5 10 1 1 0 7 1
netname=SW1
}
N 43900 48000 43600 48000 4
{
T 43500 48000 5 10 1 1 0 7 1
netname=SW2
}
N 43900 47700 43600 47700 4
{
T 43500 47700 5 10 1 1 0 7 1
netname=SW3
}
C 33600 43500 1 0 0 resistor-1.sym
{
T 33900 43900 5 10 0 0 0 0 1
device=RESISTOR
T 33500 43700 5 10 1 1 0 0 1
refdes=R8
T 33600 43500 5 10 0 0 0 0 1
footprint=0805
T 34400 43700 5 10 1 1 0 0 1
value=1k
}
C 34500 43400 1 270 0 capacitor-1.sym
{
T 35200 43200 5 10 0 1 270 0 1
device=CAPACITOR
T 35400 43200 5 10 0 0 270 0 1
symversion=0.1
T 34500 43400 5 10 0 0 0 0 1
footprint=0805
T 34800 43100 5 10 1 1 0 0 1
refdes=C8
T 34800 42800 5 10 1 1 0 2 1
value=1uF
}
N 34700 43400 34700 43600 4
C 34600 42200 1 0 0 gnd-1.sym
C 33600 43900 1 0 0 resistor-1.sym
{
T 33900 44300 5 10 0 0 0 0 1
device=RESISTOR
T 33500 44100 5 10 1 1 0 0 1
refdes=R7
T 33600 43900 5 10 0 0 0 0 1
footprint=0805
T 34400 44100 5 10 1 1 0 0 1
value=1k
}
N 32900 44000 33600 44000 4
C 33600 44300 1 0 0 resistor-1.sym
{
T 33900 44700 5 10 0 0 0 0 1
device=RESISTOR
T 33500 44500 5 10 1 1 0 0 1
refdes=R6
T 33600 44300 5 10 0 0 0 0 1
footprint=0805
T 34400 44500 5 10 1 1 0 0 1
value=1k
}
N 33600 44400 32900 44400 4
C 36100 43400 1 270 0 capacitor-1.sym
{
T 36800 43200 5 10 0 1 270 0 1
device=CAPACITOR
T 37000 43200 5 10 0 0 270 0 1
symversion=0.1
T 36100 43400 5 10 0 0 0 0 1
footprint=0805
T 36400 43100 5 10 1 1 0 0 1
refdes=C9
T 36400 42800 5 10 1 1 0 2 1
value=1uF
}
C 36200 42200 1 0 0 gnd-1.sym
N 36300 43400 36300 44000 4
C 37600 43400 1 270 0 capacitor-1.sym
{
T 38300 43200 5 10 0 1 270 0 1
device=CAPACITOR
T 38500 43200 5 10 0 0 270 0 1
symversion=0.1
T 37600 43400 5 10 0 0 0 0 1
footprint=0805
T 37900 43100 5 10 1 1 0 0 1
refdes=C10
T 37900 42800 5 10 1 1 180 6 1
value=1uF
}
C 37700 42200 1 0 0 gnd-1.sym
N 37800 43400 37800 44400 4
C 44300 41800 1 90 0 resistor-1.sym
{
T 43900 42100 5 10 0 0 90 0 1
device=RESISTOR
T 43700 42200 5 10 1 1 0 0 1
refdes=R2
T 44300 41800 5 10 0 0 90 0 1
footprint=0805
T 43700 42000 5 10 1 1 0 0 1
value=330
}
N 44200 42700 44200 42800 4
C 45100 41800 1 90 0 resistor-1.sym
{
T 44700 42100 5 10 0 0 90 0 1
device=RESISTOR
T 44500 42200 5 10 1 1 0 0 1
refdes=R3
T 45100 41800 5 10 0 0 90 0 1
footprint=0805
T 44500 42000 5 10 1 1 0 0 1
value=330
}
N 45000 42700 45000 42800 4
C 46600 41800 1 90 0 resistor-1.sym
{
T 46200 42100 5 10 0 0 90 0 1
device=RESISTOR
T 46000 42200 5 10 1 1 0 0 1
refdes=R4
T 46600 41800 5 10 0 0 90 0 1
footprint=0805
T 46000 42000 5 10 1 1 0 0 1
value=330
}
C 39400 53600 1 90 0 resistor-1.sym
{
T 39000 53900 5 10 0 0 90 0 1
device=RESISTOR
T 38800 54000 5 10 1 1 0 0 1
refdes=R1
T 39400 53600 5 10 0 0 90 0 1
footprint=0805
T 38800 53800 5 10 1 1 0 0 1
value=330
}
C 39200 53300 1 0 0 gnd-1.sym
C 34200 47600 1 0 0 resistor-1.sym
{
T 34500 48000 5 10 0 0 0 0 1
device=RESISTOR
T 34100 47800 5 10 1 1 0 0 1
refdes=R9
T 34200 47600 5 10 0 0 0 0 1
footprint=0805
T 35000 47800 5 10 1 1 0 0 1
value=1k
}
N 33800 47700 34200 47700 4
N 35100 47700 35900 47700 4
{
T 36000 47700 5 10 1 1 0 1 1
netname=\_ACT_IN\_
}
C 35500 46300 1 0 0 gnd-1.sym
N 35600 47500 35600 47700 4
C 36100 55600 1 0 0 78l33-1.sym
{
T 36100 57000 5 10 1 1 0 2 1
device=AP7381-33Y-13
T 37400 56600 5 10 1 1 0 6 1
refdes=U1
T 37400 57200 5 10 1 1 0 8 1
footprint=SOT89
}
N 36900 55600 36900 54500 4
C 39100 56200 1 0 0 3.3V-plus-1.sym
C 45900 55100 1 0 0 3.3V-plus-1.sym
C 48800 52800 1 0 0 3.3V-plus-1.sym
C 51600 49200 1 0 0 3.3V-plus-1.sym
C 52200 42800 1 0 0 zxbm5210-1.sym
{
T 52700 45150 5 10 1 1 0 6 1
refdes=U5
T 52995 43000 5 10 0 1 0 0 1
footprint=SO8
T 52995 43000 5 10 1 1 0 0 1
device=ZXBM5210
}
N 54200 43500 54400 43500 4
N 54400 43500 54400 43300 4
N 54900 44700 54200 44700 4
C 35400 47500 1 270 0 capacitor-1.sym
{
T 36100 47300 5 10 0 1 270 0 1
device=CAPACITOR
T 36300 47300 5 10 0 0 270 0 1
symversion=0.1
T 35400 47500 5 10 0 0 0 0 1
footprint=0805
T 35700 47200 5 10 1 1 0 0 1
refdes=C11
T 35700 46900 5 10 1 1 0 2 1
value=1uF
T 35700 46700 5 10 1 1 0 2 1
comment=16V
}
C 51600 46300 1 0 0 3.3V-plus-1.sym
N 51800 44300 51800 46300 4
N 51800 44700 52200 44700 4
N 51800 44300 52200 44300 4
N 55800 40200 54500 40200 4
N 54500 39800 55800 39800 4
C 54600 38900 1 0 0 gnd-1.sym
N 54900 40600 54900 45100 4
C 52500 38700 1 0 0 zxbm5210-1.sym
{
T 53295 38900 5 10 0 1 0 0 1
footprint=SO8
T 53000 41050 5 10 1 1 0 6 1
refdes=U5
T 53295 38900 5 10 1 1 0 0 1
device=ZXBM5210
}
N 54500 39400 54700 39400 4
N 54700 39400 54700 39200 4
N 54900 40600 54500 40600 4
C 51900 41400 1 0 0 3.3V-plus-1.sym
N 52100 40200 52100 41400 4
N 52100 40600 52500 40600 4
N 52100 40200 52500 40200 4
N 51700 43500 52200 43500 4
{
T 51500 43500 5 10 1 1 0 7 1
netname=GATE_AR
}
N 51700 39400 52500 39400 4
{
T 51500 39400 5 10 1 1 0 7 1
netname=GATE_BR
}
N 55400 42400 54900 42400 4
C 50800 45600 1 270 0 capacitor-1.sym
{
T 51500 45400 5 10 0 1 270 0 1
device=CAPACITOR
T 50400 45300 5 10 1 1 0 0 1
refdes=C12
T 51700 45400 5 10 0 0 270 0 1
symversion=0.1
T 50400 44800 5 10 1 1 0 0 1
value=1uF
T 50800 45600 5 10 0 0 0 0 1
footprint=0805
T 50400 44600 5 10 1 1 0 0 1
description=25V
}
N 51000 45600 51000 45800 4
N 51000 45800 51800 45800 4
C 50900 44400 1 0 0 gnd-1.sym
N 41800 51000 41000 51000 4
{
T 40900 51000 5 10 1 1 0 7 1
netname=GATE_BF
}
N 41800 51000 41800 51300 4
N 41800 51900 41000 51900 4
{
T 40900 51900 5 10 1 1 0 7 1
netname=GATE_BR
}
N 41800 51900 41800 51600 4
C 53900 54800 1 0 0 3.3V-plus-1.sym
C 32900 40100 1 0 1 termblk3-1.sym
{
T 31900 40750 5 10 0 0 0 6 1
device=HEADER3
T 32500 39900 5 10 1 1 0 6 1
refdes=J10
T 32900 40100 5 10 0 0 0 0 1
footprint=TERMBLK3_200MIL
}
T 32000 41100 9 10 1 0 0 7 1
\_BELL\_
C 32900 42500 1 0 0 12V-plus-1.sym
T 32100 41700 9 10 1 0 0 7 1
SENSOR +V
C 33300 41000 1 0 0 resistor-1.sym
{
T 33600 41400 5 10 0 0 0 0 1
device=RESISTOR
T 33600 41500 5 10 1 1 0 0 1
refdes=R10
T 33300 41000 5 10 0 0 0 0 1
footprint=0805
T 33600 41300 5 10 1 1 0 0 1
value=1k
}
N 34200 41100 34500 41100 4
{
T 34600 41100 5 10 1 1 0 1 1
netname=\_BELL\_
}
N 32900 41100 33300 41100 4
C 35300 55700 1 270 0 capacitor-1.sym
{
T 36000 55500 5 10 0 1 270 0 1
device=CAPACITOR
T 36200 55500 5 10 0 0 270 0 1
symversion=0.1
T 35300 55700 5 10 0 0 0 0 1
footprint=0805
T 35600 55400 5 10 1 1 0 0 1
refdes=C2
T 35600 55100 5 10 1 1 0 2 1
value=10uF
T 35600 54900 5 10 1 1 0 2 1
comment=16V
}
N 35500 55700 35500 56200 4
N 35500 54800 35500 54500 4
