
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gcc-nm_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	4014a0 <strsignal@plt+0x60>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <memcpy@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <memcpy@plt>:
  401130:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <execvp@plt>:
  401140:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <calloc@plt>:
  401150:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <execv@plt>:
  401160:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <pipe@plt>:
  401170:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <dup2@plt>:
  401180:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fprintf@plt>:
  4011a0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <waitpid@plt>:
  4011b0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fclose@plt>:
  4011d0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <sleep@plt>:
  4011e0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <pipe2@plt>:
  4011f0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <wait4@plt>:
  401200:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <free@plt>:
  401210:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <memset@plt>:
  401220:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <strdup@plt>:
  401230:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <realloc@plt>:
  401240:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <access@plt>:
  401260:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <read@plt>:
  401270:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <strerror@plt>:
  401280:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <mkstemps@plt>:
  401290:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strcpy@plt>:
  4012a0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <sprintf@plt>:
  4012b0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <remove@plt>:
  4012c0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <__libc_start_main@plt>:
  4012d0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <strncmp@plt>:
  4012e0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strncpy@plt>:
  4012f0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <sbrk@plt>:
  401300:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <kill@plt>:
  401310:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <memmove@plt>:
  401320:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <__errno_location@plt>:
  401330:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fopen@plt>:
  401340:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <close@plt>:
  401350:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <__xstat@plt>:
  401370:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <write@plt>:
  401380:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <malloc@plt>:
  401390:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <vfork@plt>:
  4013a0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <abort@plt>:
  4013b0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <getenv@plt>:
  4013c0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fwrite@plt>:
  4013e0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fdopen@plt>:
  4013f0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <realpath@plt>:
  401400:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <fcntl@plt>:
  401410:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401424:	ldr	x17, [x16, #376]
  401428:	add	x16, x16, #0x178
  40142c:	br	x17

0000000000401430 <strcat@plt>:
  401430:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401434:	ldr	x17, [x16, #384]
  401438:	add	x16, x16, #0x180
  40143c:	br	x17

0000000000401440 <strsignal@plt>:
  401440:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401444:	ldr	x17, [x16, #392]
  401448:	add	x16, x16, #0x188
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	mov	x29, #0x0                   	// #0
  401454:	mov	x30, #0x0                   	// #0
  401458:	mov	x5, x0
  40145c:	ldr	x1, [sp]
  401460:	add	x2, sp, #0x8
  401464:	mov	x6, sp
  401468:	movz	x0, #0x0, lsl #48
  40146c:	movk	x0, #0x0, lsl #32
  401470:	movk	x0, #0x40, lsl #16
  401474:	movk	x0, #0x155c
  401478:	movz	x3, #0x0, lsl #48
  40147c:	movk	x3, #0x0, lsl #32
  401480:	movk	x3, #0x40, lsl #16
  401484:	movk	x3, #0x45a8
  401488:	movz	x4, #0x0, lsl #48
  40148c:	movk	x4, #0x0, lsl #32
  401490:	movk	x4, #0x40, lsl #16
  401494:	movk	x4, #0x4628
  401498:	bl	4012d0 <__libc_start_main@plt>
  40149c:	bl	4013b0 <abort@plt>
  4014a0:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4014a4:	ldr	x0, [x0, #4064]
  4014a8:	cbz	x0, 4014b0 <strsignal@plt+0x70>
  4014ac:	b	401420 <__gmon_start__@plt>
  4014b0:	ret
  4014b4:	nop
  4014b8:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4014bc:	add	x0, x0, #0x1a8
  4014c0:	adrp	x1, 416000 <strsignal@plt+0x14bc0>
  4014c4:	add	x1, x1, #0x1a8
  4014c8:	cmp	x1, x0
  4014cc:	b.eq	4014e4 <strsignal@plt+0xa4>  // b.none
  4014d0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4014d4:	ldr	x1, [x1, #1608]
  4014d8:	cbz	x1, 4014e4 <strsignal@plt+0xa4>
  4014dc:	mov	x16, x1
  4014e0:	br	x16
  4014e4:	ret
  4014e8:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4014ec:	add	x0, x0, #0x1a8
  4014f0:	adrp	x1, 416000 <strsignal@plt+0x14bc0>
  4014f4:	add	x1, x1, #0x1a8
  4014f8:	sub	x1, x1, x0
  4014fc:	lsr	x2, x1, #63
  401500:	add	x1, x2, x1, asr #3
  401504:	cmp	xzr, x1, asr #1
  401508:	asr	x1, x1, #1
  40150c:	b.eq	401524 <strsignal@plt+0xe4>  // b.none
  401510:	adrp	x2, 404000 <strsignal@plt+0x2bc0>
  401514:	ldr	x2, [x2, #1616]
  401518:	cbz	x2, 401524 <strsignal@plt+0xe4>
  40151c:	mov	x16, x2
  401520:	br	x16
  401524:	ret
  401528:	stp	x29, x30, [sp, #-32]!
  40152c:	mov	x29, sp
  401530:	str	x19, [sp, #16]
  401534:	adrp	x19, 416000 <strsignal@plt+0x14bc0>
  401538:	ldrb	w0, [x19, #440]
  40153c:	cbnz	w0, 40154c <strsignal@plt+0x10c>
  401540:	bl	4014b8 <strsignal@plt+0x78>
  401544:	mov	w0, #0x1                   	// #1
  401548:	strb	w0, [x19, #440]
  40154c:	ldr	x19, [sp, #16]
  401550:	ldp	x29, x30, [sp], #32
  401554:	ret
  401558:	b	4014e8 <strsignal@plt+0xa8>
  40155c:	stp	x29, x30, [sp, #-96]!
  401560:	str	x27, [sp, #16]
  401564:	stp	x26, x25, [sp, #32]
  401568:	stp	x24, x23, [sp, #48]
  40156c:	stp	x22, x21, [sp, #64]
  401570:	stp	x20, x19, [sp, #80]
  401574:	mov	x29, sp
  401578:	ldr	x21, [x1]
  40157c:	mov	w20, w0
  401580:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401584:	add	x0, x0, #0x729
  401588:	mov	x19, x1
  40158c:	bl	4013c0 <getenv@plt>
  401590:	mov	w27, w20
  401594:	cbz	x0, 4015ac <strsignal@plt+0x16c>
  401598:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40159c:	add	x1, x1, #0x739
  4015a0:	mov	x2, xzr
  4015a4:	bl	4021a8 <strsignal@plt+0xd68>
  4015a8:	mov	x21, x0
  4015ac:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  4015b0:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  4015b4:	add	x22, x22, #0x778
  4015b8:	add	x23, x23, #0x782
  4015bc:	mov	x0, x21
  4015c0:	mov	x1, x22
  4015c4:	mov	x2, x23
  4015c8:	bl	4024d0 <strsignal@plt+0x1090>
  4015cc:	adrp	x24, 404000 <strsignal@plt+0x2bc0>
  4015d0:	cmp	x0, #0x0
  4015d4:	add	x24, x24, #0x790
  4015d8:	csel	x23, x23, x0, eq  // eq = none
  4015dc:	mov	x0, x21
  4015e0:	mov	x1, x22
  4015e4:	mov	x2, x24
  4015e8:	bl	4024d0 <strsignal@plt+0x1090>
  4015ec:	cmp	x0, #0x0
  4015f0:	csel	x22, x24, x0, eq  // eq = none
  4015f4:	adrp	x24, 404000 <strsignal@plt+0x2bc0>
  4015f8:	adrp	x25, 404000 <strsignal@plt+0x2bc0>
  4015fc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401600:	add	x24, x24, #0x74d
  401604:	add	x25, x25, #0x7a2
  401608:	add	x0, x0, #0x740
  40160c:	mov	x1, x24
  401610:	mov	x2, x25
  401614:	mov	x3, xzr
  401618:	bl	4021a8 <strsignal@plt+0xd68>
  40161c:	adrp	x26, 404000 <strsignal@plt+0x2bc0>
  401620:	add	x26, x26, #0x767
  401624:	mov	x5, x0
  401628:	mov	x0, x23
  40162c:	mov	x1, x24
  401630:	mov	x2, x25
  401634:	mov	x3, x26
  401638:	mov	x4, x25
  40163c:	mov	x6, xzr
  401640:	bl	4021a8 <strsignal@plt+0xd68>
  401644:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401648:	add	x1, x1, #0x76d
  40164c:	mov	x2, xzr
  401650:	bl	4021a8 <strsignal@plt+0xd68>
  401654:	adrp	x21, 416000 <strsignal@plt+0x14bc0>
  401658:	add	x21, x21, #0x1c0
  40165c:	add	x23, x21, #0x18
  401660:	mov	x1, x23
  401664:	bl	401d1c <strsignal@plt+0x8dc>
  401668:	mov	x0, x22
  40166c:	mov	x1, x24
  401670:	mov	x2, x25
  401674:	mov	x3, x26
  401678:	mov	x4, x25
  40167c:	mov	x5, xzr
  401680:	bl	4021a8 <strsignal@plt+0xd68>
  401684:	mov	x1, x23
  401688:	bl	401d1c <strsignal@plt+0x8dc>
  40168c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401690:	add	x0, x0, #0x771
  401694:	mov	x1, x21
  401698:	bl	401ce8 <strsignal@plt+0x8a8>
  40169c:	cmp	w20, #0x0
  4016a0:	b.le	401780 <strsignal@plt+0x340>
  4016a4:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  4016a8:	mov	x25, xzr
  4016ac:	add	x23, x23, #0x658
  4016b0:	ldr	x22, [x19, x25, lsl #3]
  4016b4:	mov	w2, #0x2                   	// #2
  4016b8:	mov	x1, x23
  4016bc:	mov	x0, x22
  4016c0:	bl	4012e0 <strncmp@plt>
  4016c4:	cbz	w0, 4016d8 <strsignal@plt+0x298>
  4016c8:	add	x25, x25, #0x1
  4016cc:	cmp	x27, x25
  4016d0:	b.ne	4016b0 <strsignal@plt+0x270>  // b.any
  4016d4:	b	401780 <strsignal@plt+0x340>
  4016d8:	add	x23, x19, x25, lsl #3
  4016dc:	sub	w8, w27, w25
  4016e0:	add	x24, x23, #0x8
  4016e4:	add	w8, w8, #0x1
  4016e8:	sbfiz	x2, x8, #3, #32
  4016ec:	mov	x0, x23
  4016f0:	mov	x1, x24
  4016f4:	bl	401320 <memmove@plt>
  4016f8:	ldrb	w8, [x22, #2]!
  4016fc:	cbz	w8, 401708 <strsignal@plt+0x2c8>
  401700:	sub	w27, w20, #0x1
  401704:	b	401728 <strsignal@plt+0x2e8>
  401708:	ldr	x22, [x19, x25, lsl #3]
  40170c:	cbz	x22, 4019b4 <strsignal@plt+0x574>
  401710:	sub	w8, w27, w25
  401714:	sbfiz	x2, x8, #3, #32
  401718:	mov	x0, x23
  40171c:	mov	x1, x24
  401720:	bl	401320 <memmove@plt>
  401724:	sub	w27, w20, #0x2
  401728:	mov	x0, x22
  40172c:	bl	401190 <strlen@plt>
  401730:	sub	x8, x0, #0x1
  401734:	cmp	x0, #0x0
  401738:	csel	x8, xzr, x8, eq  // eq = none
  40173c:	cmp	x8, #0x1
  401740:	b.lt	401768 <strsignal@plt+0x328>  // b.tstop
  401744:	ldrb	w8, [x22, x8]
  401748:	cmp	w8, #0x2f
  40174c:	b.eq	401768 <strsignal@plt+0x328>  // b.none
  401750:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401754:	add	x1, x1, #0x776
  401758:	mov	x0, x22
  40175c:	mov	x2, xzr
  401760:	bl	4021a8 <strsignal@plt+0xd68>
  401764:	mov	x22, x0
  401768:	mov	x0, x21
  40176c:	mov	x1, x22
  401770:	bl	401c88 <strsignal@plt+0x848>
  401774:	add	x0, x21, #0x18
  401778:	mov	x1, x22
  40177c:	bl	401c88 <strsignal@plt+0x848>
  401780:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  401784:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401788:	add	x0, x0, #0x1d8
  40178c:	add	x1, x1, #0x687
  401790:	mov	w2, #0x4                   	// #4
  401794:	bl	4019e8 <strsignal@plt+0x5a8>
  401798:	cbz	x0, 40196c <strsignal@plt+0x52c>
  40179c:	mov	x22, x0
  4017a0:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4017a4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4017a8:	add	x0, x0, #0x1d8
  4017ac:	add	x1, x1, #0x73d
  4017b0:	mov	w2, #0x1                   	// #1
  4017b4:	bl	4019e8 <strsignal@plt+0x5a8>
  4017b8:	mov	x20, x0
  4017bc:	cbnz	x0, 4017e0 <strsignal@plt+0x3a0>
  4017c0:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4017c4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4017c8:	add	x0, x0, #0x1c0
  4017cc:	add	x1, x1, #0x73d
  4017d0:	mov	w2, #0x1                   	// #1
  4017d4:	bl	4019e8 <strsignal@plt+0x5a8>
  4017d8:	mov	x20, x0
  4017dc:	cbz	x0, 40198c <strsignal@plt+0x54c>
  4017e0:	add	w8, w27, #0x4
  4017e4:	sxtw	x0, w8
  4017e8:	mov	w1, #0x8                   	// #8
  4017ec:	bl	403248 <strsignal@plt+0x1e08>
  4017f0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4017f4:	mov	x21, x0
  4017f8:	add	x8, x8, #0x6d2
  4017fc:	cmp	w27, #0x2
  401800:	stp	x20, x8, [x0]
  401804:	str	x22, [x0, #16]
  401808:	b.lt	401838 <strsignal@plt+0x3f8>  // b.tstop
  40180c:	sub	w8, w27, #0x1
  401810:	add	x0, x21, #0x18
  401814:	add	x1, x19, #0x8
  401818:	lsl	x2, x8, #3
  40181c:	mov	w22, w27
  401820:	bl	401130 <memcpy@plt>
  401824:	sub	x9, x22, #0x1
  401828:	cmp	x9, #0x2
  40182c:	b.cs	401840 <strsignal@plt+0x400>  // b.hs, b.nlast
  401830:	mov	w8, #0x1                   	// #1
  401834:	b	40185c <strsignal@plt+0x41c>
  401838:	mov	w27, #0x1                   	// #1
  40183c:	b	401868 <strsignal@plt+0x428>
  401840:	and	x10, x9, #0xfffffffffffffffe
  401844:	orr	x8, x9, #0x1
  401848:	mov	x11, x10
  40184c:	subs	x11, x11, #0x2
  401850:	b.ne	40184c <strsignal@plt+0x40c>  // b.any
  401854:	cmp	x9, x10
  401858:	b.eq	401868 <strsignal@plt+0x428>  // b.none
  40185c:	sub	x8, x22, x8
  401860:	subs	x8, x8, #0x1
  401864:	b.ne	401860 <strsignal@plt+0x420>  // b.any
  401868:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  40186c:	add	w8, w27, #0x2
  401870:	add	x0, x0, #0x6db
  401874:	mov	x1, x20
  401878:	mov	x2, xzr
  40187c:	str	xzr, [x21, w8, uxtw #3]
  401880:	bl	4021a8 <strsignal@plt+0xd68>
  401884:	mov	x3, x0
  401888:	add	x6, x29, #0x1c
  40188c:	add	x7, x29, #0x18
  401890:	mov	w0, #0x3                   	// #3
  401894:	mov	x1, x20
  401898:	mov	x2, x21
  40189c:	mov	x4, xzr
  4018a0:	mov	x5, xzr
  4018a4:	bl	402aec <strsignal@plt+0x16ac>
  4018a8:	cbnz	x0, 401900 <strsignal@plt+0x4c0>
  4018ac:	ldr	w8, [x29, #28]
  4018b0:	cbz	w8, 4018d8 <strsignal@plt+0x498>
  4018b4:	and	w19, w8, #0x7f
  4018b8:	mov	w9, #0x1000000             	// #16777216
  4018bc:	add	w9, w9, w19, lsl #24
  4018c0:	mov	w10, #0x2000000             	// #33554432
  4018c4:	cmp	w9, w10
  4018c8:	b.ge	401920 <strsignal@plt+0x4e0>  // b.tcont
  4018cc:	cbz	w19, 4018e0 <strsignal@plt+0x4a0>
  4018d0:	mov	w0, #0x1                   	// #1
  4018d4:	b	4018e4 <strsignal@plt+0x4a4>
  4018d8:	mov	w0, wzr
  4018dc:	b	4018e4 <strsignal@plt+0x4a4>
  4018e0:	ubfx	w0, w8, #8, #8
  4018e4:	ldp	x20, x19, [sp, #80]
  4018e8:	ldp	x22, x21, [sp, #64]
  4018ec:	ldp	x24, x23, [sp, #48]
  4018f0:	ldp	x26, x25, [sp, #32]
  4018f4:	ldr	x27, [sp, #16]
  4018f8:	ldp	x29, x30, [sp], #96
  4018fc:	ret
  401900:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401904:	mov	x3, x0
  401908:	ldr	x0, [x8, #432]
  40190c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401910:	add	x1, x1, #0x6e0
  401914:	mov	x2, x20
  401918:	bl	4011a0 <fprintf@plt>
  40191c:	b	4018d0 <strsignal@plt+0x490>
  401920:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401924:	ldr	x21, [x8, #432]
  401928:	mov	w0, w19
  40192c:	bl	401440 <strsignal@plt>
  401930:	ldr	w8, [x29, #28]
  401934:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  401938:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  40193c:	add	x9, x9, #0x71b
  401940:	add	x10, x10, #0x855
  401944:	tst	w8, #0x80
  401948:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40194c:	mov	x4, x0
  401950:	csel	x5, x10, x9, eq  // eq = none
  401954:	add	x1, x1, #0x6f6
  401958:	mov	x0, x21
  40195c:	mov	x2, x20
  401960:	mov	w3, w19
  401964:	bl	4011a0 <fprintf@plt>
  401968:	b	4018d0 <strsignal@plt+0x490>
  40196c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401970:	ldr	x0, [x8, #432]
  401974:	ldr	x2, [x19]
  401978:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40197c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  401980:	add	x1, x1, #0x698
  401984:	add	x3, x3, #0x687
  401988:	b	4019a8 <strsignal@plt+0x568>
  40198c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401990:	ldr	x0, [x8, #432]
  401994:	ldr	x2, [x19]
  401998:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40199c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  4019a0:	add	x1, x1, #0x6b5
  4019a4:	add	x3, x3, #0x73d
  4019a8:	bl	4011a0 <fprintf@plt>
  4019ac:	mov	w0, #0x1                   	// #1
  4019b0:	bl	4013d0 <exit@plt>
  4019b4:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  4019b8:	ldr	x3, [x8, #432]
  4019bc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4019c0:	add	x0, x0, #0x65b
  4019c4:	mov	w1, #0x2b                  	// #43
  4019c8:	mov	w2, #0x1                   	// #1
  4019cc:	bl	4013e0 <fwrite@plt>
  4019d0:	mov	w0, #0x1                   	// #1
  4019d4:	bl	4013d0 <exit@plt>
  4019d8:	and	w8, w0, #0x1
  4019dc:	adrp	x9, 416000 <strsignal@plt+0x14bc0>
  4019e0:	strb	w8, [x9, #496]
  4019e4:	ret
  4019e8:	sub	sp, sp, #0xc0
  4019ec:	stp	x29, x30, [sp, #128]
  4019f0:	stp	x24, x23, [sp, #144]
  4019f4:	stp	x22, x21, [sp, #160]
  4019f8:	stp	x20, x19, [sp, #176]
  4019fc:	add	x29, sp, #0x80
  401a00:	ldr	w19, [x0, #8]
  401a04:	mov	x20, x0
  401a08:	mov	x0, x1
  401a0c:	mov	w22, w2
  401a10:	mov	x21, x1
  401a14:	bl	401190 <strlen@plt>
  401a18:	adrp	x23, 416000 <strsignal@plt+0x14bc0>
  401a1c:	ldrb	w8, [x23, #496]
  401a20:	add	w9, w19, w0
  401a24:	add	w19, w9, #0x1
  401a28:	cbnz	w8, 401b44 <strsignal@plt+0x704>
  401a2c:	sxtw	x0, w19
  401a30:	bl	403214 <strsignal@plt+0x1dd4>
  401a34:	ldrb	w8, [x21]
  401a38:	mov	x19, x0
  401a3c:	cmp	w8, #0x2f
  401a40:	b.ne	401a7c <strsignal@plt+0x63c>  // b.any
  401a44:	mov	x0, x21
  401a48:	mov	w1, w22
  401a4c:	bl	401260 <access@plt>
  401a50:	cbz	w0, 401b10 <strsignal@plt+0x6d0>
  401a54:	ldrb	w8, [x23, #496]
  401a58:	cbz	w8, 401a94 <strsignal@plt+0x654>
  401a5c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401a60:	ldr	x3, [x8, #432]
  401a64:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401a68:	add	x0, x0, #0x7d0
  401a6c:	mov	w1, #0x29                  	// #41
  401a70:	mov	w2, #0x1                   	// #1
  401a74:	bl	4013e0 <fwrite@plt>
  401a78:	b	401a84 <strsignal@plt+0x644>
  401a7c:	ldr	x24, [x20]
  401a80:	cbnz	x24, 401ac4 <strsignal@plt+0x684>
  401a84:	ldrb	w8, [x23, #496]
  401a88:	cbz	w8, 401a94 <strsignal@plt+0x654>
  401a8c:	ldr	x8, [x20]
  401a90:	cbz	x8, 401b60 <strsignal@plt+0x720>
  401a94:	mov	x0, x19
  401a98:	bl	401210 <free@plt>
  401a9c:	mov	x19, xzr
  401aa0:	mov	x0, x19
  401aa4:	ldp	x20, x19, [sp, #176]
  401aa8:	ldp	x22, x21, [sp, #160]
  401aac:	ldp	x24, x23, [sp, #144]
  401ab0:	ldp	x29, x30, [sp, #128]
  401ab4:	add	sp, sp, #0xc0
  401ab8:	ret
  401abc:	ldr	x24, [x24, #8]
  401ac0:	cbz	x24, 401a84 <strsignal@plt+0x644>
  401ac4:	ldr	x1, [x24]
  401ac8:	mov	x0, x19
  401acc:	bl	4012a0 <strcpy@plt>
  401ad0:	mov	x1, x21
  401ad4:	bl	401430 <strcat@plt>
  401ad8:	mov	x2, sp
  401adc:	mov	w0, wzr
  401ae0:	mov	x1, x19
  401ae4:	bl	401370 <__xstat@plt>
  401ae8:	tbnz	w0, #31, 401abc <strsignal@plt+0x67c>
  401aec:	ldr	w8, [sp, #16]
  401af0:	and	w8, w8, #0xf000
  401af4:	cmp	w8, #0x4, lsl #12
  401af8:	b.eq	401abc <strsignal@plt+0x67c>  // b.none
  401afc:	mov	x0, x19
  401b00:	mov	w1, w22
  401b04:	bl	401260 <access@plt>
  401b08:	cbnz	w0, 401abc <strsignal@plt+0x67c>
  401b0c:	b	401aa0 <strsignal@plt+0x660>
  401b10:	mov	x0, x19
  401b14:	mov	x1, x21
  401b18:	bl	4012a0 <strcpy@plt>
  401b1c:	ldrb	w8, [x23, #496]
  401b20:	cbz	w8, 401aa0 <strsignal@plt+0x660>
  401b24:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401b28:	ldr	x3, [x8, #432]
  401b2c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b30:	add	x0, x0, #0x7b6
  401b34:	mov	w1, #0x19                  	// #25
  401b38:	mov	w2, #0x1                   	// #1
  401b3c:	bl	4013e0 <fwrite@plt>
  401b40:	b	401aa0 <strsignal@plt+0x660>
  401b44:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401b48:	ldr	x0, [x8, #432]
  401b4c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401b50:	add	x1, x1, #0x7a4
  401b54:	mov	x2, x21
  401b58:	bl	4011a0 <fprintf@plt>
  401b5c:	b	401a2c <strsignal@plt+0x5ec>
  401b60:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401b64:	ldr	x3, [x8, #432]
  401b68:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b6c:	add	x0, x0, #0x7fa
  401b70:	mov	w1, #0x26                  	// #38
  401b74:	mov	w2, #0x1                   	// #1
  401b78:	bl	4013e0 <fwrite@plt>
  401b7c:	b	401a94 <strsignal@plt+0x654>
  401b80:	stp	x29, x30, [sp, #-48]!
  401b84:	str	x21, [sp, #16]
  401b88:	stp	x20, x19, [sp, #32]
  401b8c:	mov	x29, sp
  401b90:	ldr	x8, [x0]
  401b94:	mov	x19, x1
  401b98:	mov	x20, x0
  401b9c:	mov	x21, x0
  401ba0:	cbz	x8, 401bb8 <strsignal@plt+0x778>
  401ba4:	tbnz	w2, #0, 401bb8 <strsignal@plt+0x778>
  401ba8:	mov	x9, x8
  401bac:	ldr	x8, [x8, #8]
  401bb0:	cbnz	x8, 401ba8 <strsignal@plt+0x768>
  401bb4:	add	x21, x9, #0x8
  401bb8:	mov	x0, x19
  401bbc:	bl	401190 <strlen@plt>
  401bc0:	ldr	w8, [x20, #8]
  401bc4:	cmp	w8, w0
  401bc8:	b.ge	401bd0 <strsignal@plt+0x790>  // b.tcont
  401bcc:	str	w0, [x20, #8]
  401bd0:	mov	w0, #0x10                  	// #16
  401bd4:	bl	403214 <strsignal@plt+0x1dd4>
  401bd8:	mov	x20, x0
  401bdc:	mov	x0, x19
  401be0:	bl	4032dc <strsignal@plt+0x1e9c>
  401be4:	str	x0, [x20]
  401be8:	ldr	x8, [x21]
  401bec:	str	x8, [x20, #8]
  401bf0:	str	x20, [x21]
  401bf4:	ldp	x20, x19, [sp, #32]
  401bf8:	ldr	x21, [sp, #16]
  401bfc:	ldp	x29, x30, [sp], #48
  401c00:	ret
  401c04:	stp	x29, x30, [sp, #-48]!
  401c08:	str	x21, [sp, #16]
  401c0c:	stp	x20, x19, [sp, #32]
  401c10:	mov	x29, sp
  401c14:	ldr	x8, [x0]
  401c18:	mov	x20, x0
  401c1c:	mov	x19, x1
  401c20:	cbz	x8, 401c38 <strsignal@plt+0x7f8>
  401c24:	mov	x9, x8
  401c28:	ldr	x8, [x8, #8]
  401c2c:	cbnz	x8, 401c24 <strsignal@plt+0x7e4>
  401c30:	add	x21, x9, #0x8
  401c34:	b	401c3c <strsignal@plt+0x7fc>
  401c38:	mov	x21, x20
  401c3c:	mov	x0, x19
  401c40:	bl	401190 <strlen@plt>
  401c44:	ldr	w8, [x20, #8]
  401c48:	cmp	w8, w0
  401c4c:	b.ge	401c54 <strsignal@plt+0x814>  // b.tcont
  401c50:	str	w0, [x20, #8]
  401c54:	mov	w0, #0x10                  	// #16
  401c58:	bl	403214 <strsignal@plt+0x1dd4>
  401c5c:	mov	x20, x0
  401c60:	mov	x0, x19
  401c64:	bl	4032dc <strsignal@plt+0x1e9c>
  401c68:	str	x0, [x20]
  401c6c:	ldr	x8, [x21]
  401c70:	str	x8, [x20, #8]
  401c74:	str	x20, [x21]
  401c78:	ldp	x20, x19, [sp, #32]
  401c7c:	ldr	x21, [sp, #16]
  401c80:	ldp	x29, x30, [sp], #48
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-48]!
  401c8c:	str	x21, [sp, #16]
  401c90:	stp	x20, x19, [sp, #32]
  401c94:	mov	x29, sp
  401c98:	mov	x19, x0
  401c9c:	mov	x0, x1
  401ca0:	mov	x20, x1
  401ca4:	bl	401190 <strlen@plt>
  401ca8:	ldr	w8, [x19, #8]
  401cac:	cmp	w8, w0
  401cb0:	b.ge	401cb8 <strsignal@plt+0x878>  // b.tcont
  401cb4:	str	w0, [x19, #8]
  401cb8:	mov	w0, #0x10                  	// #16
  401cbc:	bl	403214 <strsignal@plt+0x1dd4>
  401cc0:	mov	x21, x0
  401cc4:	mov	x0, x20
  401cc8:	bl	4032dc <strsignal@plt+0x1e9c>
  401ccc:	ldr	x8, [x19]
  401cd0:	stp	x0, x8, [x21]
  401cd4:	str	x21, [x19]
  401cd8:	ldp	x20, x19, [sp, #32]
  401cdc:	ldr	x21, [sp, #16]
  401ce0:	ldp	x29, x30, [sp], #48
  401ce4:	ret
  401ce8:	stp	x29, x30, [sp, #-32]!
  401cec:	str	x19, [sp, #16]
  401cf0:	mov	x29, sp
  401cf4:	mov	x19, x1
  401cf8:	bl	4013c0 <getenv@plt>
  401cfc:	cbz	x0, 401d10 <strsignal@plt+0x8d0>
  401d00:	mov	x1, x19
  401d04:	ldr	x19, [sp, #16]
  401d08:	ldp	x29, x30, [sp], #32
  401d0c:	b	401d1c <strsignal@plt+0x8dc>
  401d10:	ldr	x19, [sp, #16]
  401d14:	ldp	x29, x30, [sp], #32
  401d18:	ret
  401d1c:	stp	x29, x30, [sp, #-96]!
  401d20:	stp	x28, x27, [sp, #16]
  401d24:	stp	x26, x25, [sp, #32]
  401d28:	stp	x24, x23, [sp, #48]
  401d2c:	stp	x22, x21, [sp, #64]
  401d30:	stp	x20, x19, [sp, #80]
  401d34:	mov	x29, sp
  401d38:	mov	x26, x1
  401d3c:	mov	x20, x0
  401d40:	bl	401190 <strlen@plt>
  401d44:	add	x0, x0, #0x3
  401d48:	bl	403214 <strsignal@plt+0x1dd4>
  401d4c:	adrp	x25, 416000 <strsignal@plt+0x14bc0>
  401d50:	ldrb	w8, [x25, #496]
  401d54:	mov	x21, x0
  401d58:	cbnz	w8, 401e9c <strsignal@plt+0xa5c>
  401d5c:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401d60:	mov	w27, #0x2f2e                	// #12078
  401d64:	add	x22, x22, #0x856
  401d68:	mov	w28, #0x2f                  	// #47
  401d6c:	mov	x23, xzr
  401d70:	ldrb	w8, [x20, x23]
  401d74:	cmp	w8, #0x3a
  401d78:	b.eq	401d90 <strsignal@plt+0x950>  // b.none
  401d7c:	cbz	w8, 401d90 <strsignal@plt+0x950>
  401d80:	add	x23, x23, #0x1
  401d84:	ldrb	w8, [x20, x23]
  401d88:	cmp	w8, #0x3a
  401d8c:	b.ne	401d7c <strsignal@plt+0x93c>  // b.any
  401d90:	mov	x0, x21
  401d94:	mov	x1, x20
  401d98:	mov	x2, x23
  401d9c:	bl	4012f0 <strncpy@plt>
  401da0:	cbz	x23, 401dc4 <strsignal@plt+0x984>
  401da4:	add	x8, x20, x23
  401da8:	ldurb	w8, [x8, #-1]
  401dac:	cmp	w8, #0x2f
  401db0:	b.ne	401df0 <strsignal@plt+0x9b0>  // b.any
  401db4:	strb	wzr, [x21, x23]
  401db8:	ldrb	w8, [x25, #496]
  401dbc:	cbz	w8, 401dd4 <strsignal@plt+0x994>
  401dc0:	b	401dfc <strsignal@plt+0x9bc>
  401dc4:	strb	wzr, [x21, #2]
  401dc8:	strh	w27, [x21]
  401dcc:	ldrb	w8, [x25, #496]
  401dd0:	cbnz	w8, 401dfc <strsignal@plt+0x9bc>
  401dd4:	ldr	x8, [x26]
  401dd8:	cbz	x8, 401e18 <strsignal@plt+0x9d8>
  401ddc:	mov	x9, x8
  401de0:	ldr	x8, [x8, #8]
  401de4:	cbnz	x8, 401ddc <strsignal@plt+0x99c>
  401de8:	add	x19, x9, #0x8
  401dec:	b	401e1c <strsignal@plt+0x9dc>
  401df0:	strh	w28, [x21, x23]
  401df4:	ldrb	w8, [x25, #496]
  401df8:	cbz	w8, 401dd4 <strsignal@plt+0x994>
  401dfc:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401e00:	ldr	x0, [x8, #432]
  401e04:	mov	x1, x22
  401e08:	mov	x2, x21
  401e0c:	bl	4011a0 <fprintf@plt>
  401e10:	ldr	x8, [x26]
  401e14:	cbnz	x8, 401ddc <strsignal@plt+0x99c>
  401e18:	mov	x19, x26
  401e1c:	mov	x0, x21
  401e20:	bl	401190 <strlen@plt>
  401e24:	ldr	w8, [x26, #8]
  401e28:	cmp	w8, w0
  401e2c:	b.ge	401e34 <strsignal@plt+0x9f4>  // b.tcont
  401e30:	str	w0, [x26, #8]
  401e34:	mov	w0, #0x10                  	// #16
  401e38:	bl	403214 <strsignal@plt+0x1dd4>
  401e3c:	mov	x24, x0
  401e40:	mov	x0, x21
  401e44:	bl	4032dc <strsignal@plt+0x1e9c>
  401e48:	str	x0, [x24]
  401e4c:	ldr	x8, [x19]
  401e50:	str	x8, [x24, #8]
  401e54:	str	x24, [x19]
  401e58:	ldrb	w8, [x20, x23]
  401e5c:	cbz	w8, 401e7c <strsignal@plt+0xa3c>
  401e60:	add	x8, x20, x23
  401e64:	add	x20, x8, #0x1
  401e68:	mov	x23, xzr
  401e6c:	ldrb	w8, [x20, x23]
  401e70:	cmp	w8, #0x3a
  401e74:	b.ne	401d7c <strsignal@plt+0x93c>  // b.any
  401e78:	b	401d90 <strsignal@plt+0x950>
  401e7c:	mov	x0, x21
  401e80:	ldp	x20, x19, [sp, #80]
  401e84:	ldp	x22, x21, [sp, #64]
  401e88:	ldp	x24, x23, [sp, #48]
  401e8c:	ldp	x26, x25, [sp, #32]
  401e90:	ldp	x28, x27, [sp, #16]
  401e94:	ldp	x29, x30, [sp], #96
  401e98:	b	401210 <free@plt>
  401e9c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401ea0:	ldr	x0, [x8, #432]
  401ea4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401ea8:	add	x1, x1, #0x821
  401eac:	mov	w3, #0x3a                  	// #58
  401eb0:	mov	x2, x20
  401eb4:	bl	4011a0 <fprintf@plt>
  401eb8:	b	401d5c <strsignal@plt+0x91c>
  401ebc:	sub	sp, sp, #0x120
  401ec0:	stp	x29, x30, [sp, #224]
  401ec4:	add	x29, sp, #0xe0
  401ec8:	mov	x8, #0xffffffffffffffc8    	// #-56
  401ecc:	mov	x9, sp
  401ed0:	sub	x10, x29, #0x58
  401ed4:	stp	x20, x19, [sp, #272]
  401ed8:	movk	x8, #0xff80, lsl #32
  401edc:	add	x11, x29, #0x40
  401ee0:	add	x9, x9, #0x80
  401ee4:	add	x20, x10, #0x38
  401ee8:	str	x28, [sp, #240]
  401eec:	stp	x22, x21, [sp, #256]
  401ef0:	stp	x1, x2, [x29, #-88]
  401ef4:	stp	x3, x4, [x29, #-72]
  401ef8:	stp	x5, x6, [x29, #-56]
  401efc:	stur	x7, [x29, #-40]
  401f00:	stp	q0, q1, [sp]
  401f04:	stp	q2, q3, [sp, #32]
  401f08:	stp	q4, q5, [sp, #64]
  401f0c:	stp	q6, q7, [sp, #96]
  401f10:	stp	x9, x8, [x29, #-16]
  401f14:	stp	x11, x20, [x29, #-32]
  401f18:	cbz	x0, 401f7c <strsignal@plt+0xb3c>
  401f1c:	ldur	w22, [x29, #-8]
  401f20:	ldur	x21, [x29, #-32]
  401f24:	mov	x19, xzr
  401f28:	b	401f44 <strsignal@plt+0xb04>
  401f2c:	mov	w8, w22
  401f30:	add	x9, x21, #0x8
  401f34:	ldr	x0, [x21]
  401f38:	mov	x21, x9
  401f3c:	mov	w22, w8
  401f40:	cbz	x0, 401f80 <strsignal@plt+0xb40>
  401f44:	bl	401190 <strlen@plt>
  401f48:	add	x19, x0, x19
  401f4c:	tbz	w22, #31, 401f2c <strsignal@plt+0xaec>
  401f50:	cmn	w22, #0x8
  401f54:	add	w8, w22, #0x8
  401f58:	b.gt	401f30 <strsignal@plt+0xaf0>
  401f5c:	add	x10, x20, w22, sxtw
  401f60:	mov	x9, x21
  401f64:	mov	x21, x10
  401f68:	ldr	x0, [x21]
  401f6c:	mov	x21, x9
  401f70:	mov	w22, w8
  401f74:	cbnz	x0, 401f44 <strsignal@plt+0xb04>
  401f78:	b	401f80 <strsignal@plt+0xb40>
  401f7c:	mov	x19, xzr
  401f80:	mov	x0, x19
  401f84:	ldp	x20, x19, [sp, #272]
  401f88:	ldp	x22, x21, [sp, #256]
  401f8c:	ldr	x28, [sp, #240]
  401f90:	ldp	x29, x30, [sp, #224]
  401f94:	add	sp, sp, #0x120
  401f98:	ret
  401f9c:	sub	sp, sp, #0x120
  401fa0:	stp	x29, x30, [sp, #208]
  401fa4:	add	x29, sp, #0xd0
  401fa8:	mov	x8, #0xffffffffffffffd0    	// #-48
  401fac:	mov	x9, sp
  401fb0:	sub	x10, x29, #0x50
  401fb4:	stp	x24, x23, [sp, #240]
  401fb8:	stp	x20, x19, [sp, #272]
  401fbc:	mov	x19, x0
  401fc0:	movk	x8, #0xff80, lsl #32
  401fc4:	add	x11, x29, #0x50
  401fc8:	add	x9, x9, #0x80
  401fcc:	add	x23, x10, #0x30
  401fd0:	mov	x20, x0
  401fd4:	stp	x28, x25, [sp, #224]
  401fd8:	stp	x22, x21, [sp, #256]
  401fdc:	stp	x2, x3, [x29, #-80]
  401fe0:	stp	x4, x5, [x29, #-64]
  401fe4:	stp	x6, x7, [x29, #-48]
  401fe8:	stp	q1, q2, [sp, #16]
  401fec:	stp	q3, q4, [sp, #48]
  401ff0:	str	q0, [sp]
  401ff4:	stp	q5, q6, [sp, #80]
  401ff8:	str	q7, [sp, #112]
  401ffc:	stp	x9, x8, [x29, #-16]
  402000:	stp	x11, x23, [x29, #-32]
  402004:	cbz	x1, 402080 <strsignal@plt+0xc40>
  402008:	ldur	w25, [x29, #-8]
  40200c:	ldur	x24, [x29, #-32]
  402010:	mov	x21, x1
  402014:	mov	x20, x19
  402018:	b	402034 <strsignal@plt+0xbf4>
  40201c:	mov	w8, w25
  402020:	add	x9, x24, #0x8
  402024:	ldr	x21, [x24]
  402028:	mov	w25, w8
  40202c:	mov	x24, x9
  402030:	cbz	x21, 402080 <strsignal@plt+0xc40>
  402034:	mov	x0, x21
  402038:	bl	401190 <strlen@plt>
  40203c:	mov	x22, x0
  402040:	mov	x0, x20
  402044:	mov	x1, x21
  402048:	mov	x2, x22
  40204c:	bl	401130 <memcpy@plt>
  402050:	add	x20, x20, x22
  402054:	tbz	w25, #31, 40201c <strsignal@plt+0xbdc>
  402058:	cmn	w25, #0x8
  40205c:	add	w8, w25, #0x8
  402060:	b.gt	402020 <strsignal@plt+0xbe0>
  402064:	add	x10, x23, w25, sxtw
  402068:	mov	x9, x24
  40206c:	mov	x24, x10
  402070:	ldr	x21, [x24]
  402074:	mov	w25, w8
  402078:	mov	x24, x9
  40207c:	cbnz	x21, 402034 <strsignal@plt+0xbf4>
  402080:	strb	wzr, [x20]
  402084:	mov	x0, x19
  402088:	ldp	x20, x19, [sp, #272]
  40208c:	ldp	x22, x21, [sp, #256]
  402090:	ldp	x24, x23, [sp, #240]
  402094:	ldp	x28, x25, [sp, #224]
  402098:	ldp	x29, x30, [sp, #208]
  40209c:	add	sp, sp, #0x120
  4020a0:	ret
  4020a4:	sub	sp, sp, #0x130
  4020a8:	stp	x22, x21, [sp, #272]
  4020ac:	adrp	x22, 416000 <strsignal@plt+0x14bc0>
  4020b0:	stp	x20, x19, [sp, #288]
  4020b4:	ldr	x19, [x22, #568]
  4020b8:	stp	x29, x30, [sp, #224]
  4020bc:	add	x29, sp, #0xe0
  4020c0:	mov	x8, #0xffffffffffffffc8    	// #-56
  4020c4:	mov	x9, sp
  4020c8:	movk	x8, #0xff80, lsl #32
  4020cc:	sub	x10, x29, #0x58
  4020d0:	add	x9, x9, #0x80
  4020d4:	stp	x24, x23, [sp, #256]
  4020d8:	add	x23, x10, #0x38
  4020dc:	stp	x9, x8, [x29, #-16]
  4020e0:	add	x8, x29, #0x50
  4020e4:	stp	x28, x25, [sp, #240]
  4020e8:	stp	x1, x2, [x29, #-88]
  4020ec:	stp	x3, x4, [x29, #-72]
  4020f0:	stp	x5, x6, [x29, #-56]
  4020f4:	stur	x7, [x29, #-40]
  4020f8:	stp	q0, q1, [sp]
  4020fc:	stp	q2, q3, [sp, #32]
  402100:	stp	q4, q5, [sp, #64]
  402104:	stp	q6, q7, [sp, #96]
  402108:	stp	x8, x23, [x29, #-32]
  40210c:	cbz	x0, 402184 <strsignal@plt+0xd44>
  402110:	ldur	w25, [x29, #-8]
  402114:	ldur	x24, [x29, #-32]
  402118:	mov	x20, x0
  40211c:	b	402138 <strsignal@plt+0xcf8>
  402120:	mov	w8, w25
  402124:	add	x9, x24, #0x8
  402128:	ldr	x20, [x24]
  40212c:	mov	w25, w8
  402130:	mov	x24, x9
  402134:	cbz	x20, 402184 <strsignal@plt+0xd44>
  402138:	mov	x0, x20
  40213c:	bl	401190 <strlen@plt>
  402140:	mov	x21, x0
  402144:	mov	x0, x19
  402148:	mov	x1, x20
  40214c:	mov	x2, x21
  402150:	bl	401130 <memcpy@plt>
  402154:	add	x19, x19, x21
  402158:	tbz	w25, #31, 402120 <strsignal@plt+0xce0>
  40215c:	cmn	w25, #0x8
  402160:	add	w8, w25, #0x8
  402164:	b.gt	402124 <strsignal@plt+0xce4>
  402168:	add	x10, x23, w25, sxtw
  40216c:	mov	x9, x24
  402170:	mov	x24, x10
  402174:	ldr	x20, [x24]
  402178:	mov	w25, w8
  40217c:	mov	x24, x9
  402180:	cbnz	x20, 402138 <strsignal@plt+0xcf8>
  402184:	strb	wzr, [x19]
  402188:	ldr	x0, [x22, #568]
  40218c:	ldp	x20, x19, [sp, #288]
  402190:	ldp	x22, x21, [sp, #272]
  402194:	ldp	x24, x23, [sp, #256]
  402198:	ldp	x28, x25, [sp, #240]
  40219c:	ldp	x29, x30, [sp, #224]
  4021a0:	add	sp, sp, #0x130
  4021a4:	ret
  4021a8:	sub	sp, sp, #0x140
  4021ac:	stp	x29, x30, [sp, #224]
  4021b0:	add	x29, sp, #0xe0
  4021b4:	stp	x22, x21, [sp, #288]
  4021b8:	mov	x21, #0xffffffffffffffc8    	// #-56
  4021bc:	mov	x8, sp
  4021c0:	sub	x9, x29, #0x58
  4021c4:	stp	x24, x23, [sp, #272]
  4021c8:	stp	x20, x19, [sp, #304]
  4021cc:	mov	x19, x0
  4021d0:	movk	x21, #0xff80, lsl #32
  4021d4:	add	x24, x29, #0x60
  4021d8:	add	x22, x8, #0x80
  4021dc:	add	x23, x9, #0x38
  4021e0:	str	x28, [sp, #240]
  4021e4:	stp	x26, x25, [sp, #256]
  4021e8:	stp	x1, x2, [x29, #-88]
  4021ec:	stp	x3, x4, [x29, #-72]
  4021f0:	stp	x5, x6, [x29, #-56]
  4021f4:	stur	x7, [x29, #-40]
  4021f8:	stp	q0, q1, [sp]
  4021fc:	stp	q2, q3, [sp, #32]
  402200:	stp	q4, q5, [sp, #64]
  402204:	stp	q6, q7, [sp, #96]
  402208:	stp	x22, x21, [x29, #-16]
  40220c:	stp	x24, x23, [x29, #-32]
  402210:	cbz	x0, 40227c <strsignal@plt+0xe3c>
  402214:	ldur	w26, [x29, #-8]
  402218:	ldur	x25, [x29, #-32]
  40221c:	mov	x20, xzr
  402220:	mov	x0, x19
  402224:	b	402240 <strsignal@plt+0xe00>
  402228:	mov	w8, w26
  40222c:	add	x9, x25, #0x8
  402230:	ldr	x0, [x25]
  402234:	mov	x25, x9
  402238:	mov	w26, w8
  40223c:	cbz	x0, 402274 <strsignal@plt+0xe34>
  402240:	bl	401190 <strlen@plt>
  402244:	add	x20, x0, x20
  402248:	tbz	w26, #31, 402228 <strsignal@plt+0xde8>
  40224c:	cmn	w26, #0x8
  402250:	add	w8, w26, #0x8
  402254:	b.gt	40222c <strsignal@plt+0xdec>
  402258:	add	x10, x23, w26, sxtw
  40225c:	mov	x9, x25
  402260:	mov	x25, x10
  402264:	ldr	x0, [x25]
  402268:	mov	x25, x9
  40226c:	mov	w26, w8
  402270:	cbnz	x0, 402240 <strsignal@plt+0xe00>
  402274:	add	x0, x20, #0x1
  402278:	b	402280 <strsignal@plt+0xe40>
  40227c:	mov	w0, #0x1                   	// #1
  402280:	bl	403214 <strsignal@plt+0x1dd4>
  402284:	mov	x20, x0
  402288:	stp	x22, x21, [x29, #-16]
  40228c:	mov	x21, x0
  402290:	stp	x24, x23, [x29, #-32]
  402294:	cbz	x19, 40230c <strsignal@plt+0xecc>
  402298:	ldur	w25, [x29, #-8]
  40229c:	ldur	x24, [x29, #-32]
  4022a0:	mov	x21, x20
  4022a4:	b	4022c0 <strsignal@plt+0xe80>
  4022a8:	mov	w8, w25
  4022ac:	add	x9, x24, #0x8
  4022b0:	ldr	x19, [x24]
  4022b4:	mov	w25, w8
  4022b8:	mov	x24, x9
  4022bc:	cbz	x19, 40230c <strsignal@plt+0xecc>
  4022c0:	mov	x0, x19
  4022c4:	bl	401190 <strlen@plt>
  4022c8:	mov	x22, x0
  4022cc:	mov	x0, x21
  4022d0:	mov	x1, x19
  4022d4:	mov	x2, x22
  4022d8:	bl	401130 <memcpy@plt>
  4022dc:	add	x21, x21, x22
  4022e0:	tbz	w25, #31, 4022a8 <strsignal@plt+0xe68>
  4022e4:	cmn	w25, #0x8
  4022e8:	add	w8, w25, #0x8
  4022ec:	b.gt	4022ac <strsignal@plt+0xe6c>
  4022f0:	add	x10, x23, w25, sxtw
  4022f4:	mov	x9, x24
  4022f8:	mov	x24, x10
  4022fc:	ldr	x19, [x24]
  402300:	mov	w25, w8
  402304:	mov	x24, x9
  402308:	cbnz	x19, 4022c0 <strsignal@plt+0xe80>
  40230c:	strb	wzr, [x21]
  402310:	mov	x0, x20
  402314:	ldp	x20, x19, [sp, #304]
  402318:	ldp	x22, x21, [sp, #288]
  40231c:	ldp	x24, x23, [sp, #272]
  402320:	ldp	x26, x25, [sp, #256]
  402324:	ldr	x28, [sp, #240]
  402328:	ldp	x29, x30, [sp, #224]
  40232c:	add	sp, sp, #0x140
  402330:	ret
  402334:	sub	sp, sp, #0x130
  402338:	stp	x29, x30, [sp, #208]
  40233c:	add	x29, sp, #0xd0
  402340:	stp	x22, x21, [sp, #272]
  402344:	mov	x22, #0xffffffffffffffd0    	// #-48
  402348:	mov	x8, sp
  40234c:	sub	x9, x29, #0x50
  402350:	stp	x26, x25, [sp, #240]
  402354:	stp	x24, x23, [sp, #256]
  402358:	stp	x20, x19, [sp, #288]
  40235c:	mov	x20, x1
  402360:	mov	x19, x0
  402364:	movk	x22, #0xff80, lsl #32
  402368:	add	x25, x29, #0x60
  40236c:	add	x23, x8, #0x80
  402370:	add	x24, x9, #0x30
  402374:	stp	x28, x27, [sp, #224]
  402378:	stp	x2, x3, [x29, #-80]
  40237c:	stp	x4, x5, [x29, #-64]
  402380:	stp	x6, x7, [x29, #-48]
  402384:	stp	q1, q2, [sp, #16]
  402388:	stp	q3, q4, [sp, #48]
  40238c:	str	q0, [sp]
  402390:	stp	q5, q6, [sp, #80]
  402394:	str	q7, [sp, #112]
  402398:	stp	x23, x22, [x29, #-16]
  40239c:	stp	x25, x24, [x29, #-32]
  4023a0:	cbz	x1, 40240c <strsignal@plt+0xfcc>
  4023a4:	ldur	w27, [x29, #-8]
  4023a8:	ldur	x26, [x29, #-32]
  4023ac:	mov	x21, xzr
  4023b0:	mov	x0, x20
  4023b4:	b	4023d0 <strsignal@plt+0xf90>
  4023b8:	mov	w8, w27
  4023bc:	add	x9, x26, #0x8
  4023c0:	ldr	x0, [x26]
  4023c4:	mov	x26, x9
  4023c8:	mov	w27, w8
  4023cc:	cbz	x0, 402404 <strsignal@plt+0xfc4>
  4023d0:	bl	401190 <strlen@plt>
  4023d4:	add	x21, x0, x21
  4023d8:	tbz	w27, #31, 4023b8 <strsignal@plt+0xf78>
  4023dc:	cmn	w27, #0x8
  4023e0:	add	w8, w27, #0x8
  4023e4:	b.gt	4023bc <strsignal@plt+0xf7c>
  4023e8:	add	x10, x24, w27, sxtw
  4023ec:	mov	x9, x26
  4023f0:	mov	x26, x10
  4023f4:	ldr	x0, [x26]
  4023f8:	mov	x26, x9
  4023fc:	mov	w27, w8
  402400:	cbnz	x0, 4023d0 <strsignal@plt+0xf90>
  402404:	add	x0, x21, #0x1
  402408:	b	402410 <strsignal@plt+0xfd0>
  40240c:	mov	w0, #0x1                   	// #1
  402410:	bl	403214 <strsignal@plt+0x1dd4>
  402414:	mov	x21, x0
  402418:	stp	x23, x22, [x29, #-16]
  40241c:	mov	x22, x0
  402420:	stp	x25, x24, [x29, #-32]
  402424:	cbz	x20, 40249c <strsignal@plt+0x105c>
  402428:	ldur	w26, [x29, #-8]
  40242c:	ldur	x25, [x29, #-32]
  402430:	mov	x22, x21
  402434:	b	402450 <strsignal@plt+0x1010>
  402438:	mov	w8, w26
  40243c:	add	x9, x25, #0x8
  402440:	ldr	x20, [x25]
  402444:	mov	w26, w8
  402448:	mov	x25, x9
  40244c:	cbz	x20, 40249c <strsignal@plt+0x105c>
  402450:	mov	x0, x20
  402454:	bl	401190 <strlen@plt>
  402458:	mov	x23, x0
  40245c:	mov	x0, x22
  402460:	mov	x1, x20
  402464:	mov	x2, x23
  402468:	bl	401130 <memcpy@plt>
  40246c:	add	x22, x22, x23
  402470:	tbz	w26, #31, 402438 <strsignal@plt+0xff8>
  402474:	cmn	w26, #0x8
  402478:	add	w8, w26, #0x8
  40247c:	b.gt	40243c <strsignal@plt+0xffc>
  402480:	add	x10, x24, w26, sxtw
  402484:	mov	x9, x25
  402488:	mov	x25, x10
  40248c:	ldr	x20, [x25]
  402490:	mov	w26, w8
  402494:	mov	x25, x9
  402498:	cbnz	x20, 402450 <strsignal@plt+0x1010>
  40249c:	strb	wzr, [x22]
  4024a0:	cbz	x19, 4024ac <strsignal@plt+0x106c>
  4024a4:	mov	x0, x19
  4024a8:	bl	401210 <free@plt>
  4024ac:	mov	x0, x21
  4024b0:	ldp	x20, x19, [sp, #288]
  4024b4:	ldp	x22, x21, [sp, #272]
  4024b8:	ldp	x24, x23, [sp, #256]
  4024bc:	ldp	x26, x25, [sp, #240]
  4024c0:	ldp	x28, x27, [sp, #224]
  4024c4:	ldp	x29, x30, [sp, #208]
  4024c8:	add	sp, sp, #0x130
  4024cc:	ret
  4024d0:	mov	w3, #0x1                   	// #1
  4024d4:	b	4024d8 <strsignal@plt+0x1098>
  4024d8:	stp	x29, x30, [sp, #-96]!
  4024dc:	stp	x28, x27, [sp, #16]
  4024e0:	stp	x26, x25, [sp, #32]
  4024e4:	stp	x24, x23, [sp, #48]
  4024e8:	stp	x22, x21, [sp, #64]
  4024ec:	stp	x20, x19, [sp, #80]
  4024f0:	mov	x29, sp
  4024f4:	sub	sp, sp, #0x90
  4024f8:	mov	x24, xzr
  4024fc:	cbz	x0, 40283c <strsignal@plt+0x13fc>
  402500:	mov	x20, x1
  402504:	cbz	x1, 40283c <strsignal@plt+0x13fc>
  402508:	mov	x23, x2
  40250c:	cbz	x2, 40283c <strsignal@plt+0x13fc>
  402510:	mov	w22, w3
  402514:	mov	x21, x0
  402518:	bl	4033e4 <strsignal@plt+0x1fa4>
  40251c:	cmp	x0, x21
  402520:	b.eq	402540 <strsignal@plt+0x1100>  // b.none
  402524:	mov	x27, xzr
  402528:	mov	x0, x21
  40252c:	cbz	w22, 402684 <strsignal@plt+0x1244>
  402530:	bl	403408 <strsignal@plt+0x1fc8>
  402534:	mov	x22, x0
  402538:	cbnz	x0, 402690 <strsignal@plt+0x1250>
  40253c:	b	402718 <strsignal@plt+0x12d8>
  402540:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  402544:	add	x0, x0, #0x771
  402548:	bl	4013c0 <getenv@plt>
  40254c:	cbz	x0, 402524 <strsignal@plt+0x10e4>
  402550:	mov	x24, x0
  402554:	bl	401190 <strlen@plt>
  402558:	add	x8, x0, #0x1
  40255c:	cmp	x8, #0x2
  402560:	mov	w8, #0x2                   	// #2
  402564:	csinc	x19, x8, x0, ls  // ls = plast
  402568:	mov	x0, x21
  40256c:	bl	401190 <strlen@plt>
  402570:	add	x8, x0, x19
  402574:	add	x0, x8, #0x1
  402578:	cmp	x0, #0xfbf
  40257c:	b.hi	40259c <strsignal@plt+0x115c>  // b.pmore
  402580:	add	x9, x0, #0xf
  402584:	mov	x8, sp
  402588:	and	x9, x9, #0xfffffffffffffff0
  40258c:	sub	x25, x8, x9
  402590:	mov	sp, x25
  402594:	stur	xzr, [x29, #-144]
  402598:	b	4025a8 <strsignal@plt+0x1168>
  40259c:	bl	401390 <malloc@plt>
  4025a0:	mov	x25, x0
  4025a4:	stur	x0, [x29, #-144]
  4025a8:	add	x27, x25, #0x2
  4025ac:	mov	x19, xzr
  4025b0:	ldrb	w8, [x24, x19]
  4025b4:	cmp	w8, #0x3a
  4025b8:	b.eq	4025d0 <strsignal@plt+0x1190>  // b.none
  4025bc:	cbz	w8, 4025d0 <strsignal@plt+0x1190>
  4025c0:	add	x19, x19, #0x1
  4025c4:	ldrb	w8, [x24, x19]
  4025c8:	cmp	w8, #0x3a
  4025cc:	b.ne	4025bc <strsignal@plt+0x117c>  // b.any
  4025d0:	add	x28, x24, x19
  4025d4:	cbz	x19, 402608 <strsignal@plt+0x11c8>
  4025d8:	sub	x26, x28, x24
  4025dc:	mov	x0, x25
  4025e0:	mov	x1, x24
  4025e4:	mov	x2, x26
  4025e8:	bl	401130 <memcpy@plt>
  4025ec:	ldurb	w8, [x28, #-1]
  4025f0:	cmp	w8, #0x2f
  4025f4:	add	x8, x25, x26
  4025f8:	b.eq	402614 <strsignal@plt+0x11d4>  // b.none
  4025fc:	mov	w9, #0x2f                  	// #47
  402600:	strb	w9, [x8], #1
  402604:	b	402614 <strsignal@plt+0x11d4>
  402608:	mov	w8, #0x2f2e                	// #12078
  40260c:	strh	w8, [x25]
  402610:	mov	x8, x27
  402614:	mov	x0, x25
  402618:	mov	x1, x21
  40261c:	strb	wzr, [x8]
  402620:	bl	401430 <strcat@plt>
  402624:	mov	w1, #0x1                   	// #1
  402628:	bl	401260 <access@plt>
  40262c:	cbnz	w0, 402650 <strsignal@plt+0x1210>
  402630:	sub	x2, x29, #0x88
  402634:	mov	x1, x25
  402638:	bl	401370 <__xstat@plt>
  40263c:	tbnz	w0, #31, 402650 <strsignal@plt+0x1210>
  402640:	ldur	w8, [x29, #-120]
  402644:	and	w8, w8, #0xf000
  402648:	cmp	w8, #0x8, lsl #12
  40264c:	b.eq	402674 <strsignal@plt+0x1234>  // b.none
  402650:	ldrb	w8, [x28]
  402654:	cbz	w8, 402678 <strsignal@plt+0x1238>
  402658:	add	x8, x24, x19
  40265c:	add	x24, x8, #0x1
  402660:	mov	x19, xzr
  402664:	ldrb	w8, [x24, x19]
  402668:	cmp	w8, #0x3a
  40266c:	b.ne	4025bc <strsignal@plt+0x117c>  // b.any
  402670:	b	4025d0 <strsignal@plt+0x1190>
  402674:	mov	x21, x25
  402678:	ldur	x27, [x29, #-144]
  40267c:	mov	x0, x21
  402680:	cbnz	w22, 402530 <strsignal@plt+0x10f0>
  402684:	bl	401230 <strdup@plt>
  402688:	mov	x22, x0
  40268c:	cbz	x0, 402718 <strsignal@plt+0x12d8>
  402690:	sub	x1, x29, #0x88
  402694:	mov	x0, x22
  402698:	bl	402968 <strsignal@plt+0x1528>
  40269c:	mov	x21, x0
  4026a0:	mov	x0, x22
  4026a4:	bl	401210 <free@plt>
  4026a8:	cbz	x21, 402718 <strsignal@plt+0x12d8>
  4026ac:	sub	x1, x29, #0x4
  4026b0:	mov	x0, x20
  4026b4:	bl	402968 <strsignal@plt+0x1528>
  4026b8:	mov	x20, x0
  4026bc:	cbz	x0, 40270c <strsignal@plt+0x12cc>
  4026c0:	ldur	w19, [x29, #-136]
  4026c4:	ldur	w9, [x29, #-4]
  4026c8:	sub	w8, w19, #0x1
  4026cc:	cmp	w8, w9
  4026d0:	stur	w8, [x29, #-136]
  4026d4:	b.ne	402734 <strsignal@plt+0x12f4>  // b.any
  4026d8:	cmp	w19, #0x2
  4026dc:	b.lt	40270c <strsignal@plt+0x12cc>  // b.tstop
  4026e0:	mov	w25, w8
  4026e4:	mov	x22, x21
  4026e8:	mov	x24, x20
  4026ec:	ldr	x0, [x22]
  4026f0:	ldr	x1, [x24]
  4026f4:	bl	401360 <strcmp@plt>
  4026f8:	cbnz	w0, 402720 <strsignal@plt+0x12e0>
  4026fc:	subs	x25, x25, #0x1
  402700:	add	x24, x24, #0x8
  402704:	add	x22, x22, #0x8
  402708:	b.ne	4026ec <strsignal@plt+0x12ac>  // b.any
  40270c:	mov	x24, xzr
  402710:	mov	x22, xzr
  402714:	b	4027cc <strsignal@plt+0x138c>
  402718:	mov	x24, xzr
  40271c:	b	402834 <strsignal@plt+0x13f4>
  402720:	cmp	w19, #0x2
  402724:	mov	x24, xzr
  402728:	mov	x22, xzr
  40272c:	b.lt	4027cc <strsignal@plt+0x138c>  // b.tstop
  402730:	cbz	w25, 4027cc <strsignal@plt+0x138c>
  402734:	sub	x1, x29, #0x8
  402738:	mov	x0, x23
  40273c:	bl	402968 <strsignal@plt+0x1528>
  402740:	mov	x22, x0
  402744:	cbz	x0, 4027c8 <strsignal@plt+0x1388>
  402748:	ldp	w24, w25, [x29, #-8]
  40274c:	cmp	w24, w25
  402750:	csel	w23, w24, w25, lt  // lt = tstop
  402754:	cmp	w23, #0x1
  402758:	b.lt	4027c8 <strsignal@plt+0x1388>  // b.tstop
  40275c:	mov	x19, xzr
  402760:	mov	w26, w23
  402764:	lsl	x8, x19, #3
  402768:	ldr	x0, [x20, x8]
  40276c:	ldr	x1, [x22, x8]
  402770:	bl	401360 <strcmp@plt>
  402774:	cbnz	w0, 402788 <strsignal@plt+0x1348>
  402778:	add	x19, x19, #0x1
  40277c:	cmp	x19, x26
  402780:	b.cc	402764 <strsignal@plt+0x1324>  // b.lo, b.ul, b.last
  402784:	b	40278c <strsignal@plt+0x134c>
  402788:	mov	w23, w19
  40278c:	cbz	w23, 4027c8 <strsignal@plt+0x1388>
  402790:	ldur	w26, [x29, #-136]
  402794:	mov	x28, x27
  402798:	cmp	w26, #0x1
  40279c:	b.lt	402860 <strsignal@plt+0x1420>  // b.tstop
  4027a0:	mov	x27, xzr
  4027a4:	mov	x19, xzr
  4027a8:	ldr	x0, [x21, x27, lsl #3]
  4027ac:	bl	401190 <strlen@plt>
  4027b0:	add	w8, w0, w19
  4027b4:	add	x27, x27, #0x1
  4027b8:	cmp	x27, x26
  4027bc:	sxtw	x19, w8
  4027c0:	b.cc	4027a8 <strsignal@plt+0x1368>  // b.lo, b.ul, b.last
  4027c4:	b	402864 <strsignal@plt+0x1424>
  4027c8:	mov	x24, xzr
  4027cc:	ldr	x0, [x21]
  4027d0:	cbz	x0, 4027e4 <strsignal@plt+0x13a4>
  4027d4:	add	x19, x21, #0x8
  4027d8:	bl	401210 <free@plt>
  4027dc:	ldr	x0, [x19], #8
  4027e0:	cbnz	x0, 4027d8 <strsignal@plt+0x1398>
  4027e4:	mov	x0, x21
  4027e8:	bl	401210 <free@plt>
  4027ec:	cbz	x20, 402810 <strsignal@plt+0x13d0>
  4027f0:	ldr	x0, [x20]
  4027f4:	cbz	x0, 402808 <strsignal@plt+0x13c8>
  4027f8:	add	x19, x20, #0x8
  4027fc:	bl	401210 <free@plt>
  402800:	ldr	x0, [x19], #8
  402804:	cbnz	x0, 4027fc <strsignal@plt+0x13bc>
  402808:	mov	x0, x20
  40280c:	bl	401210 <free@plt>
  402810:	cbz	x22, 402834 <strsignal@plt+0x13f4>
  402814:	ldr	x0, [x22]
  402818:	cbz	x0, 40282c <strsignal@plt+0x13ec>
  40281c:	add	x19, x22, #0x8
  402820:	bl	401210 <free@plt>
  402824:	ldr	x0, [x19], #8
  402828:	cbnz	x0, 402820 <strsignal@plt+0x13e0>
  40282c:	mov	x0, x22
  402830:	bl	401210 <free@plt>
  402834:	mov	x0, x27
  402838:	bl	401210 <free@plt>
  40283c:	mov	x0, x24
  402840:	mov	sp, x29
  402844:	ldp	x20, x19, [sp, #80]
  402848:	ldp	x22, x21, [sp, #64]
  40284c:	ldp	x24, x23, [sp, #48]
  402850:	ldp	x26, x25, [sp, #32]
  402854:	ldp	x28, x27, [sp, #16]
  402858:	ldp	x29, x30, [sp], #96
  40285c:	ret
  402860:	mov	x19, xzr
  402864:	sub	w8, w25, w23
  402868:	sxtw	x9, w8
  40286c:	add	x8, x9, w8, sxtw #1
  402870:	cmp	w23, w24
  402874:	add	x19, x19, x8
  402878:	b.ge	402898 <strsignal@plt+0x1458>  // b.tcont
  40287c:	add	x27, x22, w23, uxtw #3
  402880:	sub	x24, x24, w23, uxtw
  402884:	ldr	x0, [x27], #8
  402888:	bl	401190 <strlen@plt>
  40288c:	subs	x24, x24, #0x1
  402890:	add	x19, x0, w19, sxtw
  402894:	b.ne	402884 <strsignal@plt+0x1444>  // b.any
  402898:	add	w8, w19, #0x1
  40289c:	sxtw	x0, w8
  4028a0:	bl	401390 <malloc@plt>
  4028a4:	mov	x24, x0
  4028a8:	cbz	x0, 402958 <strsignal@plt+0x1518>
  4028ac:	cmp	w26, #0x1
  4028b0:	mov	x27, x28
  4028b4:	strb	wzr, [x24]
  4028b8:	b.lt	4028e0 <strsignal@plt+0x14a0>  // b.tstop
  4028bc:	mov	x19, xzr
  4028c0:	ldr	x1, [x21, x19, lsl #3]
  4028c4:	mov	x0, x24
  4028c8:	bl	401430 <strcat@plt>
  4028cc:	ldursw	x8, [x29, #-136]
  4028d0:	add	x19, x19, #0x1
  4028d4:	cmp	x19, x8
  4028d8:	b.lt	4028c0 <strsignal@plt+0x1480>  // b.tstop
  4028dc:	ldur	w25, [x29, #-4]
  4028e0:	mov	x0, x24
  4028e4:	bl	401190 <strlen@plt>
  4028e8:	cmp	w23, w25
  4028ec:	add	x8, x24, x0
  4028f0:	b.ge	402924 <strsignal@plt+0x14e4>  // b.tcont
  4028f4:	mov	w9, #0x2e2e                	// #11822
  4028f8:	mov	w10, #0x2f                  	// #47
  4028fc:	mov	w11, w23
  402900:	ldur	w13, [x29, #-4]
  402904:	add	x12, x8, #0x3
  402908:	add	w11, w11, #0x1
  40290c:	strh	w9, [x8]
  402910:	cmp	w11, w13
  402914:	strb	w10, [x8, #2]
  402918:	mov	x8, x12
  40291c:	b.lt	402900 <strsignal@plt+0x14c0>  // b.tstop
  402920:	mov	x8, x12
  402924:	ldur	w9, [x29, #-8]
  402928:	strb	wzr, [x8]
  40292c:	cmp	w23, w9
  402930:	b.ge	4027cc <strsignal@plt+0x138c>  // b.tcont
  402934:	mov	w19, w23
  402938:	ldr	x1, [x22, x19, lsl #3]
  40293c:	mov	x0, x24
  402940:	bl	401430 <strcat@plt>
  402944:	ldur	w8, [x29, #-8]
  402948:	add	x19, x19, #0x1
  40294c:	cmp	w8, w19
  402950:	b.gt	402938 <strsignal@plt+0x14f8>
  402954:	b	4027cc <strsignal@plt+0x138c>
  402958:	mov	x27, x28
  40295c:	b	4027cc <strsignal@plt+0x138c>
  402960:	mov	w3, wzr
  402964:	b	4024d8 <strsignal@plt+0x1098>
  402968:	stp	x29, x30, [sp, #-80]!
  40296c:	stp	x22, x21, [sp, #48]
  402970:	stp	x20, x19, [sp, #64]
  402974:	mov	x20, x1
  402978:	mov	x21, x0
  40297c:	mov	w8, wzr
  402980:	mov	x9, x0
  402984:	str	x25, [sp, #16]
  402988:	stp	x24, x23, [sp, #32]
  40298c:	mov	x29, sp
  402990:	mov	x10, x9
  402994:	mov	x9, x10
  402998:	ldrb	w11, [x10], #1
  40299c:	cbz	w11, 4029bc <strsignal@plt+0x157c>
  4029a0:	cmp	w11, #0x2f
  4029a4:	b.ne	402994 <strsignal@plt+0x1554>  // b.any
  4029a8:	ldrb	w10, [x9, #1]!
  4029ac:	cmp	w10, #0x2f
  4029b0:	b.eq	4029a8 <strsignal@plt+0x1568>  // b.none
  4029b4:	add	w8, w8, #0x1
  4029b8:	b	402990 <strsignal@plt+0x1550>
  4029bc:	add	w8, w8, #0x2
  4029c0:	lsl	x0, x8, #3
  4029c4:	bl	401390 <malloc@plt>
  4029c8:	mov	x19, x0
  4029cc:	cbz	x0, 402ad0 <strsignal@plt+0x1690>
  4029d0:	mov	w24, wzr
  4029d4:	mov	x8, x21
  4029d8:	mov	x25, x8
  4029dc:	ldrb	w9, [x8], #1
  4029e0:	cbz	w9, 402a54 <strsignal@plt+0x1614>
  4029e4:	cmp	w9, #0x2f
  4029e8:	b.ne	4029d8 <strsignal@plt+0x1598>  // b.any
  4029ec:	ldrb	w8, [x25, #1]!
  4029f0:	cmp	w8, #0x2f
  4029f4:	b.eq	4029ec <strsignal@plt+0x15ac>  // b.none
  4029f8:	sub	x23, x25, x21
  4029fc:	add	w8, w23, #0x1
  402a00:	sxtw	x0, w8
  402a04:	bl	401390 <malloc@plt>
  402a08:	sxtw	x23, w23
  402a0c:	mov	x1, x21
  402a10:	mov	x2, x23
  402a14:	mov	x22, x0
  402a18:	bl	401130 <memcpy@plt>
  402a1c:	add	w8, w24, #0x1
  402a20:	str	x22, [x19, w24, uxtw #3]
  402a24:	mov	w24, w8
  402a28:	mov	x21, x25
  402a2c:	strb	wzr, [x22, x23]
  402a30:	cbnz	x22, 4029d4 <strsignal@plt+0x1594>
  402a34:	str	xzr, [x19, w8, uxtw #3]
  402a38:	ldr	x0, [x19]
  402a3c:	cbz	x0, 402ac4 <strsignal@plt+0x1684>
  402a40:	add	x20, x19, #0x8
  402a44:	bl	401210 <free@plt>
  402a48:	ldr	x0, [x20], #8
  402a4c:	cbnz	x0, 402a44 <strsignal@plt+0x1604>
  402a50:	b	402ac4 <strsignal@plt+0x1684>
  402a54:	mvn	x9, x21
  402a58:	add	x23, x9, x8
  402a5c:	cmp	x23, #0x1
  402a60:	b.lt	402a90 <strsignal@plt+0x1650>  // b.tstop
  402a64:	add	w8, w23, #0x1
  402a68:	sxtw	x0, w8
  402a6c:	bl	401390 <malloc@plt>
  402a70:	sxtw	x23, w23
  402a74:	mov	x1, x21
  402a78:	mov	x2, x23
  402a7c:	mov	x22, x0
  402a80:	bl	401130 <memcpy@plt>
  402a84:	str	x22, [x19, w24, uxtw #3]
  402a88:	add	w24, w24, #0x1
  402a8c:	strb	wzr, [x22, x23]
  402a90:	add	x8, x19, w24, sxtw #3
  402a94:	ldur	x9, [x8, #-8]
  402a98:	str	xzr, [x8]
  402a9c:	cbz	x9, 402aac <strsignal@plt+0x166c>
  402aa0:	cbz	x20, 402ad0 <strsignal@plt+0x1690>
  402aa4:	str	w24, [x20]
  402aa8:	b	402ad0 <strsignal@plt+0x1690>
  402aac:	ldr	x0, [x19]
  402ab0:	cbz	x0, 402ac4 <strsignal@plt+0x1684>
  402ab4:	add	x20, x19, #0x8
  402ab8:	bl	401210 <free@plt>
  402abc:	ldr	x0, [x20], #8
  402ac0:	cbnz	x0, 402ab8 <strsignal@plt+0x1678>
  402ac4:	mov	x0, x19
  402ac8:	bl	401210 <free@plt>
  402acc:	mov	x19, xzr
  402ad0:	mov	x0, x19
  402ad4:	ldp	x20, x19, [sp, #64]
  402ad8:	ldp	x22, x21, [sp, #48]
  402adc:	ldp	x24, x23, [sp, #32]
  402ae0:	ldr	x25, [sp, #16]
  402ae4:	ldp	x29, x30, [sp], #80
  402ae8:	ret
  402aec:	stp	x29, x30, [sp, #-80]!
  402af0:	stp	x26, x25, [sp, #16]
  402af4:	stp	x24, x23, [sp, #32]
  402af8:	mov	x24, x2
  402afc:	mov	x25, x1
  402b00:	mov	w26, w0
  402b04:	mov	w0, wzr
  402b08:	mov	x1, x3
  402b0c:	mov	x2, xzr
  402b10:	stp	x22, x21, [sp, #48]
  402b14:	stp	x20, x19, [sp, #64]
  402b18:	mov	x29, sp
  402b1c:	mov	x19, x7
  402b20:	mov	x21, x6
  402b24:	mov	x22, x5
  402b28:	mov	x23, x4
  402b2c:	bl	403144 <strsignal@plt+0x1d04>
  402b30:	mov	w1, w26
  402b34:	mov	x2, x25
  402b38:	mov	x3, x24
  402b3c:	mov	x4, x23
  402b40:	mov	x5, x22
  402b44:	mov	x6, x19
  402b48:	mov	x20, x0
  402b4c:	bl	403b2c <strsignal@plt+0x26ec>
  402b50:	mov	x22, x0
  402b54:	cbnz	x0, 402b80 <strsignal@plt+0x1740>
  402b58:	mov	w1, #0x1                   	// #1
  402b5c:	mov	x0, x20
  402b60:	mov	x2, x21
  402b64:	bl	403ef0 <strsignal@plt+0x2ab0>
  402b68:	cbz	w0, 402b74 <strsignal@plt+0x1734>
  402b6c:	mov	x22, xzr
  402b70:	b	402b80 <strsignal@plt+0x1740>
  402b74:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  402b78:	add	x22, x22, #0x86a
  402b7c:	str	wzr, [x19]
  402b80:	mov	x0, x20
  402b84:	bl	404154 <strsignal@plt+0x2d14>
  402b88:	mov	x0, x22
  402b8c:	ldp	x20, x19, [sp, #64]
  402b90:	ldp	x22, x21, [sp, #48]
  402b94:	ldp	x24, x23, [sp, #32]
  402b98:	ldp	x26, x25, [sp, #16]
  402b9c:	ldp	x29, x30, [sp], #80
  402ba0:	ret
  402ba4:	mov	x0, x1
  402ba8:	mov	w1, wzr
  402bac:	b	4011c0 <open@plt>
  402bb0:	cmp	w3, #0x0
  402bb4:	mov	w8, #0x441                 	// #1089
  402bb8:	mov	w9, #0x241                 	// #577
  402bbc:	csel	w8, w9, w8, eq  // eq = none
  402bc0:	mov	w2, #0x1b6                 	// #438
  402bc4:	mov	x0, x1
  402bc8:	mov	w1, w8
  402bcc:	b	4011c0 <open@plt>
  402bd0:	sub	sp, sp, #0xb0
  402bd4:	stp	x29, x30, [sp, #80]
  402bd8:	stp	x28, x27, [sp, #96]
  402bdc:	add	x29, sp, #0x50
  402be0:	mov	w27, #0x1                   	// #1
  402be4:	stp	x26, x25, [sp, #112]
  402be8:	stp	x24, x23, [sp, #128]
  402bec:	stp	x22, x21, [sp, #144]
  402bf0:	stp	x20, x19, [sp, #160]
  402bf4:	str	x2, [sp, #24]
  402bf8:	stur	wzr, [x29, #-4]
  402bfc:	stur	w27, [x29, #-4]
  402c00:	ldur	w8, [x29, #-4]
  402c04:	ldp	x19, x20, [x29, #104]
  402c08:	mov	w21, w7
  402c0c:	mov	w22, w6
  402c10:	mov	w26, w5
  402c14:	mov	x24, x4
  402c18:	mov	x23, x3
  402c1c:	mov	w25, w1
  402c20:	str	x0, [sp, #16]
  402c24:	cbz	w8, 402c3c <strsignal@plt+0x17fc>
  402c28:	sub	x0, x29, #0xc
  402c2c:	mov	w1, #0x80000               	// #524288
  402c30:	bl	4011f0 <pipe2@plt>
  402c34:	cbz	w0, 402c3c <strsignal@plt+0x17fc>
  402c38:	stur	wzr, [x29, #-4]
  402c3c:	stur	w27, [x29, #-16]
  402c40:	adrp	x28, 416000 <strsignal@plt+0x14bc0>
  402c44:	ldr	x8, [x28, #424]
  402c48:	stur	x8, [x29, #-32]
  402c4c:	stur	wzr, [x29, #-20]
  402c50:	ldur	w8, [x29, #-20]
  402c54:	cmp	w8, #0x3
  402c58:	b.gt	402ce0 <strsignal@plt+0x18a0>
  402c5c:	ldr	w8, [x29, #96]
  402c60:	str	w8, [sp, #12]
  402c64:	bl	4013a0 <vfork@plt>
  402c68:	mov	w27, w0
  402c6c:	tbz	w0, #31, 402c9c <strsignal@plt+0x185c>
  402c70:	ldur	w0, [x29, #-16]
  402c74:	bl	4011e0 <sleep@plt>
  402c78:	ldur	w8, [x29, #-16]
  402c7c:	lsl	w8, w8, #1
  402c80:	stur	w8, [x29, #-16]
  402c84:	ldur	w8, [x29, #-20]
  402c88:	add	w8, w8, #0x1
  402c8c:	stur	w8, [x29, #-20]
  402c90:	ldur	w8, [x29, #-20]
  402c94:	cmp	w8, #0x4
  402c98:	b.lt	402c64 <strsignal@plt+0x1824>  // b.tstop
  402c9c:	cmn	w27, #0x1
  402ca0:	b.eq	402ce0 <strsignal@plt+0x18a0>  // b.none
  402ca4:	cbz	w27, 402df0 <strsignal@plt+0x19b0>
  402ca8:	ldur	x8, [x29, #-32]
  402cac:	str	xzr, [sp, #32]
  402cb0:	str	x8, [x28, #424]
  402cb4:	ldur	w8, [x29, #-4]
  402cb8:	cbz	w8, 402d18 <strsignal@plt+0x18d8>
  402cbc:	ldur	w0, [x29, #-8]
  402cc0:	bl	401350 <close@plt>
  402cc4:	ldur	w0, [x29, #-12]
  402cc8:	add	x1, sp, #0x20
  402ccc:	mov	w2, #0x10                  	// #16
  402cd0:	bl	401270 <read@plt>
  402cd4:	tbnz	x0, #63, 402d28 <strsignal@plt+0x18e8>
  402cd8:	ldr	x23, [sp, #32]
  402cdc:	b	402d30 <strsignal@plt+0x18f0>
  402ce0:	ldur	w8, [x29, #-4]
  402ce4:	cbz	w8, 402cf8 <strsignal@plt+0x18b8>
  402ce8:	ldur	w0, [x29, #-12]
  402cec:	bl	401350 <close@plt>
  402cf0:	ldur	w0, [x29, #-8]
  402cf4:	bl	401350 <close@plt>
  402cf8:	bl	401330 <__errno_location@plt>
  402cfc:	ldr	w8, [x0]
  402d00:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402d04:	add	x9, x9, #0x8c8
  402d08:	mov	w27, #0xffffffff            	// #-1
  402d0c:	str	w8, [x20]
  402d10:	str	x9, [x19]
  402d14:	b	402db0 <strsignal@plt+0x1970>
  402d18:	mov	x23, xzr
  402d1c:	mov	x24, xzr
  402d20:	cbnz	w26, 402d40 <strsignal@plt+0x1900>
  402d24:	b	402d50 <strsignal@plt+0x1910>
  402d28:	mov	x23, xzr
  402d2c:	str	xzr, [sp, #32]
  402d30:	ldur	w0, [x29, #-12]
  402d34:	bl	401350 <close@plt>
  402d38:	mov	x24, x23
  402d3c:	cbz	w26, 402d50 <strsignal@plt+0x1910>
  402d40:	cbnz	x24, 402d50 <strsignal@plt+0x1910>
  402d44:	mov	w0, w26
  402d48:	bl	401350 <close@plt>
  402d4c:	tbnz	w0, #31, 402d88 <strsignal@plt+0x1948>
  402d50:	cmp	w22, #0x1
  402d54:	b.eq	402d68 <strsignal@plt+0x1928>  // b.none
  402d58:	cbnz	x24, 402d68 <strsignal@plt+0x1928>
  402d5c:	mov	w0, w22
  402d60:	bl	401350 <close@plt>
  402d64:	tbnz	w0, #31, 402d88 <strsignal@plt+0x1948>
  402d68:	cmp	w21, #0x2
  402d6c:	b.eq	402d80 <strsignal@plt+0x1940>  // b.none
  402d70:	cbnz	x24, 402d80 <strsignal@plt+0x1940>
  402d74:	mov	w0, w21
  402d78:	bl	401350 <close@plt>
  402d7c:	tbnz	w0, #31, 402dd4 <strsignal@plt+0x1994>
  402d80:	cbnz	x24, 402da0 <strsignal@plt+0x1960>
  402d84:	b	402db0 <strsignal@plt+0x1970>
  402d88:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  402d8c:	add	x23, x23, #0x8d3
  402d90:	str	x23, [sp, #32]
  402d94:	bl	401330 <__errno_location@plt>
  402d98:	ldr	w8, [x0]
  402d9c:	str	w8, [sp, #40]
  402da0:	ldr	w8, [sp, #40]
  402da4:	str	w8, [x20]
  402da8:	str	x23, [x19]
  402dac:	mov	w27, #0xffffffff            	// #-1
  402db0:	mov	w0, w27
  402db4:	ldp	x20, x19, [sp, #160]
  402db8:	ldp	x22, x21, [sp, #144]
  402dbc:	ldp	x24, x23, [sp, #128]
  402dc0:	ldp	x26, x25, [sp, #112]
  402dc4:	ldp	x28, x27, [sp, #96]
  402dc8:	ldp	x29, x30, [sp, #80]
  402dcc:	add	sp, sp, #0xb0
  402dd0:	ret
  402dd4:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  402dd8:	add	x23, x23, #0x8d3
  402ddc:	str	x23, [sp, #32]
  402de0:	bl	401330 <__errno_location@plt>
  402de4:	ldr	w8, [x0]
  402de8:	str	w8, [sp, #40]
  402dec:	b	402da4 <strsignal@plt+0x1964>
  402df0:	str	xzr, [sp, #32]
  402df4:	ldur	w8, [x29, #-4]
  402df8:	cbz	w8, 402e04 <strsignal@plt+0x19c4>
  402dfc:	ldur	w0, [x29, #-12]
  402e00:	bl	401350 <close@plt>
  402e04:	cbz	w26, 402e24 <strsignal@plt+0x19e4>
  402e08:	mov	w0, w26
  402e0c:	mov	w1, wzr
  402e10:	bl	401180 <dup2@plt>
  402e14:	tbnz	w0, #31, 402eac <strsignal@plt+0x1a6c>
  402e18:	mov	w0, w26
  402e1c:	bl	401350 <close@plt>
  402e20:	tbnz	w0, #31, 402ec4 <strsignal@plt+0x1a84>
  402e24:	cmp	w22, #0x1
  402e28:	b.eq	402e48 <strsignal@plt+0x1a08>  // b.none
  402e2c:	mov	w1, #0x1                   	// #1
  402e30:	mov	w0, w22
  402e34:	bl	401180 <dup2@plt>
  402e38:	tbnz	w0, #31, 402eac <strsignal@plt+0x1a6c>
  402e3c:	mov	w0, w22
  402e40:	bl	401350 <close@plt>
  402e44:	tbnz	w0, #31, 402ec4 <strsignal@plt+0x1a84>
  402e48:	cmp	w21, #0x2
  402e4c:	b.ne	402e9c <strsignal@plt+0x1a5c>  // b.any
  402e50:	ldr	w8, [sp, #12]
  402e54:	tbnz	w8, #31, 402e64 <strsignal@plt+0x1a24>
  402e58:	ldr	w0, [sp, #12]
  402e5c:	bl	401350 <close@plt>
  402e60:	tbnz	w0, #31, 402ec4 <strsignal@plt+0x1a84>
  402e64:	tbz	w25, #3, 402e78 <strsignal@plt+0x1a38>
  402e68:	mov	w0, #0x1                   	// #1
  402e6c:	mov	w1, #0x2                   	// #2
  402e70:	bl	401180 <dup2@plt>
  402e74:	tbnz	w0, #31, 402eac <strsignal@plt+0x1a6c>
  402e78:	cbz	x24, 402e80 <strsignal@plt+0x1a40>
  402e7c:	str	x24, [x28, #424]
  402e80:	tbnz	w25, #1, 403000 <strsignal@plt+0x1bc0>
  402e84:	ldr	x0, [sp, #24]
  402e88:	mov	x1, x23
  402e8c:	bl	401160 <execv@plt>
  402e90:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402e94:	add	x21, x21, #0x8e0
  402e98:	b	402ecc <strsignal@plt+0x1a8c>
  402e9c:	mov	w1, #0x2                   	// #2
  402ea0:	mov	w0, w21
  402ea4:	bl	401180 <dup2@plt>
  402ea8:	tbz	w0, #31, 402eb8 <strsignal@plt+0x1a78>
  402eac:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402eb0:	add	x21, x21, #0x8ce
  402eb4:	b	402ecc <strsignal@plt+0x1a8c>
  402eb8:	mov	w0, w21
  402ebc:	bl	401350 <close@plt>
  402ec0:	tbz	w0, #31, 402e50 <strsignal@plt+0x1a10>
  402ec4:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402ec8:	add	x21, x21, #0x8d3
  402ecc:	str	x21, [sp, #32]
  402ed0:	bl	401330 <__errno_location@plt>
  402ed4:	ldr	w22, [x0]
  402ed8:	str	w22, [sp, #40]
  402edc:	ldur	w8, [x29, #-4]
  402ee0:	cbz	w8, 402f04 <strsignal@plt+0x1ac4>
  402ee4:	ldur	w0, [x29, #-8]
  402ee8:	add	x1, sp, #0x20
  402eec:	mov	w2, #0x10                  	// #16
  402ef0:	bl	401380 <write@plt>
  402ef4:	cmp	x0, #0x10
  402ef8:	b.ne	402f04 <strsignal@plt+0x1ac4>  // b.any
  402efc:	mov	w0, #0xffffffff            	// #-1
  402f00:	bl	401250 <_exit@plt>
  402f04:	ldr	x8, [sp, #16]
  402f08:	ldr	x20, [x8, #8]
  402f0c:	mov	x0, x20
  402f10:	bl	401190 <strlen@plt>
  402f14:	mov	x2, x0
  402f18:	mov	w0, #0x2                   	// #2
  402f1c:	mov	x1, x20
  402f20:	bl	401380 <write@plt>
  402f24:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f28:	mov	x20, x0
  402f2c:	add	x1, x1, #0x8e6
  402f30:	mov	w0, #0x2                   	// #2
  402f34:	mov	w2, #0x18                  	// #24
  402f38:	bl	401380 <write@plt>
  402f3c:	orr	x19, x0, x20
  402f40:	ldr	x20, [sp, #24]
  402f44:	mov	x0, x20
  402f48:	bl	401190 <strlen@plt>
  402f4c:	mov	x2, x0
  402f50:	mov	w0, #0x2                   	// #2
  402f54:	mov	x1, x20
  402f58:	bl	401380 <write@plt>
  402f5c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f60:	orr	x19, x19, x0
  402f64:	add	x1, x1, #0x8ff
  402f68:	mov	w0, #0x2                   	// #2
  402f6c:	mov	w2, #0x3                   	// #3
  402f70:	bl	401380 <write@plt>
  402f74:	orr	x19, x19, x0
  402f78:	mov	x0, x21
  402f7c:	bl	401190 <strlen@plt>
  402f80:	mov	x2, x0
  402f84:	mov	w0, #0x2                   	// #2
  402f88:	mov	x1, x21
  402f8c:	bl	401380 <write@plt>
  402f90:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f94:	orr	x19, x19, x0
  402f98:	add	x1, x1, #0x900
  402f9c:	mov	w0, #0x2                   	// #2
  402fa0:	mov	w2, #0x2                   	// #2
  402fa4:	bl	401380 <write@plt>
  402fa8:	orr	x20, x19, x0
  402fac:	mov	w0, w22
  402fb0:	bl	403310 <strsignal@plt+0x1ed0>
  402fb4:	mov	x19, x0
  402fb8:	mov	w0, w22
  402fbc:	bl	403310 <strsignal@plt+0x1ed0>
  402fc0:	bl	401190 <strlen@plt>
  402fc4:	mov	x2, x0
  402fc8:	mov	w0, #0x2                   	// #2
  402fcc:	mov	x1, x19
  402fd0:	bl	401380 <write@plt>
  402fd4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402fd8:	orr	x19, x20, x0
  402fdc:	add	x1, x1, #0x854
  402fe0:	mov	w0, #0x2                   	// #2
  402fe4:	mov	w2, #0x1                   	// #1
  402fe8:	bl	401380 <write@plt>
  402fec:	orr	x8, x19, x0
  402ff0:	cmp	x8, #0x0
  402ff4:	mov	w8, #0xfffffffe            	// #-2
  402ff8:	cinc	w0, w8, ge  // ge = tcont
  402ffc:	bl	401250 <_exit@plt>
  403000:	ldr	x0, [sp, #24]
  403004:	mov	x1, x23
  403008:	bl	401140 <execvp@plt>
  40300c:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  403010:	add	x21, x21, #0x8d9
  403014:	b	402ecc <strsignal@plt+0x1a8c>
  403018:	mov	w0, w1
  40301c:	b	401350 <close@plt>
  403020:	sub	sp, sp, #0xd0
  403024:	str	x23, [sp, #160]
  403028:	stp	x22, x21, [sp, #176]
  40302c:	stp	x20, x19, [sp, #192]
  403030:	mov	x19, x6
  403034:	mov	x20, x5
  403038:	mov	x21, x3
  40303c:	mov	x22, x2
  403040:	mov	w23, w1
  403044:	stp	x29, x30, [sp, #144]
  403048:	add	x29, sp, #0x90
  40304c:	cbz	w4, 40305c <strsignal@plt+0x1c1c>
  403050:	mov	w1, #0xf                   	// #15
  403054:	mov	w0, w23
  403058:	bl	401310 <kill@plt>
  40305c:	cbz	x21, 403090 <strsignal@plt+0x1c50>
  403060:	mov	x3, sp
  403064:	mov	w0, w23
  403068:	mov	x1, x22
  40306c:	mov	w2, wzr
  403070:	bl	401200 <wait4@plt>
  403074:	ldr	q0, [sp]
  403078:	str	q0, [x21]
  40307c:	ldr	q0, [sp, #16]
  403080:	str	q0, [x21, #16]
  403084:	tbnz	w0, #31, 4030a4 <strsignal@plt+0x1c64>
  403088:	mov	w0, wzr
  40308c:	b	4030c0 <strsignal@plt+0x1c80>
  403090:	mov	w0, w23
  403094:	mov	x1, x22
  403098:	mov	w2, wzr
  40309c:	bl	4011b0 <waitpid@plt>
  4030a0:	tbz	w0, #31, 403088 <strsignal@plt+0x1c48>
  4030a4:	bl	401330 <__errno_location@plt>
  4030a8:	ldr	w8, [x0]
  4030ac:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4030b0:	add	x9, x9, #0x903
  4030b4:	mov	w0, #0xffffffff            	// #-1
  4030b8:	str	w8, [x19]
  4030bc:	str	x9, [x20]
  4030c0:	ldp	x20, x19, [sp, #192]
  4030c4:	ldp	x22, x21, [sp, #176]
  4030c8:	ldr	x23, [sp, #160]
  4030cc:	ldp	x29, x30, [sp, #144]
  4030d0:	add	sp, sp, #0xd0
  4030d4:	ret
  4030d8:	mov	x0, x1
  4030dc:	b	401170 <pipe@plt>
  4030e0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4030e4:	add	x8, x8, #0x908
  4030e8:	mov	w0, w1
  4030ec:	mov	x1, x8
  4030f0:	b	4013f0 <fdopen@plt>
  4030f4:	stp	x29, x30, [sp, #-32]!
  4030f8:	str	x19, [sp, #16]
  4030fc:	mov	w19, w1
  403100:	mov	w1, #0x2                   	// #2
  403104:	mov	w2, #0x1                   	// #1
  403108:	mov	w0, w19
  40310c:	mov	x29, sp
  403110:	bl	401410 <fcntl@plt>
  403114:	tbnz	w0, #31, 403130 <strsignal@plt+0x1cf0>
  403118:	mov	w0, w19
  40311c:	ldr	x19, [sp, #16]
  403120:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403124:	add	x1, x1, #0x90a
  403128:	ldp	x29, x30, [sp], #32
  40312c:	b	4013f0 <fdopen@plt>
  403130:	ldr	x19, [sp, #16]
  403134:	mov	x0, xzr
  403138:	ldp	x29, x30, [sp], #32
  40313c:	ret
  403140:	ret
  403144:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  403148:	add	x3, x3, #0x880
  40314c:	b	403440 <strsignal@plt+0x2000>
  403150:	stp	x29, x30, [sp, #-32]!
  403154:	str	x19, [sp, #16]
  403158:	adrp	x19, 416000 <strsignal@plt+0x14bc0>
  40315c:	ldr	x8, [x19, #504]
  403160:	adrp	x9, 416000 <strsignal@plt+0x14bc0>
  403164:	mov	x29, sp
  403168:	str	x0, [x9, #416]
  40316c:	cbz	x8, 40317c <strsignal@plt+0x1d3c>
  403170:	ldr	x19, [sp, #16]
  403174:	ldp	x29, x30, [sp], #32
  403178:	ret
  40317c:	mov	x0, xzr
  403180:	bl	401300 <sbrk@plt>
  403184:	str	x0, [x19, #504]
  403188:	ldr	x19, [sp, #16]
  40318c:	ldp	x29, x30, [sp], #32
  403190:	ret
  403194:	stp	x29, x30, [sp, #-48]!
  403198:	stp	x20, x19, [sp, #32]
  40319c:	adrp	x20, 416000 <strsignal@plt+0x14bc0>
  4031a0:	str	x21, [sp, #16]
  4031a4:	ldr	x21, [x20, #504]
  4031a8:	mov	x19, x0
  4031ac:	mov	x0, xzr
  4031b0:	mov	x29, sp
  4031b4:	bl	401300 <sbrk@plt>
  4031b8:	ldr	x8, [x20, #504]
  4031bc:	adrp	x10, 416000 <strsignal@plt+0x14bc0>
  4031c0:	ldr	x2, [x10, #416]
  4031c4:	adrp	x9, 416000 <strsignal@plt+0x14bc0>
  4031c8:	add	x9, x9, #0x1a8
  4031cc:	cmp	x21, #0x0
  4031d0:	csel	x8, x9, x8, eq  // eq = none
  4031d4:	sub	x5, x0, x8
  4031d8:	ldrb	w8, [x2]
  4031dc:	adrp	x10, 416000 <strsignal@plt+0x14bc0>
  4031e0:	ldr	x0, [x10, #432]
  4031e4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4031e8:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  4031ec:	add	x9, x9, #0x900
  4031f0:	add	x10, x10, #0x855
  4031f4:	cmp	w8, #0x0
  4031f8:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4031fc:	csel	x3, x10, x9, eq  // eq = none
  403200:	add	x1, x1, #0x90c
  403204:	mov	x4, x19
  403208:	bl	4011a0 <fprintf@plt>
  40320c:	mov	w0, #0x1                   	// #1
  403210:	bl	404308 <strsignal@plt+0x2ec8>
  403214:	stp	x29, x30, [sp, #-32]!
  403218:	cmp	x0, #0x0
  40321c:	str	x19, [sp, #16]
  403220:	csinc	x19, x0, xzr, ne  // ne = any
  403224:	mov	x0, x19
  403228:	mov	x29, sp
  40322c:	bl	401390 <malloc@plt>
  403230:	cbz	x0, 403240 <strsignal@plt+0x1e00>
  403234:	ldr	x19, [sp, #16]
  403238:	ldp	x29, x30, [sp], #32
  40323c:	ret
  403240:	mov	x0, x19
  403244:	bl	403194 <strsignal@plt+0x1d54>
  403248:	stp	x29, x30, [sp, #-32]!
  40324c:	cmp	x0, #0x0
  403250:	cset	w8, eq  // eq = none
  403254:	cmp	x1, #0x0
  403258:	cset	w9, eq  // eq = none
  40325c:	orr	w8, w8, w9
  403260:	cmp	w8, #0x0
  403264:	stp	x20, x19, [sp, #16]
  403268:	csinc	x19, x1, xzr, eq  // eq = none
  40326c:	csinc	x20, x0, xzr, eq  // eq = none
  403270:	mov	x0, x20
  403274:	mov	x1, x19
  403278:	mov	x29, sp
  40327c:	bl	401150 <calloc@plt>
  403280:	cbz	x0, 403290 <strsignal@plt+0x1e50>
  403284:	ldp	x20, x19, [sp, #16]
  403288:	ldp	x29, x30, [sp], #32
  40328c:	ret
  403290:	mul	x0, x20, x19
  403294:	bl	403194 <strsignal@plt+0x1d54>
  403298:	stp	x29, x30, [sp, #-32]!
  40329c:	cmp	x1, #0x0
  4032a0:	str	x19, [sp, #16]
  4032a4:	csinc	x19, x1, xzr, ne  // ne = any
  4032a8:	mov	x29, sp
  4032ac:	cbz	x0, 4032c8 <strsignal@plt+0x1e88>
  4032b0:	mov	x1, x19
  4032b4:	bl	401240 <realloc@plt>
  4032b8:	cbz	x0, 4032d4 <strsignal@plt+0x1e94>
  4032bc:	ldr	x19, [sp, #16]
  4032c0:	ldp	x29, x30, [sp], #32
  4032c4:	ret
  4032c8:	mov	x0, x19
  4032cc:	bl	401390 <malloc@plt>
  4032d0:	cbnz	x0, 4032bc <strsignal@plt+0x1e7c>
  4032d4:	mov	x0, x19
  4032d8:	bl	403194 <strsignal@plt+0x1d54>
  4032dc:	stp	x29, x30, [sp, #-32]!
  4032e0:	stp	x20, x19, [sp, #16]
  4032e4:	mov	x29, sp
  4032e8:	mov	x19, x0
  4032ec:	bl	401190 <strlen@plt>
  4032f0:	add	x20, x0, #0x1
  4032f4:	mov	x0, x20
  4032f8:	bl	403214 <strsignal@plt+0x1dd4>
  4032fc:	mov	x1, x19
  403300:	mov	x2, x20
  403304:	ldp	x20, x19, [sp, #16]
  403308:	ldp	x29, x30, [sp], #32
  40330c:	b	401130 <memcpy@plt>
  403310:	stp	x29, x30, [sp, #-32]!
  403314:	stp	x20, x19, [sp, #16]
  403318:	mov	x29, sp
  40331c:	mov	w19, w0
  403320:	bl	401280 <strerror@plt>
  403324:	mov	x20, x0
  403328:	cbz	x0, 40333c <strsignal@plt+0x1efc>
  40332c:	mov	x0, x20
  403330:	ldp	x20, x19, [sp, #16]
  403334:	ldp	x29, x30, [sp], #32
  403338:	ret
  40333c:	adrp	x20, 416000 <strsignal@plt+0x14bc0>
  403340:	add	x20, x20, #0x200
  403344:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403348:	add	x1, x1, #0x950
  40334c:	mov	x0, x20
  403350:	mov	w2, w19
  403354:	bl	4012b0 <sprintf@plt>
  403358:	mov	x0, x20
  40335c:	ldp	x20, x19, [sp, #16]
  403360:	ldp	x29, x30, [sp], #32
  403364:	ret
  403368:	add	x8, x0, #0x1
  40336c:	b	403378 <strsignal@plt+0x1f38>
  403370:	mov	x0, x8
  403374:	add	x8, x8, #0x1
  403378:	ldurb	w9, [x8, #-1]
  40337c:	cmp	w9, #0x2f
  403380:	b.eq	403370 <strsignal@plt+0x1f30>  // b.none
  403384:	cbnz	w9, 403374 <strsignal@plt+0x1f34>
  403388:	ret
  40338c:	ldrb	w8, [x0]
  403390:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403394:	add	x9, x9, #0xa70
  403398:	ldrh	w8, [x9, x8, lsl #1]
  40339c:	mov	w9, #0x88                  	// #136
  4033a0:	tst	w8, w9
  4033a4:	b.eq	4033b8 <strsignal@plt+0x1f78>  // b.none
  4033a8:	ldrb	w8, [x0, #1]
  4033ac:	add	x9, x0, #0x2
  4033b0:	cmp	w8, #0x3a
  4033b4:	csel	x0, x9, x0, eq  // eq = none
  4033b8:	add	x8, x0, #0x1
  4033bc:	b	4033c8 <strsignal@plt+0x1f88>
  4033c0:	mov	x0, x8
  4033c4:	add	x8, x8, #0x1
  4033c8:	ldurb	w9, [x8, #-1]
  4033cc:	cmp	w9, #0x2f
  4033d0:	b.eq	4033c0 <strsignal@plt+0x1f80>  // b.none
  4033d4:	cmp	w9, #0x5c
  4033d8:	b.eq	4033c0 <strsignal@plt+0x1f80>  // b.none
  4033dc:	cbnz	w9, 4033c4 <strsignal@plt+0x1f84>
  4033e0:	ret
  4033e4:	add	x8, x0, #0x1
  4033e8:	b	4033f4 <strsignal@plt+0x1fb4>
  4033ec:	mov	x0, x8
  4033f0:	add	x8, x8, #0x1
  4033f4:	ldurb	w9, [x8, #-1]
  4033f8:	cmp	w9, #0x2f
  4033fc:	b.eq	4033ec <strsignal@plt+0x1fac>  // b.none
  403400:	cbnz	w9, 4033f0 <strsignal@plt+0x1fb0>
  403404:	ret
  403408:	stp	x29, x30, [sp, #-32]!
  40340c:	stp	x28, x19, [sp, #16]
  403410:	mov	x29, sp
  403414:	sub	sp, sp, #0x1, lsl #12
  403418:	mov	x1, sp
  40341c:	mov	x19, x0
  403420:	bl	401400 <realpath@plt>
  403424:	cmp	x0, #0x0
  403428:	csel	x0, x19, x0, eq  // eq = none
  40342c:	bl	401230 <strdup@plt>
  403430:	add	sp, sp, #0x1, lsl #12
  403434:	ldp	x28, x19, [sp, #16]
  403438:	ldp	x29, x30, [sp], #32
  40343c:	ret
  403440:	stp	x29, x30, [sp, #-48]!
  403444:	stp	x22, x21, [sp, #16]
  403448:	mov	w22, w0
  40344c:	mov	w0, #0x90                  	// #144
  403450:	stp	x20, x19, [sp, #32]
  403454:	mov	x29, sp
  403458:	mov	x19, x3
  40345c:	mov	x20, x2
  403460:	mov	x21, x1
  403464:	bl	403214 <strsignal@plt+0x1dd4>
  403468:	str	w22, [x0]
  40346c:	stp	x21, x20, [x0, #8]
  403470:	stp	xzr, x19, [x0, #120]
  403474:	ldp	x20, x19, [sp, #32]
  403478:	ldp	x22, x21, [sp, #16]
  40347c:	movi	d0, #0xffffffff00000000
  403480:	str	wzr, [x0, #24]
  403484:	str	xzr, [x0, #32]
  403488:	str	wzr, [x0, #48]
  40348c:	stp	xzr, xzr, [x0, #64]
  403490:	str	xzr, [x0, #56]
  403494:	str	wzr, [x0, #80]
  403498:	stp	xzr, xzr, [x0, #96]
  40349c:	str	xzr, [x0, #88]
  4034a0:	str	wzr, [x0, #112]
  4034a4:	str	d0, [x0, #40]
  4034a8:	str	xzr, [x0, #136]
  4034ac:	ldp	x29, x30, [sp], #48
  4034b0:	ret
  4034b4:	sub	sp, sp, #0xa0
  4034b8:	stp	x29, x30, [sp, #64]
  4034bc:	stp	x28, x27, [sp, #80]
  4034c0:	stp	x26, x25, [sp, #96]
  4034c4:	stp	x24, x23, [sp, #112]
  4034c8:	stp	x22, x21, [sp, #128]
  4034cc:	stp	x20, x19, [sp, #144]
  4034d0:	mov	x19, x0
  4034d4:	ldr	x0, [x0, #88]
  4034d8:	mov	x21, x7
  4034dc:	mov	x27, x6
  4034e0:	mov	x23, x5
  4034e4:	mov	x24, x4
  4034e8:	mov	x28, x3
  4034ec:	mov	x25, x2
  4034f0:	mov	w26, w1
  4034f4:	add	x29, sp, #0x40
  4034f8:	cbz	x0, 40350c <strsignal@plt+0x20cc>
  4034fc:	bl	4011d0 <fclose@plt>
  403500:	cmn	w0, #0x1
  403504:	b.eq	403698 <strsignal@plt+0x2258>  // b.none
  403508:	str	xzr, [x19, #88]
  40350c:	ldr	x8, [x19, #32]
  403510:	cbz	x8, 4035fc <strsignal@plt+0x21bc>
  403514:	ldr	w9, [x19, #80]
  403518:	ldrsw	x8, [x19, #48]
  40351c:	cmp	w9, w8
  403520:	b.eq	4035c0 <strsignal@plt+0x2180>  // b.none
  403524:	ldr	x0, [x19, #64]
  403528:	lsl	x1, x8, #2
  40352c:	bl	403298 <strsignal@plt+0x1e58>
  403530:	ldrb	w8, [x19]
  403534:	str	x0, [x19, #64]
  403538:	tbz	w8, #0, 403550 <strsignal@plt+0x2110>
  40353c:	ldrsw	x8, [x19, #48]
  403540:	ldr	x0, [x19, #72]
  403544:	lsl	x1, x8, #5
  403548:	bl	403298 <strsignal@plt+0x1e58>
  40354c:	str	x0, [x19, #72]
  403550:	ldrsw	x20, [x19, #80]
  403554:	ldr	w8, [x19, #48]
  403558:	cmp	w20, w8
  40355c:	b.ge	4035c0 <strsignal@plt+0x2180>  // b.tcont
  403560:	mov	w22, #0x1                   	// #1
  403564:	ldr	x8, [x19, #128]
  403568:	ldp	x10, x11, [x19, #56]
  40356c:	ldr	x12, [x19, #72]
  403570:	lsl	x9, x20, #2
  403574:	ldr	x8, [x8, #32]
  403578:	ldr	w1, [x10, x9]
  40357c:	add	x2, x11, x9
  403580:	add	x9, x12, x20, lsl #5
  403584:	cmp	x12, #0x0
  403588:	csel	x3, xzr, x9, eq  // eq = none
  40358c:	sub	x5, x29, #0x8
  403590:	mov	x0, x19
  403594:	mov	w4, wzr
  403598:	mov	x6, x21
  40359c:	blr	x8
  4035a0:	ldrsw	x8, [x19, #48]
  4035a4:	cmp	w0, #0x0
  4035a8:	add	x20, x20, #0x1
  4035ac:	csel	w22, wzr, w22, lt  // lt = tstop
  4035b0:	cmp	x20, x8
  4035b4:	b.lt	403564 <strsignal@plt+0x2124>  // b.tstop
  4035b8:	str	w20, [x19, #80]
  4035bc:	cbz	w22, 403938 <strsignal@plt+0x24f8>
  4035c0:	ldr	x8, [x19, #128]
  4035c4:	ldr	x1, [x19, #32]
  4035c8:	ubfx	w2, w26, #4, #1
  4035cc:	mov	x0, x19
  4035d0:	ldr	x8, [x8]
  4035d4:	blr	x8
  4035d8:	tbnz	w0, #31, 4036c0 <strsignal@plt+0x2280>
  4035dc:	ldr	w8, [x19, #40]
  4035e0:	mov	w22, w0
  4035e4:	cbz	w8, 4035f4 <strsignal@plt+0x21b4>
  4035e8:	ldr	x0, [x19, #32]
  4035ec:	bl	401210 <free@plt>
  4035f0:	str	wzr, [x19, #40]
  4035f4:	str	xzr, [x19, #32]
  4035f8:	b	403604 <strsignal@plt+0x21c4>
  4035fc:	ldr	w22, [x19, #24]
  403600:	tbnz	w22, #31, 403718 <strsignal@plt+0x22d8>
  403604:	tbnz	w26, #0, 4036a8 <strsignal@plt+0x2268>
  403608:	ldrb	w8, [x19]
  40360c:	tbnz	w8, #1, 4036dc <strsignal@plt+0x229c>
  403610:	mov	x0, x19
  403614:	mov	w1, w26
  403618:	mov	x2, x23
  40361c:	bl	403a3c <strsignal@plt+0x25fc>
  403620:	cbz	x0, 403880 <strsignal@plt+0x2440>
  403624:	ldrb	w8, [x19]
  403628:	cmp	x0, x23
  40362c:	mov	x20, x0
  403630:	cset	w9, ne  // ne = any
  403634:	stur	x24, [x29, #-24]
  403638:	str	x28, [sp, #32]
  40363c:	tbnz	w8, #2, 403688 <strsignal@plt+0x2248>
  403640:	ldrsw	x8, [x19, #112]
  403644:	ldr	x0, [x19, #120]
  403648:	add	x8, x8, #0x1
  40364c:	lsl	x1, x8, #3
  403650:	str	w8, [x19, #112]
  403654:	bl	403298 <strsignal@plt+0x1e58>
  403658:	mov	x8, x0
  40365c:	cmp	x20, x23
  403660:	str	x0, [x19, #120]
  403664:	mov	x0, x20
  403668:	b.ne	403678 <strsignal@plt+0x2238>  // b.any
  40366c:	mov	x0, x23
  403670:	bl	4032dc <strsignal@plt+0x1e9c>
  403674:	ldr	x8, [x19, #120]
  403678:	ldrsw	x10, [x19, #112]
  40367c:	mov	w9, wzr
  403680:	add	x8, x8, x10, lsl #3
  403684:	stur	x0, [x8, #-8]
  403688:	mov	w24, wzr
  40368c:	str	x20, [x19, #32]
  403690:	str	w9, [x19, #40]
  403694:	b	403774 <strsignal@plt+0x2334>
  403698:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40369c:	add	x8, x8, #0x967
  4036a0:	stur	x8, [x29, #-8]
  4036a4:	b	403938 <strsignal@plt+0x24f8>
  4036a8:	stur	x24, [x29, #-24]
  4036ac:	str	x28, [sp, #32]
  4036b0:	cbz	x23, 40372c <strsignal@plt+0x22ec>
  4036b4:	tbnz	w26, #2, 403748 <strsignal@plt+0x2308>
  4036b8:	mov	w24, wzr
  4036bc:	b	403760 <strsignal@plt+0x2320>
  4036c0:	bl	401330 <__errno_location@plt>
  4036c4:	ldr	w8, [x0]
  4036c8:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4036cc:	add	x9, x9, #0x983
  4036d0:	str	w8, [x21]
  4036d4:	stur	x9, [x29, #-8]
  4036d8:	b	403938 <strsignal@plt+0x24f8>
  4036dc:	ldr	x8, [x19, #128]
  4036e0:	ubfx	w2, w26, #5, #1
  4036e4:	sub	x1, x29, #0x10
  4036e8:	mov	x0, x19
  4036ec:	ldr	x8, [x8, #40]
  4036f0:	blr	x8
  4036f4:	tbnz	w0, #31, 4038ac <strsignal@plt+0x246c>
  4036f8:	str	x28, [sp, #32]
  4036fc:	ldp	w8, w28, [x29, #-16]
  403700:	stur	x24, [x29, #-24]
  403704:	mov	w24, wzr
  403708:	mov	x20, x23
  40370c:	str	w8, [x19, #24]
  403710:	tbz	w28, #31, 40379c <strsignal@plt+0x235c>
  403714:	b	403774 <strsignal@plt+0x2334>
  403718:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40371c:	add	x8, x8, #0x997
  403720:	str	wzr, [x21]
  403724:	stur	x8, [x29, #-8]
  403728:	b	403938 <strsignal@plt+0x24f8>
  40372c:	mov	w24, wzr
  403730:	mov	w28, #0x1                   	// #1
  403734:	mov	w8, #0xffffffff            	// #-1
  403738:	mov	x20, x23
  40373c:	str	w8, [x19, #24]
  403740:	tbz	w28, #31, 40379c <strsignal@plt+0x235c>
  403744:	b	403774 <strsignal@plt+0x2334>
  403748:	ldr	x0, [x19, #16]
  40374c:	mov	x1, x23
  403750:	mov	x2, xzr
  403754:	bl	4021a8 <strsignal@plt+0xd68>
  403758:	mov	x23, x0
  40375c:	mov	w24, #0x1                   	// #1
  403760:	mov	w8, #0xffffffff            	// #-1
  403764:	mov	w28, #0xffffffff            	// #-1
  403768:	mov	x20, x23
  40376c:	str	w8, [x19, #24]
  403770:	tbz	w28, #31, 40379c <strsignal@plt+0x235c>
  403774:	ldr	x8, [x19, #128]
  403778:	ubfx	w2, w26, #5, #1
  40377c:	ubfx	w3, w26, #8, #1
  403780:	mov	x0, x19
  403784:	ldr	x8, [x8, #8]
  403788:	mov	x1, x20
  40378c:	blr	x8
  403790:	mov	w28, w0
  403794:	tbnz	w0, #31, 403804 <strsignal@plt+0x23c4>
  403798:	mov	x23, x20
  40379c:	cbz	w24, 4037a8 <strsignal@plt+0x2368>
  4037a0:	mov	x0, x23
  4037a4:	bl	401210 <free@plt>
  4037a8:	tbz	w26, #6, 4037d4 <strsignal@plt+0x2394>
  4037ac:	cbz	x27, 4037d4 <strsignal@plt+0x2394>
  4037b0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4037b4:	mov	w24, wzr
  4037b8:	add	x8, x8, #0x9f1
  4037bc:	str	wzr, [x21]
  4037c0:	stur	x8, [x29, #-8]
  4037c4:	mov	w27, #0xffffffff            	// #-1
  4037c8:	cmp	w22, #0x1
  4037cc:	b.ge	4038d8 <strsignal@plt+0x2498>  // b.tcont
  4037d0:	b	4038ec <strsignal@plt+0x24ac>
  4037d4:	ldr	w8, [x19, #44]
  4037d8:	cmn	w8, #0x1
  4037dc:	b.eq	403830 <strsignal@plt+0x23f0>  // b.none
  4037e0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4037e4:	mov	w24, wzr
  4037e8:	str	wzr, [x21]
  4037ec:	add	x8, x8, #0xa20
  4037f0:	stur	x8, [x29, #-8]
  4037f4:	mov	w27, #0xffffffff            	// #-1
  4037f8:	cmp	w22, #0x1
  4037fc:	b.ge	4038d8 <strsignal@plt+0x2498>  // b.tcont
  403800:	b	4038ec <strsignal@plt+0x24ac>
  403804:	bl	401330 <__errno_location@plt>
  403808:	ldr	w8, [x0]
  40380c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403810:	add	x9, x9, #0x9d6
  403814:	mov	w27, #0xffffffff            	// #-1
  403818:	mov	x23, x20
  40381c:	str	w8, [x21]
  403820:	stur	x9, [x29, #-8]
  403824:	cmp	w22, #0x1
  403828:	b.ge	4038d8 <strsignal@plt+0x2498>  // b.tcont
  40382c:	b	4038ec <strsignal@plt+0x24ac>
  403830:	cbz	x27, 40395c <strsignal@plt+0x251c>
  403834:	ldr	x8, [x19, #128]
  403838:	ubfx	w2, w26, #7, #1
  40383c:	ubfx	w3, w26, #9, #1
  403840:	mov	x0, x19
  403844:	ldr	x8, [x8, #8]
  403848:	mov	x1, x27
  40384c:	blr	x8
  403850:	mov	w27, w0
  403854:	tbz	w0, #31, 40398c <strsignal@plt+0x254c>
  403858:	bl	401330 <__errno_location@plt>
  40385c:	ldr	w8, [x0]
  403860:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403864:	add	x9, x9, #0xa52
  403868:	mov	w24, wzr
  40386c:	str	w8, [x21]
  403870:	stur	x9, [x29, #-8]
  403874:	cmp	w22, #0x1
  403878:	b.ge	4038d8 <strsignal@plt+0x2498>  // b.tcont
  40387c:	b	4038ec <strsignal@plt+0x24ac>
  403880:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403884:	mov	x23, xzr
  403888:	mov	w24, wzr
  40388c:	str	wzr, [x21]
  403890:	add	x8, x8, #0x9b1
  403894:	mov	w28, #0xffffffff            	// #-1
  403898:	stur	x8, [x29, #-8]
  40389c:	mov	w27, #0xffffffff            	// #-1
  4038a0:	cmp	w22, #0x1
  4038a4:	b.ge	4038d8 <strsignal@plt+0x2498>  // b.tcont
  4038a8:	b	4038ec <strsignal@plt+0x24ac>
  4038ac:	bl	401330 <__errno_location@plt>
  4038b0:	ldr	w8, [x0]
  4038b4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4038b8:	mov	w24, wzr
  4038bc:	add	x9, x9, #0x9d1
  4038c0:	mov	w28, #0xffffffff            	// #-1
  4038c4:	str	w8, [x21]
  4038c8:	stur	x9, [x29, #-8]
  4038cc:	mov	w27, #0xffffffff            	// #-1
  4038d0:	cmp	w22, #0x1
  4038d4:	b.lt	4038ec <strsignal@plt+0x24ac>  // b.tstop
  4038d8:	ldr	x8, [x19, #128]
  4038dc:	mov	x0, x19
  4038e0:	mov	w1, w22
  4038e4:	ldr	x8, [x8, #24]
  4038e8:	blr	x8
  4038ec:	tbnz	w28, #31, 40390c <strsignal@plt+0x24cc>
  4038f0:	cmp	w28, #0x1
  4038f4:	b.eq	40390c <strsignal@plt+0x24cc>  // b.none
  4038f8:	ldr	x8, [x19, #128]
  4038fc:	mov	x0, x19
  403900:	mov	w1, w28
  403904:	ldr	x8, [x8, #24]
  403908:	blr	x8
  40390c:	tbnz	w27, #31, 40392c <strsignal@plt+0x24ec>
  403910:	cmp	w27, #0x2
  403914:	b.eq	40392c <strsignal@plt+0x24ec>  // b.none
  403918:	ldr	x8, [x19, #128]
  40391c:	mov	x0, x19
  403920:	mov	w1, w27
  403924:	ldr	x8, [x8, #24]
  403928:	blr	x8
  40392c:	cbz	w24, 403938 <strsignal@plt+0x24f8>
  403930:	mov	x0, x23
  403934:	bl	401210 <free@plt>
  403938:	ldur	x0, [x29, #-8]
  40393c:	ldp	x20, x19, [sp, #144]
  403940:	ldp	x22, x21, [sp, #128]
  403944:	ldp	x24, x23, [sp, #112]
  403948:	ldp	x26, x25, [sp, #96]
  40394c:	ldp	x28, x27, [sp, #80]
  403950:	ldp	x29, x30, [sp, #64]
  403954:	add	sp, sp, #0xa0
  403958:	ret
  40395c:	tbnz	w26, #6, 403968 <strsignal@plt+0x2528>
  403960:	mov	w27, #0x2                   	// #2
  403964:	b	40398c <strsignal@plt+0x254c>
  403968:	ldr	x8, [x19, #128]
  40396c:	ubfx	w2, w26, #7, #1
  403970:	sub	x1, x29, #0x10
  403974:	mov	x0, x19
  403978:	ldr	x8, [x8, #40]
  40397c:	blr	x8
  403980:	tbnz	w0, #31, 403a24 <strsignal@plt+0x25e4>
  403984:	ldp	w8, w27, [x29, #-16]
  403988:	str	w8, [x19, #44]
  40398c:	ldrb	w8, [x19]
  403990:	tbnz	w8, #1, 40399c <strsignal@plt+0x255c>
  403994:	mov	w8, #0xffffffff            	// #-1
  403998:	b	4039a0 <strsignal@plt+0x2560>
  40399c:	ldr	w8, [x19, #24]
  4039a0:	ldr	x9, [x19, #128]
  4039a4:	ldr	x3, [sp, #32]
  4039a8:	ldur	x4, [x29, #-24]
  4039ac:	sub	x10, x29, #0x8
  4039b0:	ldr	x9, [x9, #16]
  4039b4:	mov	x0, x19
  4039b8:	mov	w1, w26
  4039bc:	mov	x2, x25
  4039c0:	mov	w5, w22
  4039c4:	mov	w6, w28
  4039c8:	mov	w7, w27
  4039cc:	stp	x10, x21, [sp, #8]
  4039d0:	str	w8, [sp]
  4039d4:	blr	x9
  4039d8:	tbnz	w0, #31, 403a14 <strsignal@plt+0x25d4>
  4039dc:	ldrsw	x8, [x19, #48]
  4039e0:	mov	w20, w0
  4039e4:	ldr	x0, [x19, #56]
  4039e8:	add	x8, x8, #0x1
  4039ec:	lsl	x1, x8, #2
  4039f0:	str	w8, [x19, #48]
  4039f4:	bl	403298 <strsignal@plt+0x1e58>
  4039f8:	ldrsw	x9, [x19, #48]
  4039fc:	mov	x8, x0
  403a00:	str	x8, [x19, #56]
  403a04:	mov	x0, xzr
  403a08:	add	x8, x8, x9, lsl #2
  403a0c:	stur	w20, [x8, #-4]
  403a10:	b	40393c <strsignal@plt+0x24fc>
  403a14:	mov	w24, wzr
  403a18:	cmp	w22, #0x1
  403a1c:	b.ge	4038d8 <strsignal@plt+0x2498>  // b.tcont
  403a20:	b	4038ec <strsignal@plt+0x24ac>
  403a24:	bl	401330 <__errno_location@plt>
  403a28:	ldr	w8, [x0]
  403a2c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403a30:	mov	w24, wzr
  403a34:	add	x9, x9, #0x9d1
  403a38:	b	4038c4 <strsignal@plt+0x2484>
  403a3c:	stp	x29, x30, [sp, #-32]!
  403a40:	str	x19, [sp, #16]
  403a44:	mov	x29, sp
  403a48:	cbz	x2, 403a70 <strsignal@plt+0x2630>
  403a4c:	mov	x19, x2
  403a50:	tbz	w1, #2, 403ac8 <strsignal@plt+0x2688>
  403a54:	ldr	x0, [x0, #16]
  403a58:	cbz	x0, 403ae8 <strsignal@plt+0x26a8>
  403a5c:	mov	x1, x19
  403a60:	ldr	x19, [sp, #16]
  403a64:	mov	x2, xzr
  403a68:	ldp	x29, x30, [sp], #32
  403a6c:	b	4021a8 <strsignal@plt+0xd68>
  403a70:	ldr	x19, [x0, #16]
  403a74:	cbz	x19, 403ad8 <strsignal@plt+0x2698>
  403a78:	mov	x0, x19
  403a7c:	bl	401190 <strlen@plt>
  403a80:	cmp	w0, #0x6
  403a84:	b.lt	403aa0 <strsignal@plt+0x2660>  // b.tstop
  403a88:	add	x8, x19, w0, sxtw
  403a8c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403a90:	sub	x0, x8, #0x6
  403a94:	add	x1, x1, #0xa68
  403a98:	bl	401360 <strcmp@plt>
  403a9c:	cbz	w0, 403af8 <strsignal@plt+0x26b8>
  403aa0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403aa4:	add	x1, x1, #0xa68
  403aa8:	mov	x0, x19
  403aac:	mov	x2, xzr
  403ab0:	bl	4021a8 <strsignal@plt+0xd68>
  403ab4:	mov	w1, wzr
  403ab8:	mov	x19, x0
  403abc:	bl	401290 <mkstemps@plt>
  403ac0:	tbnz	w0, #31, 403b10 <strsignal@plt+0x26d0>
  403ac4:	bl	401350 <close@plt>
  403ac8:	mov	x0, x19
  403acc:	ldr	x19, [sp, #16]
  403ad0:	ldp	x29, x30, [sp], #32
  403ad4:	ret
  403ad8:	mov	x0, xzr
  403adc:	ldr	x19, [sp, #16]
  403ae0:	ldp	x29, x30, [sp], #32
  403ae4:	b	404598 <strsignal@plt+0x3158>
  403ae8:	mov	x0, x19
  403aec:	ldr	x19, [sp, #16]
  403af0:	ldp	x29, x30, [sp], #32
  403af4:	b	404598 <strsignal@plt+0x3158>
  403af8:	mov	x0, x19
  403afc:	bl	4032dc <strsignal@plt+0x1e9c>
  403b00:	mov	w1, wzr
  403b04:	mov	x19, x0
  403b08:	bl	401290 <mkstemps@plt>
  403b0c:	tbz	w0, #31, 403ac4 <strsignal@plt+0x2684>
  403b10:	mov	x0, x19
  403b14:	bl	401210 <free@plt>
  403b18:	mov	x19, xzr
  403b1c:	mov	x0, x19
  403b20:	ldr	x19, [sp, #16]
  403b24:	ldp	x29, x30, [sp], #32
  403b28:	ret
  403b2c:	mov	x7, x6
  403b30:	mov	x6, x5
  403b34:	mov	x5, x4
  403b38:	mov	x4, xzr
  403b3c:	b	4034b4 <strsignal@plt+0x2074>
  403b40:	stp	x29, x30, [sp, #-48]!
  403b44:	stp	x22, x21, [sp, #16]
  403b48:	stp	x20, x19, [sp, #32]
  403b4c:	ldr	w8, [x0, #48]
  403b50:	mov	x29, sp
  403b54:	cbnz	w8, 403b70 <strsignal@plt+0x2730>
  403b58:	ldr	w8, [x0, #24]
  403b5c:	mov	x19, x0
  403b60:	cmp	w8, #0x0
  403b64:	b.gt	403b70 <strsignal@plt+0x2730>
  403b68:	ldr	x8, [x19, #32]
  403b6c:	cbz	x8, 403b94 <strsignal@plt+0x2754>
  403b70:	bl	401330 <__errno_location@plt>
  403b74:	mov	x8, x0
  403b78:	mov	w9, #0x16                  	// #22
  403b7c:	mov	x0, xzr
  403b80:	str	w9, [x8]
  403b84:	ldp	x20, x19, [sp, #32]
  403b88:	ldp	x22, x21, [sp, #16]
  403b8c:	ldp	x29, x30, [sp], #48
  403b90:	ret
  403b94:	mov	x0, x19
  403b98:	mov	x20, x2
  403b9c:	mov	w21, w1
  403ba0:	bl	403a3c <strsignal@plt+0x25fc>
  403ba4:	cbz	x0, 403b84 <strsignal@plt+0x2744>
  403ba8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403bac:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403bb0:	add	x8, x8, #0xa62
  403bb4:	add	x9, x9, #0x90a
  403bb8:	tst	w21, #0x20
  403bbc:	csel	x1, x9, x8, eq  // eq = none
  403bc0:	mov	x22, x0
  403bc4:	bl	401340 <fopen@plt>
  403bc8:	cbz	x0, 403bf0 <strsignal@plt+0x27b0>
  403bcc:	cmp	x22, x20
  403bd0:	cset	w8, ne  // ne = any
  403bd4:	str	x0, [x19, #88]
  403bd8:	str	x22, [x19, #32]
  403bdc:	str	w8, [x19, #40]
  403be0:	ldp	x20, x19, [sp, #32]
  403be4:	ldp	x22, x21, [sp, #16]
  403be8:	ldp	x29, x30, [sp], #48
  403bec:	ret
  403bf0:	mov	x0, x22
  403bf4:	bl	401210 <free@plt>
  403bf8:	mov	x0, xzr
  403bfc:	ldp	x20, x19, [sp, #32]
  403c00:	ldp	x22, x21, [sp, #16]
  403c04:	ldp	x29, x30, [sp], #48
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-48]!
  403c10:	stp	x20, x19, [sp, #32]
  403c14:	ldr	w8, [x0, #48]
  403c18:	str	x21, [sp, #16]
  403c1c:	mov	x29, sp
  403c20:	cmp	w8, #0x0
  403c24:	b.gt	403c48 <strsignal@plt+0x2808>
  403c28:	ldrb	w8, [x0]
  403c2c:	mov	x19, x0
  403c30:	tbz	w8, #1, 403c48 <strsignal@plt+0x2808>
  403c34:	ldr	w8, [x19, #24]
  403c38:	cmp	w8, #0x0
  403c3c:	b.gt	403c48 <strsignal@plt+0x2808>
  403c40:	ldr	x8, [x19, #32]
  403c44:	cbz	x8, 403c6c <strsignal@plt+0x282c>
  403c48:	bl	401330 <__errno_location@plt>
  403c4c:	mov	x8, x0
  403c50:	mov	x0, xzr
  403c54:	mov	w9, #0x16                  	// #22
  403c58:	str	w9, [x8]
  403c5c:	ldp	x20, x19, [sp, #32]
  403c60:	ldr	x21, [sp, #16]
  403c64:	ldp	x29, x30, [sp], #48
  403c68:	ret
  403c6c:	ldr	x8, [x19, #128]
  403c70:	cmp	w1, #0x0
  403c74:	cset	w20, ne  // ne = any
  403c78:	add	x1, x29, #0x18
  403c7c:	ldr	x8, [x8, #40]
  403c80:	mov	x0, x19
  403c84:	mov	w2, w20
  403c88:	blr	x8
  403c8c:	tbnz	w0, #31, 403cc4 <strsignal@plt+0x2884>
  403c90:	ldr	x8, [x19, #128]
  403c94:	ldr	w1, [x29, #28]
  403c98:	mov	x0, x19
  403c9c:	mov	w2, w20
  403ca0:	ldr	x8, [x8, #56]
  403ca4:	blr	x8
  403ca8:	cbz	x0, 403cd8 <strsignal@plt+0x2898>
  403cac:	ldr	w8, [x29, #24]
  403cb0:	str	w8, [x19, #24]
  403cb4:	ldp	x20, x19, [sp, #32]
  403cb8:	ldr	x21, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #48
  403cc0:	ret
  403cc4:	mov	x0, xzr
  403cc8:	ldp	x20, x19, [sp, #32]
  403ccc:	ldr	x21, [sp, #16]
  403cd0:	ldp	x29, x30, [sp], #48
  403cd4:	ret
  403cd8:	bl	401330 <__errno_location@plt>
  403cdc:	ldr	x8, [x19, #128]
  403ce0:	ldr	w1, [x29, #24]
  403ce4:	ldr	w21, [x0]
  403ce8:	mov	x20, x0
  403cec:	ldr	x8, [x8, #24]
  403cf0:	mov	x0, x19
  403cf4:	blr	x8
  403cf8:	ldr	x8, [x19, #128]
  403cfc:	ldr	w1, [x29, #28]
  403d00:	mov	x0, x19
  403d04:	ldr	x8, [x8, #24]
  403d08:	blr	x8
  403d0c:	mov	x0, xzr
  403d10:	str	w21, [x20]
  403d14:	ldp	x20, x19, [sp, #32]
  403d18:	ldr	x21, [sp, #16]
  403d1c:	ldp	x29, x30, [sp], #48
  403d20:	ret
  403d24:	sub	sp, sp, #0x40
  403d28:	stp	x29, x30, [sp, #16]
  403d2c:	stp	x22, x21, [sp, #32]
  403d30:	stp	x20, x19, [sp, #48]
  403d34:	ldr	x8, [x0, #32]
  403d38:	mov	x19, x0
  403d3c:	mov	w20, w1
  403d40:	add	x29, sp, #0x10
  403d44:	cbz	x8, 403e38 <strsignal@plt+0x29f8>
  403d48:	ldr	w9, [x19, #80]
  403d4c:	ldrsw	x8, [x19, #48]
  403d50:	cmp	w9, w8
  403d54:	b.eq	403df4 <strsignal@plt+0x29b4>  // b.none
  403d58:	ldr	x0, [x19, #64]
  403d5c:	lsl	x1, x8, #2
  403d60:	bl	403298 <strsignal@plt+0x1e58>
  403d64:	ldrb	w8, [x19]
  403d68:	str	x0, [x19, #64]
  403d6c:	tbz	w8, #0, 403d84 <strsignal@plt+0x2944>
  403d70:	ldrsw	x8, [x19, #48]
  403d74:	ldr	x0, [x19, #72]
  403d78:	lsl	x1, x8, #5
  403d7c:	bl	403298 <strsignal@plt+0x1e58>
  403d80:	str	x0, [x19, #72]
  403d84:	ldrsw	x21, [x19, #80]
  403d88:	ldr	w8, [x19, #48]
  403d8c:	cmp	w21, w8
  403d90:	b.ge	403df4 <strsignal@plt+0x29b4>  // b.tcont
  403d94:	mov	w22, #0x1                   	// #1
  403d98:	ldr	x8, [x19, #128]
  403d9c:	ldp	x10, x11, [x19, #56]
  403da0:	ldr	x12, [x19, #72]
  403da4:	lsl	x9, x21, #2
  403da8:	ldr	x8, [x8, #32]
  403dac:	ldr	w1, [x10, x9]
  403db0:	add	x2, x11, x9
  403db4:	add	x9, x12, x21, lsl #5
  403db8:	cmp	x12, #0x0
  403dbc:	csel	x3, xzr, x9, eq  // eq = none
  403dc0:	add	x5, sp, #0x8
  403dc4:	add	x6, sp, #0x4
  403dc8:	mov	x0, x19
  403dcc:	mov	w4, wzr
  403dd0:	blr	x8
  403dd4:	ldrsw	x8, [x19, #48]
  403dd8:	cmp	w0, #0x0
  403ddc:	add	x21, x21, #0x1
  403de0:	csel	w22, wzr, w22, lt  // lt = tstop
  403de4:	cmp	x21, x8
  403de8:	b.lt	403d98 <strsignal@plt+0x2958>  // b.tstop
  403dec:	str	w21, [x19, #80]
  403df0:	cbz	w22, 403e70 <strsignal@plt+0x2a30>
  403df4:	ldr	x0, [x19, #32]
  403df8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403dfc:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403e00:	add	x8, x8, #0xa65
  403e04:	add	x9, x9, #0x908
  403e08:	cmp	w20, #0x0
  403e0c:	csel	x1, x9, x8, eq  // eq = none
  403e10:	bl	401340 <fopen@plt>
  403e14:	ldr	w8, [x19, #40]
  403e18:	str	x0, [x19, #96]
  403e1c:	cbz	w8, 403e30 <strsignal@plt+0x29f0>
  403e20:	ldr	x0, [x19, #32]
  403e24:	bl	401210 <free@plt>
  403e28:	ldr	x0, [x19, #96]
  403e2c:	str	wzr, [x19, #40]
  403e30:	str	xzr, [x19, #32]
  403e34:	b	403e84 <strsignal@plt+0x2a44>
  403e38:	ldr	w1, [x19, #24]
  403e3c:	cmp	w1, #0x1
  403e40:	b.lt	403e68 <strsignal@plt+0x2a28>  // b.tstop
  403e44:	ldr	x8, [x19, #128]
  403e48:	mov	x0, x19
  403e4c:	mov	w2, w20
  403e50:	ldr	x8, [x8, #48]
  403e54:	blr	x8
  403e58:	mov	w8, #0xffffffff            	// #-1
  403e5c:	str	x0, [x19, #96]
  403e60:	str	w8, [x19, #24]
  403e64:	b	403e84 <strsignal@plt+0x2a44>
  403e68:	mov	x0, xzr
  403e6c:	b	403e84 <strsignal@plt+0x2a44>
  403e70:	ldr	w19, [sp, #4]
  403e74:	bl	401330 <__errno_location@plt>
  403e78:	mov	x8, x0
  403e7c:	mov	x0, xzr
  403e80:	str	w19, [x8]
  403e84:	ldp	x20, x19, [sp, #48]
  403e88:	ldp	x22, x21, [sp, #32]
  403e8c:	ldp	x29, x30, [sp, #16]
  403e90:	add	sp, sp, #0x40
  403e94:	ret
  403e98:	stp	x29, x30, [sp, #-32]!
  403e9c:	ldr	w8, [x0, #44]
  403ea0:	str	x19, [sp, #16]
  403ea4:	mov	x29, sp
  403ea8:	cmp	w8, #0x1
  403eac:	b.lt	403ee0 <strsignal@plt+0x2aa0>  // b.tstop
  403eb0:	ldr	x9, [x0, #128]
  403eb4:	mov	w2, w1
  403eb8:	mov	w1, w8
  403ebc:	mov	x19, x0
  403ec0:	ldr	x9, [x9, #48]
  403ec4:	blr	x9
  403ec8:	mov	w8, #0xffffffff            	// #-1
  403ecc:	str	x0, [x19, #104]
  403ed0:	str	w8, [x19, #44]
  403ed4:	ldr	x19, [sp, #16]
  403ed8:	ldp	x29, x30, [sp], #32
  403edc:	ret
  403ee0:	mov	x0, xzr
  403ee4:	ldr	x19, [sp, #16]
  403ee8:	ldp	x29, x30, [sp], #32
  403eec:	ret
  403ef0:	sub	sp, sp, #0x50
  403ef4:	stp	x29, x30, [sp, #16]
  403ef8:	stp	x22, x21, [sp, #48]
  403efc:	stp	x20, x19, [sp, #64]
  403f00:	mov	x20, x0
  403f04:	ldr	x0, [x0, #64]
  403f08:	mov	x19, x2
  403f0c:	mov	w21, w1
  403f10:	str	x23, [sp, #32]
  403f14:	add	x29, sp, #0x10
  403f18:	cbz	x0, 403f24 <strsignal@plt+0x2ae4>
  403f1c:	ldr	w8, [x20, #48]
  403f20:	b	403fcc <strsignal@plt+0x2b8c>
  403f24:	ldr	w8, [x20, #80]
  403f28:	ldrsw	x9, [x20, #48]
  403f2c:	cmp	w8, w9
  403f30:	b.eq	403fcc <strsignal@plt+0x2b8c>  // b.none
  403f34:	lsl	x1, x9, #2
  403f38:	bl	403298 <strsignal@plt+0x1e58>
  403f3c:	ldrb	w8, [x20]
  403f40:	str	x0, [x20, #64]
  403f44:	tbz	w8, #0, 403f5c <strsignal@plt+0x2b1c>
  403f48:	ldrsw	x8, [x20, #48]
  403f4c:	ldr	x0, [x20, #72]
  403f50:	lsl	x1, x8, #5
  403f54:	bl	403298 <strsignal@plt+0x1e58>
  403f58:	str	x0, [x20, #72]
  403f5c:	ldrsw	x22, [x20, #80]
  403f60:	ldr	w8, [x20, #48]
  403f64:	cmp	w22, w8
  403f68:	b.ge	403fcc <strsignal@plt+0x2b8c>  // b.tcont
  403f6c:	mov	w23, #0x1                   	// #1
  403f70:	ldr	x8, [x20, #128]
  403f74:	ldp	x10, x11, [x20, #56]
  403f78:	ldr	x12, [x20, #72]
  403f7c:	lsl	x9, x22, #2
  403f80:	ldr	x8, [x8, #32]
  403f84:	ldr	w1, [x10, x9]
  403f88:	add	x2, x11, x9
  403f8c:	add	x9, x12, x22, lsl #5
  403f90:	cmp	x12, #0x0
  403f94:	csel	x3, xzr, x9, eq  // eq = none
  403f98:	add	x5, x29, #0x18
  403f9c:	sub	x6, x29, #0x4
  403fa0:	mov	x0, x20
  403fa4:	mov	w4, wzr
  403fa8:	blr	x8
  403fac:	ldrsw	x8, [x20, #48]
  403fb0:	cmp	w0, #0x0
  403fb4:	add	x22, x22, #0x1
  403fb8:	csel	w23, wzr, w23, lt  // lt = tstop
  403fbc:	cmp	x22, x8
  403fc0:	b.lt	403f70 <strsignal@plt+0x2b30>  // b.tstop
  403fc4:	str	w22, [x20, #80]
  403fc8:	cbz	w23, 404018 <strsignal@plt+0x2bd8>
  403fcc:	cmp	w8, w21
  403fd0:	b.ge	403fec <strsignal@plt+0x2bac>  // b.tcont
  403fd4:	add	x0, x19, w8, sxtw #2
  403fd8:	sub	w8, w21, w8
  403fdc:	sbfiz	x2, x8, #2, #32
  403fe0:	mov	w1, wzr
  403fe4:	bl	401220 <memset@plt>
  403fe8:	ldr	w21, [x20, #48]
  403fec:	ldr	x1, [x20, #64]
  403ff0:	sbfiz	x2, x21, #2, #32
  403ff4:	mov	x0, x19
  403ff8:	bl	401130 <memcpy@plt>
  403ffc:	mov	w0, #0x1                   	// #1
  404000:	ldp	x20, x19, [sp, #64]
  404004:	ldp	x22, x21, [sp, #48]
  404008:	ldr	x23, [sp, #32]
  40400c:	ldp	x29, x30, [sp, #16]
  404010:	add	sp, sp, #0x50
  404014:	ret
  404018:	mov	w0, wzr
  40401c:	b	404000 <strsignal@plt+0x2bc0>
  404020:	sub	sp, sp, #0x50
  404024:	stp	x29, x30, [sp, #16]
  404028:	stp	x22, x21, [sp, #48]
  40402c:	stp	x20, x19, [sp, #64]
  404030:	mov	x21, x0
  404034:	ldr	x0, [x0, #64]
  404038:	mov	x19, x2
  40403c:	mov	w20, w1
  404040:	str	x23, [sp, #32]
  404044:	add	x29, sp, #0x10
  404048:	cbnz	x0, 4040f4 <strsignal@plt+0x2cb4>
  40404c:	ldr	w9, [x21, #80]
  404050:	ldrsw	x8, [x21, #48]
  404054:	cmp	w9, w8
  404058:	b.eq	4040f4 <strsignal@plt+0x2cb4>  // b.none
  40405c:	lsl	x1, x8, #2
  404060:	bl	403298 <strsignal@plt+0x1e58>
  404064:	ldrb	w8, [x21]
  404068:	str	x0, [x21, #64]
  40406c:	tbz	w8, #0, 404084 <strsignal@plt+0x2c44>
  404070:	ldrsw	x8, [x21, #48]
  404074:	ldr	x0, [x21, #72]
  404078:	lsl	x1, x8, #5
  40407c:	bl	403298 <strsignal@plt+0x1e58>
  404080:	str	x0, [x21, #72]
  404084:	ldrsw	x22, [x21, #80]
  404088:	ldr	w8, [x21, #48]
  40408c:	cmp	w22, w8
  404090:	b.ge	4040f4 <strsignal@plt+0x2cb4>  // b.tcont
  404094:	mov	w23, #0x1                   	// #1
  404098:	ldr	x8, [x21, #128]
  40409c:	ldp	x10, x11, [x21, #56]
  4040a0:	ldr	x12, [x21, #72]
  4040a4:	lsl	x9, x22, #2
  4040a8:	ldr	x8, [x8, #32]
  4040ac:	ldr	w1, [x10, x9]
  4040b0:	add	x2, x11, x9
  4040b4:	add	x9, x12, x22, lsl #5
  4040b8:	cmp	x12, #0x0
  4040bc:	csel	x3, xzr, x9, eq  // eq = none
  4040c0:	add	x5, x29, #0x18
  4040c4:	sub	x6, x29, #0x4
  4040c8:	mov	x0, x21
  4040cc:	mov	w4, wzr
  4040d0:	blr	x8
  4040d4:	ldrsw	x8, [x21, #48]
  4040d8:	cmp	w0, #0x0
  4040dc:	add	x22, x22, #0x1
  4040e0:	csel	w23, wzr, w23, lt  // lt = tstop
  4040e4:	cmp	x22, x8
  4040e8:	b.lt	404098 <strsignal@plt+0x2c58>  // b.tstop
  4040ec:	str	w22, [x21, #80]
  4040f0:	cbz	w23, 404138 <strsignal@plt+0x2cf8>
  4040f4:	ldr	x1, [x21, #72]
  4040f8:	cbz	x1, 404138 <strsignal@plt+0x2cf8>
  4040fc:	ldrsw	x8, [x21, #48]
  404100:	cmp	w8, w20
  404104:	b.ge	404124 <strsignal@plt+0x2ce4>  // b.tcont
  404108:	add	x0, x19, x8, lsl #5
  40410c:	sub	w8, w20, w8
  404110:	sbfiz	x2, x8, #5, #32
  404114:	mov	w1, wzr
  404118:	bl	401220 <memset@plt>
  40411c:	ldr	w20, [x21, #48]
  404120:	ldr	x1, [x21, #72]
  404124:	sbfiz	x2, x20, #5, #32
  404128:	mov	x0, x19
  40412c:	bl	401130 <memcpy@plt>
  404130:	mov	w0, #0x1                   	// #1
  404134:	b	40413c <strsignal@plt+0x2cfc>
  404138:	mov	w0, wzr
  40413c:	ldp	x20, x19, [sp, #64]
  404140:	ldp	x22, x21, [sp, #48]
  404144:	ldr	x23, [sp, #32]
  404148:	ldp	x29, x30, [sp, #16]
  40414c:	add	sp, sp, #0x50
  404150:	ret
  404154:	sub	sp, sp, #0x40
  404158:	stp	x29, x30, [sp, #16]
  40415c:	stp	x20, x19, [sp, #48]
  404160:	ldr	w1, [x0, #24]
  404164:	mov	x19, x0
  404168:	str	x21, [sp, #32]
  40416c:	add	x29, sp, #0x10
  404170:	cmp	w1, #0x1
  404174:	b.lt	404188 <strsignal@plt+0x2d48>  // b.tstop
  404178:	ldr	x8, [x19, #128]
  40417c:	mov	x0, x19
  404180:	ldr	x8, [x8, #24]
  404184:	blr	x8
  404188:	ldr	w1, [x19, #44]
  40418c:	cmp	w1, #0x1
  404190:	b.lt	4041a4 <strsignal@plt+0x2d64>  // b.tstop
  404194:	ldr	x8, [x19, #128]
  404198:	mov	x0, x19
  40419c:	ldr	x8, [x8, #24]
  4041a0:	blr	x8
  4041a4:	ldr	x0, [x19, #96]
  4041a8:	cbz	x0, 4041b0 <strsignal@plt+0x2d70>
  4041ac:	bl	4011d0 <fclose@plt>
  4041b0:	ldr	x0, [x19, #104]
  4041b4:	cbz	x0, 4041bc <strsignal@plt+0x2d7c>
  4041b8:	bl	4011d0 <fclose@plt>
  4041bc:	ldr	x0, [x19, #64]
  4041c0:	cbnz	x0, 40426c <strsignal@plt+0x2e2c>
  4041c4:	ldr	w9, [x19]
  4041c8:	ldr	w10, [x19, #80]
  4041cc:	ldrsw	x8, [x19, #48]
  4041d0:	and	w9, w9, #0xfffffffe
  4041d4:	str	w9, [x19]
  4041d8:	cmp	w10, w8
  4041dc:	b.eq	40426c <strsignal@plt+0x2e2c>  // b.none
  4041e0:	lsl	x1, x8, #2
  4041e4:	bl	403298 <strsignal@plt+0x1e58>
  4041e8:	ldrb	w8, [x19]
  4041ec:	str	x0, [x19, #64]
  4041f0:	tbz	w8, #0, 404208 <strsignal@plt+0x2dc8>
  4041f4:	ldrsw	x8, [x19, #48]
  4041f8:	ldr	x0, [x19, #72]
  4041fc:	lsl	x1, x8, #5
  404200:	bl	403298 <strsignal@plt+0x1e58>
  404204:	str	x0, [x19, #72]
  404208:	ldr	w20, [x19, #80]
  40420c:	ldr	w8, [x19, #48]
  404210:	cmp	w20, w8
  404214:	b.ge	404268 <strsignal@plt+0x2e28>  // b.tcont
  404218:	sxtw	x20, w20
  40421c:	ldr	x8, [x19, #128]
  404220:	ldp	x10, x11, [x19, #56]
  404224:	ldr	x12, [x19, #72]
  404228:	lsl	x9, x20, #2
  40422c:	ldr	x8, [x8, #32]
  404230:	ldr	w1, [x10, x9]
  404234:	add	x2, x11, x9
  404238:	add	x9, x12, x20, lsl #5
  40423c:	cmp	x12, #0x0
  404240:	csel	x3, xzr, x9, eq  // eq = none
  404244:	add	x5, x29, #0x18
  404248:	sub	x6, x29, #0x4
  40424c:	mov	w4, #0x1                   	// #1
  404250:	mov	x0, x19
  404254:	blr	x8
  404258:	ldrsw	x8, [x19, #48]
  40425c:	add	x20, x20, #0x1
  404260:	cmp	x20, x8
  404264:	b.lt	40421c <strsignal@plt+0x2ddc>  // b.tstop
  404268:	str	w20, [x19, #80]
  40426c:	ldr	w8, [x19, #40]
  404270:	cbz	w8, 40427c <strsignal@plt+0x2e3c>
  404274:	ldr	x0, [x19, #32]
  404278:	bl	401210 <free@plt>
  40427c:	ldr	x0, [x19, #56]
  404280:	bl	401210 <free@plt>
  404284:	ldr	x0, [x19, #64]
  404288:	bl	401210 <free@plt>
  40428c:	ldr	x0, [x19, #72]
  404290:	bl	401210 <free@plt>
  404294:	ldr	w8, [x19, #112]
  404298:	cmp	w8, #0x1
  40429c:	b.lt	4042d8 <strsignal@plt+0x2e98>  // b.tstop
  4042a0:	ldr	x0, [x19, #120]
  4042a4:	mov	x20, xzr
  4042a8:	lsl	x21, x20, #3
  4042ac:	ldr	x0, [x0, x21]
  4042b0:	bl	4012c0 <remove@plt>
  4042b4:	ldr	x8, [x19, #120]
  4042b8:	ldr	x0, [x8, x21]
  4042bc:	bl	401210 <free@plt>
  4042c0:	ldrsw	x8, [x19, #112]
  4042c4:	ldr	x0, [x19, #120]
  4042c8:	add	x20, x20, #0x1
  4042cc:	cmp	x20, x8
  4042d0:	b.lt	4042a8 <strsignal@plt+0x2e68>  // b.tstop
  4042d4:	bl	401210 <free@plt>
  4042d8:	ldr	x8, [x19, #128]
  4042dc:	ldr	x8, [x8, #64]
  4042e0:	cbz	x8, 4042ec <strsignal@plt+0x2eac>
  4042e4:	mov	x0, x19
  4042e8:	blr	x8
  4042ec:	mov	x0, x19
  4042f0:	bl	401210 <free@plt>
  4042f4:	ldp	x20, x19, [sp, #48]
  4042f8:	ldr	x21, [sp, #32]
  4042fc:	ldp	x29, x30, [sp, #16]
  404300:	add	sp, sp, #0x40
  404304:	ret
  404308:	stp	x29, x30, [sp, #-32]!
  40430c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  404310:	ldr	x8, [x8, #576]
  404314:	str	x19, [sp, #16]
  404318:	mov	w19, w0
  40431c:	mov	x29, sp
  404320:	cbz	x8, 404328 <strsignal@plt+0x2ee8>
  404324:	blr	x8
  404328:	mov	w0, w19
  40432c:	bl	4013d0 <exit@plt>
  404330:	stp	x29, x30, [sp, #-48]!
  404334:	str	x21, [sp, #16]
  404338:	adrp	x21, 416000 <strsignal@plt+0x14bc0>
  40433c:	ldr	x0, [x21, #560]
  404340:	stp	x20, x19, [sp, #32]
  404344:	mov	x29, sp
  404348:	cbz	x0, 40435c <strsignal@plt+0x2f1c>
  40434c:	ldp	x20, x19, [sp, #32]
  404350:	ldr	x21, [sp, #16]
  404354:	ldp	x29, x30, [sp], #48
  404358:	ret
  40435c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  404360:	add	x0, x0, #0xe70
  404364:	bl	4013c0 <getenv@plt>
  404368:	cbz	x0, 40437c <strsignal@plt+0x2f3c>
  40436c:	mov	w1, #0x7                   	// #7
  404370:	mov	x19, x0
  404374:	bl	401260 <access@plt>
  404378:	cbz	w0, 404420 <strsignal@plt+0x2fe0>
  40437c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  404380:	add	x0, x0, #0xe77
  404384:	bl	4013c0 <getenv@plt>
  404388:	cbz	x0, 40439c <strsignal@plt+0x2f5c>
  40438c:	mov	w1, #0x7                   	// #7
  404390:	mov	x19, x0
  404394:	bl	401260 <access@plt>
  404398:	cbz	w0, 404420 <strsignal@plt+0x2fe0>
  40439c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4043a0:	add	x0, x0, #0xe7b
  4043a4:	bl	4013c0 <getenv@plt>
  4043a8:	cbz	x0, 4043bc <strsignal@plt+0x2f7c>
  4043ac:	mov	w1, #0x7                   	// #7
  4043b0:	mov	x19, x0
  4043b4:	bl	401260 <access@plt>
  4043b8:	cbz	w0, 404420 <strsignal@plt+0x2fe0>
  4043bc:	adrp	x19, 404000 <strsignal@plt+0x2bc0>
  4043c0:	add	x19, x19, #0xeab
  4043c4:	mov	w1, #0x7                   	// #7
  4043c8:	mov	x0, x19
  4043cc:	bl	401260 <access@plt>
  4043d0:	cbz	w0, 404420 <strsignal@plt+0x2fe0>
  4043d4:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  4043d8:	add	x20, x20, #0xeb0
  4043dc:	mov	w1, #0x7                   	// #7
  4043e0:	mov	x0, x20
  4043e4:	bl	401260 <access@plt>
  4043e8:	cbz	w0, 40441c <strsignal@plt+0x2fdc>
  4043ec:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  4043f0:	add	x20, x20, #0xeb9
  4043f4:	mov	w1, #0x7                   	// #7
  4043f8:	mov	x0, x20
  4043fc:	bl	401260 <access@plt>
  404400:	cbz	w0, 40441c <strsignal@plt+0x2fdc>
  404404:	mov	w1, #0x7                   	// #7
  404408:	mov	x0, x19
  40440c:	bl	401260 <access@plt>
  404410:	cmp	w0, #0x0
  404414:	csel	x19, x19, xzr, eq  // eq = none
  404418:	b	404420 <strsignal@plt+0x2fe0>
  40441c:	mov	x19, x20
  404420:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  404424:	add	x8, x8, #0xa1e
  404428:	cmp	x19, #0x0
  40442c:	csel	x19, x8, x19, eq  // eq = none
  404430:	mov	x0, x19
  404434:	bl	401190 <strlen@plt>
  404438:	mov	x20, x0
  40443c:	add	w0, w20, #0x2
  404440:	bl	403214 <strsignal@plt+0x1dd4>
  404444:	mov	x1, x19
  404448:	bl	4012a0 <strcpy@plt>
  40444c:	mov	w8, #0x2f                  	// #47
  404450:	add	w9, w20, #0x1
  404454:	strb	w8, [x0, w20, uxtw]
  404458:	strb	wzr, [x0, w9, uxtw]
  40445c:	str	x0, [x21, #560]
  404460:	ldp	x20, x19, [sp, #32]
  404464:	ldr	x21, [sp, #16]
  404468:	ldp	x29, x30, [sp], #48
  40446c:	ret
  404470:	stp	x29, x30, [sp, #-80]!
  404474:	str	x25, [sp, #16]
  404478:	stp	x24, x23, [sp, #32]
  40447c:	stp	x22, x21, [sp, #48]
  404480:	stp	x20, x19, [sp, #64]
  404484:	mov	x29, sp
  404488:	mov	x20, x1
  40448c:	mov	x21, x0
  404490:	bl	404330 <strsignal@plt+0x2ef0>
  404494:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  404498:	add	x8, x8, #0xe80
  40449c:	cmp	x21, #0x0
  4044a0:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4044a4:	add	x9, x9, #0x855
  4044a8:	csel	x21, x8, x21, eq  // eq = none
  4044ac:	cmp	x20, #0x0
  4044b0:	mov	x19, x0
  4044b4:	csel	x22, x9, x20, eq  // eq = none
  4044b8:	bl	401190 <strlen@plt>
  4044bc:	mov	x20, x0
  4044c0:	mov	x0, x21
  4044c4:	bl	401190 <strlen@plt>
  4044c8:	mov	x23, x0
  4044cc:	mov	x0, x22
  4044d0:	bl	401190 <strlen@plt>
  4044d4:	sxtw	x25, w20
  4044d8:	sxtw	x23, w23
  4044dc:	mov	x24, x0
  4044e0:	add	x8, x25, x23
  4044e4:	add	x8, x8, w24, sxtw
  4044e8:	add	x0, x8, #0x7
  4044ec:	bl	403214 <strsignal@plt+0x1dd4>
  4044f0:	mov	x1, x19
  4044f4:	mov	x20, x0
  4044f8:	bl	4012a0 <strcpy@plt>
  4044fc:	add	x0, x20, x25
  404500:	mov	x1, x21
  404504:	bl	4012a0 <strcpy@plt>
  404508:	add	x8, x0, x23
  40450c:	mov	w9, #0x5858                	// #22616
  404510:	mov	w10, #0x5858                	// #22616
  404514:	movk	w9, #0x58, lsl #16
  404518:	movk	w10, #0x5858, lsl #16
  40451c:	add	x0, x8, #0x6
  404520:	mov	x1, x22
  404524:	stur	w9, [x8, #3]
  404528:	str	w10, [x8]
  40452c:	bl	4012a0 <strcpy@plt>
  404530:	mov	x0, x20
  404534:	mov	w1, w24
  404538:	bl	401290 <mkstemps@plt>
  40453c:	cmn	w0, #0x1
  404540:	b.eq	404568 <strsignal@plt+0x3128>  // b.none
  404544:	bl	401350 <close@plt>
  404548:	cbnz	w0, 404594 <strsignal@plt+0x3154>
  40454c:	mov	x0, x20
  404550:	ldp	x20, x19, [sp, #64]
  404554:	ldp	x22, x21, [sp, #48]
  404558:	ldp	x24, x23, [sp, #32]
  40455c:	ldr	x25, [sp, #16]
  404560:	ldp	x29, x30, [sp], #80
  404564:	ret
  404568:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  40456c:	ldr	x20, [x8, #432]
  404570:	bl	401330 <__errno_location@plt>
  404574:	ldr	w0, [x0]
  404578:	bl	401280 <strerror@plt>
  40457c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  404580:	mov	x3, x0
  404584:	add	x1, x1, #0xe83
  404588:	mov	x0, x20
  40458c:	mov	x2, x19
  404590:	bl	4011a0 <fprintf@plt>
  404594:	bl	4013b0 <abort@plt>
  404598:	mov	x1, x0
  40459c:	mov	x0, xzr
  4045a0:	b	404470 <strsignal@plt+0x3030>
  4045a4:	nop
  4045a8:	stp	x29, x30, [sp, #-64]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x19, x20, [sp, #16]
  4045b4:	adrp	x20, 415000 <strsignal@plt+0x13bc0>
  4045b8:	add	x20, x20, #0xdc0
  4045bc:	stp	x21, x22, [sp, #32]
  4045c0:	adrp	x21, 415000 <strsignal@plt+0x13bc0>
  4045c4:	add	x21, x21, #0xdb8
  4045c8:	sub	x20, x20, x21
  4045cc:	mov	w22, w0
  4045d0:	stp	x23, x24, [sp, #48]
  4045d4:	mov	x23, x1
  4045d8:	mov	x24, x2
  4045dc:	bl	4010f8 <memcpy@plt-0x38>
  4045e0:	cmp	xzr, x20, asr #3
  4045e4:	b.eq	404610 <strsignal@plt+0x31d0>  // b.none
  4045e8:	asr	x20, x20, #3
  4045ec:	mov	x19, #0x0                   	// #0
  4045f0:	ldr	x3, [x21, x19, lsl #3]
  4045f4:	mov	x2, x24
  4045f8:	add	x19, x19, #0x1
  4045fc:	mov	x1, x23
  404600:	mov	w0, w22
  404604:	blr	x3
  404608:	cmp	x20, x19
  40460c:	b.ne	4045f0 <strsignal@plt+0x31b0>  // b.any
  404610:	ldp	x19, x20, [sp, #16]
  404614:	ldp	x21, x22, [sp, #32]
  404618:	ldp	x23, x24, [sp, #48]
  40461c:	ldp	x29, x30, [sp], #64
  404620:	ret
  404624:	nop
  404628:	ret

Disassembly of section .fini:

000000000040462c <.fini>:
  40462c:	stp	x29, x30, [sp, #-16]!
  404630:	mov	x29, sp
  404634:	ldp	x29, x30, [sp], #16
  404638:	ret
