-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:51:32 EST 2021                        

Solution Settings: fir.v10
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          88      50         51           65  0          
    Design Total:                      88      50         51           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         10           8 
    mgc_add(4,0,1,0,4)                     4.000     0.000      4.000 1.540          0           3 
    mgc_add(4,0,1,0,5)                     4.000     0.000      4.000 1.540          0           1 
    mgc_add(4,0,2,1,4)                     4.000     0.000      4.000 1.551          4           0 
    mgc_add(4,0,2,1,5)                     4.000     0.000      4.000 1.605          1           0 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642         10           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           6 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           3 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0           5 
    mgc_and(1,5)                           0.969     0.000      0.969 1.279          0           4 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(4,2)                           1.417     0.000      1.417 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           5 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           6 
    mgc_mux(16,4,16)                      82.034     0.000     82.034 2.461         10           2 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           4 
    mgc_mux(4,1,2)                         2.034     0.000      2.034 1.312          0           3 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           4 
    mgc_mux1hot(1,4)                       1.306     0.000      1.306 1.687          0           1 
    mgc_mux1hot(16,3)                     14.122     0.000     14.122 1.485          0           3 
    mgc_mux1hot(16,4)                     20.898     0.000     20.898 1.687          0           1 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           2 
    mgc_mux1hot(16,6)                     34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           3 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_mux1hot(5,5)                       8.648     0.000      8.648 1.844          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           6 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           5 
    mgc_nor(1,4)                           0.764     0.000      0.764 1.268          0           4 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           9 
    mgc_nor(1,6)                           1.174     0.000      1.174 1.487          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          16 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0          15 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           7 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,7)                            1.379     0.000      1.379 1.487          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268         10           7 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          11 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(352,0,0,1,1,0,0)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      2341.223     5.000    791.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1389.3          4395.2          2341.2        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1389.3 (100%)   4395.2 (100%)   2341.2 (100%) 
      MUX:               820.3  (59%)    985.3  (22%)    538.6  (23%) 
      FUNC:              549.5  (40%)   3330.5  (76%)   1729.0  (74%) 
      LOGIC:              19.5   (1%)     79.5   (2%)     73.6   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                   Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse.sva(479:128)        352                            MAC:io_read(coeffs:rsc.@).cse.sva(479:128)            
    MAC-10:mul.itm                                     30                            MAC-10:mul.itm                                        
                                                                                     MAC-2:mul.itm                                         
                                                                                     MAC-4:mul.itm                                         
                                                                                     MAC:acc#4.itm                                         
    MAC-5:mul.itm                                      30         Y           Y      MAC-5:mul.itm                                         
                                                                                     MAC:acc#5.itm                                         
                                                                                     MAC:acc.itm                                           
    MAC-7:mul.itm                                      30         Y           Y      MAC-7:mul.itm                                         
    MAC:acc#3.itm                                      30         Y           Y      MAC:acc#3.itm                                         
                                                                                     MAC:acc#9.itm                                         
    MAC:acc#6.itm                                      30         Y           Y      MAC:acc#6.itm                                         
    acc(32:3)#1.sva                                    30         Y           Y      acc(32:3)#1.sva                                       
                                                                                     acc(32:3)#3.sva                                       
    MAC:mux#10.itm                                     16         Y           Y      MAC:mux#10.itm                                        
                                                                                     MAC:mux#11.itm                                        
    MAC:mux#12.itm                                     16         Y           Y      MAC:mux#12.itm                                        
    MAC:mux#13.itm                                     16         Y           Y      MAC:mux#13.itm                                        
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
    MAC:mux#14.itm                                     16         Y           Y      MAC:mux#14.itm                                        
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
    MAC:mux#16.itm                                     16         Y           Y      MAC:mux#16.itm                                        
    MAC:mux#17.itm                                     16         Y           Y      MAC:mux#17.itm                                        
    MAC:mux#18.itm                                     16         Y           Y      MAC:mux#18.itm                                        
    MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(15-0).itm                     
    MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#4.itm                  
                                                                                     MAC:mux.itm                                           
    MAC:slc(regs:rsci.qa_d)(15-0)#4.itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#4.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#3.itm                  
                                                                                     MAC:mux#15.itm                                        
    out1:rsci.idat                                     16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                                        5         Y           Y      regs:acc.itm                                          
                                                                                     regs:vinit.ndx(4:0).sva                               
                                                                                     rptr(4:0).sva                                         
    wptr(4:0)#1.sva                                     5                            wptr(4:0)#1.sva                                       
                                                                                     wptr(4:0)#6.lpi#2.dfm                                 
    wptr(4:0)#3.lpi#2.dfm                               5                            wptr(4:0)#3.lpi#2.dfm                                 
                                                                                     wptr(4:0)#8.lpi#2.dfm                                 
    wptr(4:0)#4.sva#1                                   5                            wptr(4:0)#4.sva#1                                     
                                                                                     wptr(4:0)#9.sva#1                                     
                                                                                     wptr(4:0)#9.lpi#2.dfm                                 
    MAC:i(4:1).sva                                      4         Y           Y      MAC:i(4:1).sva                                        
                                                                                     MAC:slc(MAC-8:MAC:acc.psp.sva                         
    MAC:slc(MAC-10:MAC:acc.itm                          4         Y           Y      MAC:slc(MAC-10:MAC:acc.itm                            
    MAC:MAC:nor#11.itm                                  1                            MAC:MAC:nor#11.itm                                    
                                                                                     MAC:MAC:nor#14.itm                                    
                                                                                     MAC:MAC:nor#16.itm                                    
                                                                                     nand.itm                                              
    reg(MAC:slc(MAC-2:MAC:acc.psp).ftd                  1         Y           Y      reg(MAC:slc(MAC-2:MAC:acc.psp).ftd                    
    reg(out1:rsc.triosy:obj.ld).cse                     1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                                   1                            regs:regs:nor.itm                                     
                                                                                                                                           
    Total:                                            740            340         340 (Total Gating Ratio: 0.46, CG Opt Gating Ratio: 0.46) 
    
  Timing Report
    Critical Path
      Max Delay:  11.569762
      Slack:      -1.5697620000000008
      
      Path                                        Startpoint                      Endpoint                  Delay   Slack   
      ------------------------------------------- ------------------------------- ------------------------- ------- -------
      1                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.5698 -1.5698 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                         0.0000  1.6417  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.9096  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  6.0360  
        fir:core/z.out#1                                                                                    0.0000  6.0360  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                    0.0000  7.3039  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  10.2577 
        fir:core/z.out#2                                                                                    0.0000  10.2577 
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.5698 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.5698 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.5698 
                                                                                                                            
      2                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.5698 -1.5698 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                         0.0000  1.6417  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.9096  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  6.0360  
        fir:core/z.out#1                                                                                    0.0000  6.0360  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  7.3039  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  7.3039  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  10.2577 
        fir:core/z.out#2                                                                                    0.0000  10.2577 
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.5698 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.5698 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.5698 
                                                                                                                            
      3                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.5698 -1.5698 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                         0.0000  1.6417  
        fir:core/MAC:MAC:or#5                     mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0)#7.lpi#2.dfm#1                                                                    0.0000  2.9096  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  6.0360  
        fir:core/z.out#1                                                                                    0.0000  6.0360  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  7.3039  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  7.3039  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  10.2577 
        fir:core/z.out#2                                                                                    0.0000  10.2577 
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.5698 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.5698 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.5698 
                                                                                                                            
      4                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.1960 -1.1960 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  9.8839  
        fir:core/z.out#2                                                                                    0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.1960 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.1960 
                                                                                                                            
      5                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.1960 -1.1960 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  9.8839  
        fir:core/z.out#2                                                                                    0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.1960 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.1960 
                                                                                                                            
      6                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.1960 -1.1960 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  9.8839  
        fir:core/z.out#2                                                                                    0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.1960 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.1960 
                                                                                                                            
      7                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.1960 -1.1960 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  9.8839  
        fir:core/z.out#2                                                                                    0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.1960 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.1960 
                                                                                                                            
      8                                           fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#4) 11.1960 -1.1960 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux1h#7                     mgc_mux1hot_5_3                                           1.4848  4.0206  
        fir:core/regs:mux1h#7.itm                                                                           0.0000  4.0206  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.6622  
        fir:core/z.out#1                                                                                    0.0000  5.6622  
        fir:core/MAC:MAC:or#6                     mgc_or_5_2                                                1.2679  6.9301  
        fir:core/wptr(4:0)#8.lpi#2.dfm#1                                                                    0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                             1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                           0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  9.8839  
        fir:core/z.out#2                                                                                    0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                             1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                          0.0000  11.1960 
        fir:core/reg(wptr(4:0)#4)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  11.1960 
                                                                                                                            
      9                                           fir:core/fir:core_core:fsm:inst fir:core/reg(acc(32:3)#1) 10.2679 -0.2679 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst           fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(14)#10                                                                     0.0000  0.0000  
        fir:core/slc(fsm_output)(14)#10.itm                                                                 0.0000  0.0000  
        fir:core/MAC:or#4                         mgc_or_1_2                                                1.2679  1.2679  
        fir:core/MAC:or#4.itm                                                                               0.0000  1.2679  
        fir:core/MAC:mux#28                       mgc_mux_30_1_2                                            1.3121  2.5800  
        fir:core/MAC:mux#28.itm                                                                             0.0000  2.5800  
        fir:core/MAC-2:acc#1:rg                   mgc_addc_30_0_30_0_30                                     2.5484  5.1284  
        fir:core/z.out#3                                                                                    0.0000  5.1284  
        fir:core/MAC-10:acc#1                     mgc_addc_30_0_30_0_30                                     2.5484  7.6769  
        fir:core/MAC-10:acc#1.itm                                                                           0.0000  7.6769  
        fir:core/acc:mux                          mgc_mux_30_1_2                                            1.3121  8.9890  
        fir:core/acc:mux.itm                                                                                0.0000  8.9890  
        fir:core/acc:acc:and                      mgc_and_30_2                                              1.2790  10.2679 
        fir:core/acc:acc:and.itm                                                                            0.0000  10.2679 
        fir:core/reg(acc(32:3)#1)                 mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  10.2679 
                                                                                                                            
      10                                          fir:core/fir:core_core:fsm:inst fir:core/reg(acc(32:3)#1) 10.2679 -0.2679 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst           fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(8)                                                                         0.0000  0.0000  
        fir:core/slc(fsm_output)(8).itm                                                                     0.0000  0.0000  
        fir:core/MAC:or#4                         mgc_or_1_2                                                1.2679  1.2679  
        fir:core/MAC:or#4.itm                                                                               0.0000  1.2679  
        fir:core/MAC:mux#28                       mgc_mux_30_1_2                                            1.3121  2.5800  
        fir:core/MAC:mux#28.itm                                                                             0.0000  2.5800  
        fir:core/MAC-2:acc#1:rg                   mgc_addc_30_0_30_0_30                                     2.5484  5.1284  
        fir:core/z.out#3                                                                                    0.0000  5.1284  
        fir:core/MAC-10:acc#1                     mgc_addc_30_0_30_0_30                                     2.5484  7.6769  
        fir:core/MAC-10:acc#1.itm                                                                           0.0000  7.6769  
        fir:core/acc:mux                          mgc_mux_30_1_2                                            1.3121  8.9890  
        fir:core/acc:mux.itm                                                                                0.0000  8.9890  
        fir:core/acc:acc:and                      mgc_and_30_2                                              1.2790  10.2679 
        fir:core/acc:acc:and.itm                                                                            0.0000  10.2679 
        fir:core/reg(acc(32:3)#1)                 mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  10.2679 
                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                                  Slack (Delay) Messages                
      --------------------------------------------- --------------------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                                8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#3.sva#1)(29-14).itm                4.8716  5.1284                         
      fir:core/reg(regs:acc)                        and.itm                                             -0.1662 10.1662 (clock period exceeded) 
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                                  8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#4.itm                                     1.4282  8.5718                         
      fir:core/reg(acc(32:3)#1)                     acc:acc:and.itm                                     -0.2679 10.2679 (clock period exceeded) 
      fir:core/reg(MAC:i(4:1))                      MAC:i:MAC:i:and.itm                                 -0.1662 10.1662 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#4)                     wptr:wptr:mux.itm                                   -1.5698 11.5698 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#3.lpi#2.dfm)           wptr:mux1h#8.itm                                     1.2113  8.7887                         
      fir:core/reg(MAC:MAC:nor#11)                  MAC:mux1h#3.itm                                     -0.2589 10.2589 (clock period exceeded) 
      fir:core/reg(MAC:mux#10)                      MAC:mux1h#6.itm                                      2.8422  7.1578                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))       coeffs:slc(coeffs:rsci.d)(479-128).itm              10.0000  0.0000                         
      fir:core/reg(MAC:mux#18)                      z.out#5                                              1.6054  8.3946                         
      fir:core/reg(MAC:mux#16)                      MAC:MAC:mux1h#1.itm                                  2.8875  7.1125                         
      fir:core/reg(MAC:mux#17)                      MAC:MAC:mux1h.itm                                    3.8939  6.1061                         
      fir:core/reg(MAC:mux#13)                      MAC:MAC:mux#1.itm                                    3.3742  6.6258                         
      fir:core/reg(MAC:mux#14)                      MAC:mux1h#19.itm                                     4.2255  5.7745                         
      fir:core/reg(MAC:slc(MAC-10:MAC:acc)          MAC:slc(MAC-10:MAC:acc.itm#3                         0.8845  9.1155                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#3) MAC:mux1h#23.itm                                     5.4807  4.5193                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#4) MAC:mux1h#26.itm                                     2.5281  7.4719                         
      fir:core/reg(MAC:mux#12)                      z.out#5                                              1.6054  8.3946                         
      fir:core/reg(MAC-10:mul)                      MAC:mux1h#29.itm                                    -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#1) MAC:slc(regs:rsci.qa_d)(15-0)#5.itm                  7.5000  2.5000                         
      fir:core/reg(MAC-5:mul)                       MAC:mux1h#32.itm                                     0.0547  9.9453                         
      fir:core/reg(MAC:acc#6)                       MAC:acc#6.itm#2                                      1.5395  8.4605                         
      fir:core/reg(MAC-7:mul)                       z.out#6                                             -0.0993 10.0993 (clock period exceeded) 
      fir:core/reg(MAC:acc#3)                       MAC:MAC:mux.itm                                      0.2274  9.7726                         
      fir:core/reg(MAC:slc(MAC-2:MAC:acc.psp)       MAC:slc(MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0)(4).itm  8.4596  1.5404                         
      fir                                           coeffs:rsc.triosy.lz                                10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                                   10.0000  0.0000                         
      fir                                           out1:rsc.dat                                        10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                                  10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     7 
    -                    4     3 
    -                   30     8 
    and                          
    -                    5     1 
    -                    4     1 
    -                   30     1 
    -                   16     1 
    -                    1    18 
    mul                          
    -                   30     5 
    mux                          
    -                    5     4 
    -                    4     3 
    -                   30     4 
    -                   16     8 
    mux1h                        
    -                    5     5 
    -                   30     2 
    -                   16     7 
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1    25 
    not                          
    -                    1    16 
    or                           
    -                    5     7 
    -                    1    24 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     4 
    -                    4     2 
    -                  352     1 
    -                   30     6 
    -                   16    11 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
