Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 17 17:34:10 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_1_timing_summary_routed.rpt -pb lab4_1_timing_summary_routed.pb -rpx lab4_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk_d/num_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.421     -426.963                     67                  137        0.175        0.000                      0                  137        4.500        0.000                       0                   104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.421     -426.963                     67                  137        0.175        0.000                      0                  137        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           67  Failing Endpoints,  Worst Slack       -7.421ns,  Total Violation     -426.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.421ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 7.833ns (46.286%)  route 9.090ns (53.714%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.343    22.007    b1_n_3
    SLICE_X36Y19         FDSE                                         r  count_num_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y19         FDSE                                         r  count_num_reg[1]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.007    
  -------------------------------------------------------------------
                         slack                                 -7.421    

Slack (VIOLATED) :        -7.421ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 7.833ns (46.286%)  route 9.090ns (53.714%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.343    22.007    b1_n_3
    SLICE_X36Y19         FDSE                                         r  count_num_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y19         FDSE                                         r  count_num_reg[2]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.007    
  -------------------------------------------------------------------
                         slack                                 -7.421    

Slack (VIOLATED) :        -7.421ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 7.833ns (46.286%)  route 9.090ns (53.714%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.343    22.007    b1_n_3
    SLICE_X36Y19         FDSE                                         r  count_num_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y19         FDSE                                         r  count_num_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[5]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.007    
  -------------------------------------------------------------------
                         slack                                 -7.421    

Slack (VIOLATED) :        -7.421ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 7.833ns (46.286%)  route 9.090ns (53.714%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.343    22.007    b1_n_3
    SLICE_X36Y19         FDSE                                         r  count_num_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y19         FDSE                                         r  count_num_reg[7]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.007    
  -------------------------------------------------------------------
                         slack                                 -7.421    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.833ns (46.298%)  route 9.086ns (53.702%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.339    22.003    b1_n_3
    SLICE_X37Y19         FDSE                                         r  count_num_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y19         FDSE                                         r  count_num_reg[0]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.003    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.833ns (46.298%)  route 9.086ns (53.702%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.339    22.003    b1_n_3
    SLICE_X37Y19         FDSE                                         r  count_num_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y19         FDSE                                         r  count_num_reg[6]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[6]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.003    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.833ns (46.298%)  route 9.086ns (53.702%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.339    22.003    b1_n_3
    SLICE_X37Y19         FDSE                                         r  count_num_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y19         FDSE                                         r  count_num_reg[8]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.003    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_num_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.833ns (46.298%)  route 9.086ns (53.702%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  count_reg[14]/Q
                         net (fo=17, routed)          0.674     6.277    count_reg_n_0_[14]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.951 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.951    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.065    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.179    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.245    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.548 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.314    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.821 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.821    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.935    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.601    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.974 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.490    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.267    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.882 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.699    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    14.005 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.348    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.755 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.352    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.655 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.655    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.295 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.774    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.080 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.080    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.328 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.941    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.821 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.874    19.696    count_num_reg[9]_i_17_n_1
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.310    20.006 f  count_num[9]_i_31_replica/O
                         net (fo=1, routed)           0.577    20.583    count_num[9]_i_31_n_0_repN
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.707 r  count_num[9]_i_16/O
                         net (fo=4, routed)           0.558    21.265    count_num[9]_i_16_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.389 r  count_num[9]_i_7_comp/O
                         net (fo=1, routed)           0.151    21.540    b1/count_num_reg[0]_2
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.664 r  b1/count_num[9]_i_1_comp/O
                         net (fo=8, routed)           0.339    22.003    b1_n_3
    SLICE_X37Y19         FDSE                                         r  count_num_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y19         FDSE                                         r  count_num_reg[9]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDSE (Setup_fdse_C_S)       -0.429    14.586    count_num_reg[9]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -22.003    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.128ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 7.964ns (46.451%)  route 9.181ns (53.549%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  count_reg[4]/Q
                         net (fo=18, routed)          0.530     6.070    count_reg_n_0_[4]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.595 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    count_reg[4]_i_2_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.709 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.709    count_reg[8]_i_2_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.823 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.823    count_reg[12]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.937 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.937    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.165    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.232    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.535 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.301    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.808 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.808    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.922    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.193 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.587    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.960 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.477    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.601 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.254    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.869 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.686    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    13.992 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.335    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.742 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.338    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.641 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.641    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.281 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.761    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.067 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.067    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.315 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.928    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.808 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.538    19.346    count_num_reg[9]_i_17_n_1
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.310    19.656 r  count_num[9]_i_35/O
                         net (fo=3, routed)           0.667    20.323    count_num[9]_i_35_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124    20.447 r  count[32]_i_4/O
                         net (fo=1, routed)           0.425    20.873    b1/count_reg[32]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  b1/count[32]_i_2/O
                         net (fo=33, routed)          1.109    22.105    b1/count[32]_i_2_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I4_O)        0.124    22.229 r  b1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.229    b1_n_8
    SLICE_X38Y10         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y10         FDCE (Setup_fdce_C_D)        0.077    15.101    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -22.229    
  -------------------------------------------------------------------
                         slack                                 -7.128    

Slack (VIOLATED) :        -7.116ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.135ns  (logic 7.964ns (46.478%)  route 9.171ns (53.522%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  count_reg[4]/Q
                         net (fo=18, routed)          0.530     6.070    count_reg_n_0_[4]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.595 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.595    count_reg[4]_i_2_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.709 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.709    count_reg[8]_i_2_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.823 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.823    count_reg[12]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.937 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.937    count_reg[16]_i_2_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    count_reg[20]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.165    count_reg[24]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  count_reg[28]_i_2/O[1]
                         net (fo=21, routed)          0.733     8.232    data0[26]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.535 r  count_num[9]_i_190/O
                         net (fo=1, routed)           0.766     9.301    count_num[9]_i_190_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.808 r  count_num_reg[9]_i_136/CO[3]
                         net (fo=1, routed)           0.000     9.808    count_num_reg[9]_i_136_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  count_num_reg[9]_i_165/CO[3]
                         net (fo=1, routed)           0.000     9.922    count_num_reg[9]_i_165_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.193 r  count_num_reg[9]_i_164/CO[0]
                         net (fo=16, routed)          0.394    10.587    count_num_reg[9]_i_164_n_3
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.373    10.960 r  count_num[9]_i_166/O
                         net (fo=3, routed)           0.517    11.477    count_num[9]_i_166_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.601 r  count_num[9]_i_122/O
                         net (fo=1, routed)           0.653    12.254    count_num[9]_i_122_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.869 r  count_num_reg[9]_i_99/O[3]
                         net (fo=7, routed)           0.817    13.686    count_num_reg[9]_i_99_n_4
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.306    13.992 r  count_num[9]_i_92/O
                         net (fo=1, routed)           0.343    14.335    count_num[9]_i_92_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.742 r  count_num_reg[9]_i_72/O[1]
                         net (fo=2, routed)           0.597    15.338    count_num_reg[9]_i_72_n_6
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.303    15.641 r  count_num[9]_i_84/O
                         net (fo=1, routed)           0.000    15.641    count_num[9]_i_84_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.281 r  count_num_reg[9]_i_70/O[3]
                         net (fo=1, routed)           0.480    16.761    count_num_reg[9]_i_70_n_4
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.306    17.067 r  count_num[9]_i_43/O
                         net (fo=1, routed)           0.000    17.067    count_num[9]_i_43_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.315 r  count_num_reg[9]_i_18/O[3]
                         net (fo=3, routed)           0.613    17.928    count_num_reg[9]_i_18_n_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.880    18.808 r  count_num_reg[9]_i_17/CO[2]
                         net (fo=26, routed)          0.538    19.346    count_num_reg[9]_i_17_n_1
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.310    19.656 r  count_num[9]_i_35/O
                         net (fo=3, routed)           0.667    20.323    count_num[9]_i_35_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124    20.447 r  count[32]_i_4/O
                         net (fo=1, routed)           0.425    20.873    b1/count_reg[32]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  b1/count[32]_i_2/O
                         net (fo=33, routed)          1.099    22.095    b1/count[32]_i_2_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I4_O)        0.124    22.219 r  b1/count[14]_i_1/O
                         net (fo=1, routed)           0.000    22.219    b1_n_21
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  count_reg[14]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y10         FDCE (Setup_fdce_C_D)        0.079    15.103    count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -22.219    
  -------------------------------------------------------------------
                         slack                                 -7.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.974%)  route 0.346ns (65.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  next_state_reg[0]/Q
                         net (fo=46, routed)          0.346     1.924    b1/count_reg[0]_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.969 r  b1/count[32]_i_1/O
                         net (fo=1, routed)           0.000     1.969    b1_n_39
    SLICE_X36Y17         FDCE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  count_reg[32]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.092     1.794    count_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.325%)  route 0.151ns (44.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     1.436    a1/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.728    a1/shift_reg[1]
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.046     1.774 r  a1/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.774    b1/pb_out_reg_2
    SLICE_X30Y22         FDRE                                         r  b1/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     1.946    b1/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  b1/pb_out_reg/C
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.131     1.580    b1/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 a3/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.325%)  route 0.151ns (44.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     1.436    a3/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  a3/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  a3/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.728    a3/shift_reg[1]
    SLICE_X34Y20         LUT5 (Prop_lut5_I0_O)        0.046     1.774 r  a3/pb_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.774    b3/pb_out_reg_1
    SLICE_X34Y20         FDRE                                         r  b3/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.947    b3/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  b3/pb_out_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.131     1.580    b3/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     1.436    a1/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.728    a1/shift_reg[1]
    SLICE_X30Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.773 r  a1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.773    b1/stop_debounced
    SLICE_X30Y22         FDRE                                         r  b1/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     1.946    b1/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  b1/pb_in_delay_reg/C
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.120     1.569    b1/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 a3/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     1.436    a3/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  a3/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  a3/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.728    a3/shift_reg[1]
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.773 r  a3/pb_debounced/O
                         net (fo=1, routed)           0.000     1.773    b3/direction_debounced
    SLICE_X34Y20         FDRE                                         r  b3/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.947    b3/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  b3/pb_in_delay_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.120     1.569    b3/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.839%)  route 0.380ns (67.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  next_state_reg[0]/Q
                         net (fo=46, routed)          0.380     1.959    b1/count_reg[0]_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.004 r  b1/count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.004    b1_n_36
    SLICE_X36Y18         FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  count_reg[29]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.091     1.792    count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.726%)  route 0.382ns (67.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  next_state_reg[0]/Q
                         net (fo=46, routed)          0.382     1.960    b1/count_reg[0]_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  b1/count[21]_i_1/O
                         net (fo=1, routed)           0.000     2.005    b1_n_28
    SLICE_X36Y17         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  count_reg[21]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.091     1.793    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.669%)  route 0.383ns (67.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  next_state_reg[0]/Q
                         net (fo=46, routed)          0.383     1.961    b1/count_reg[0]_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  b1/count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.006    b1_n_37
    SLICE_X36Y17         FDCE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  count_reg[30]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.092     1.794    count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.395%)  route 0.156ns (45.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  state_reg[1]/Q
                         net (fo=81, routed)          0.156     1.740    b1/Q[1]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  b1/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.785    b1_n_27
    SLICE_X43Y13         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.092     1.549    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 a2/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  a2/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.176     1.760    a2/shift_reg[1]
    SLICE_X28Y15         FDRE                                         r  a2/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     1.954    a2/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  a2/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.066     1.521    a2/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   b2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   b2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y20   b3/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y20   b3/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y11   clk_d/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   count_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   count_num_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y19   count_num_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y19   count_num_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   b3/pb_in_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   b3/pb_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y11   clk_d/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y11   clk_d/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   count_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   count_num_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y10   count_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   led_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   led_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   b2/pb_in_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   b2/pb_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y13   count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y17   count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   count_reg[24]/C



