Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Sep  6 13:24:30 2023
| Host         : LabUbuLenovo running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file MLP_wrapper_timing_summary_routed.rpt -pb MLP_wrapper_timing_summary_routed.pb -rpx MLP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MLP_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.341        0.000                      0                 5339        0.021        0.000                      0                 5339        8.750        0.000                       0                  2658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.341        0.000                      0                 5339        0.021        0.000                      0                 5339        8.750        0.000                       0                  2658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.341ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 0.744ns (9.600%)  route 7.006ns (90.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.484     9.872    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.325    10.197 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b9__4/O
                         net (fo=1, routed)           0.522    10.719    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[9]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.654    22.060    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                 11.341    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 0.718ns (9.204%)  route 7.083ns (90.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.484     9.872    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.299    10.171 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b13__1/O
                         net (fo=5, routed)           0.599    10.770    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[13]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    22.264    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 0.718ns (9.204%)  route 7.083ns (90.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.484     9.872    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.299    10.171 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b13__1/O
                         net (fo=5, routed)           0.599    10.770    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[13]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    22.264    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.718ns (9.254%)  route 7.040ns (90.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.484     9.872    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.299    10.171 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b13__1/O
                         net (fo=5, routed)           0.556    10.727    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[13]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    22.264    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.718ns (9.254%)  route 7.040ns (90.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.484     9.872    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.299    10.171 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b13__1/O
                         net (fo=5, routed)           0.556    10.727    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[13]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    22.264    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.718ns (9.254%)  route 7.040ns (90.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.484     9.872    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.299    10.171 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b13__1/O
                         net (fo=5, routed)           0.556    10.727    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[13]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    22.264    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 0.746ns (9.972%)  route 6.735ns (90.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.045     9.433    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.327     9.760 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b11__4/O
                         net (fo=1, routed)           0.690    10.450    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[11]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.652    22.062    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.746ns (10.133%)  route 6.616ns (89.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.047     9.435    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.327     9.762 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b8__4/O
                         net (fo=1, routed)           0.569    10.331    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[8]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.658    22.056    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 11.725    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.746ns (10.240%)  route 6.539ns (89.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.661     2.969    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/s00_axi_aclk
    SLICE_X19Y20         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_reg_reg[2]/Q
                         net (fo=88, routed)          6.017     9.405    MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/count_out_W2_s[2]
    SLICE_X9Y35          LUT5 (Prop_lut5_I2_O)        0.327     9.732 r  MLP_i/IP_psds_0/U0/MLP_ins/CNT_W2/g0_b5__4/O
                         net (fo=1, routed)           0.522    10.254    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg_1[5]
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.594    22.786    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg/CLK
                         clock pessimism              0.230    23.017    
                         clock uncertainty           -0.302    22.714    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.652    22.062    MLP_i/IP_psds_0/U0/MLP_ins/N2_6/y_temp_reg
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__13/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 1.022ns (14.615%)  route 5.971ns (85.385%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.680     2.988    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=68, routed)          2.557     6.063    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/Q[0]
    SLICE_X14Y17         LUT3 (Prop_lut3_I2_O)        0.150     6.213 f  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/count_reg[9]_i_1/O
                         net (fo=20, routed)          1.010     7.223    MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.354     7.577 r  MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep_i_9/O
                         net (fo=17, routed)          2.404     9.981    MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep_i_9_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__13/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        1.543    22.735    MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/s00_axi_aclk
    RAMB18_X2Y0          RAMB18E1                                     r  MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__13/CLKARDCLK
                         clock pessimism              0.130    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    21.795    MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__13
  -------------------------------------------------------------------
                         required time                         21.795    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 11.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.177%)  route 0.219ns (60.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.559     0.900    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X21Y50         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[3]/Q
                         net (fo=1, routed)           0.219     1.260    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[9]_0[3]
    SLICE_X17Y48         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.832     1.202    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y48         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[3]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.066     1.239    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.391%)  route 0.226ns (61.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.565     0.906    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X13Y52         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp10_reg[0]/Q
                         net (fo=1, routed)           0.226     1.273    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[9]_0[0]
    SLICE_X14Y48         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.832     1.202    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.070     1.243    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.770%)  route 0.214ns (60.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.559     0.900    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[1]/Q
                         net (fo=1, routed)           0.214     1.254    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[9]_0[1]
    SLICE_X20Y46         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.830     1.200    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y46         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.052     1.223    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg9_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.009%)  route 0.174ns (53.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.562     0.903    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X28Y51         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp7_reg[9]/Q
                         net (fo=1, routed)           0.174     1.224    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg9_reg[9]_0[5]
    SLICE_X27Y49         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg9_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.832     1.202    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y49         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg9_reg[9]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.017     1.190    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg9_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.035%)  route 0.240ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.559     0.900    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X23Y50         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp5_reg[2]/Q
                         net (fo=1, routed)           0.240     1.280    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[9]_0[2]
    SLICE_X20Y46         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.830     1.200    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y46         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.063     1.234    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg7_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp10_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.252%)  route 0.179ns (54.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.562     0.903    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X16Y52         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp10_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp10_reg[9]/Q
                         net (fo=1, routed)           0.179     1.230    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[9]_0[5]
    SLICE_X16Y48         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.832     1.202    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y48         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[9]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.010     1.183    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg12_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.132%)  route 0.183ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.582     0.923    MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.183     1.234    MLP_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  MLP_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.893     1.263    MLP_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  MLP_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    MLP_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.566     0.907    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y43          FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.113     1.161    MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X6Y42          SRLC32E                                      r  MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.833     1.203    MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          SRLC32E                                      r  MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X6Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    MLP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg10_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.564%)  route 0.213ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.564     0.905    MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/s00_axi_aclk
    SLICE_X27Y49         FDRE                                         r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp8_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  MLP_i/IP_psds_0/U0/MLP_ins/SIGMA_L3/temp8_reg[9]/Q
                         net (fo=1, routed)           0.213     1.245    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg10_reg[9]_0[5]
    SLICE_X27Y50         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg10_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.831     1.201    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y50         FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg10_reg[9]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.016     1.188    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg10_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.297%)  route 0.234ns (55.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.584     0.925    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.234     1.299    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[25]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.344 r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.344    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X5Y44          FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MLP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MLP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2658, routed)        0.853     1.223    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y44          FDRE                                         r  MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.092     1.286    MLP_i/IP_psds_0/U0/IP_psds_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MLP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12  MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y4   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y2   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y0   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y1   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__14/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4   MLP_i/IP_psds_0/U0/MLP_ins/Counter_W1S/count_reg_reg_rep__2/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y15  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y15  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_8_8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y15  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y15  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y39  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L2/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y39  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L2/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y15  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y15  MLP_i/IP_psds_0/U0/MLP_ins/BRAM_L1/RAM_reg_0_15_9_9/SP/CLK



