// This is a half adder. A half adder adds two bits and produces a sum and carry-out.
module half_adder( 
input a, b,
output cout, sum );

// Note that with vhdl the "r" part is implicit in the power expression,
// and so the following syntax is acceptable.
//
// The output is the carry-out bit.
//
// The sum is the sum bit.
//
// The input is the addition bit.
//
// The inputs a and b are 16-bit unsigned integers.
//
// The outputs cout and sum are 16-bit unsigned integers.
//
// The half adder adds two bits and produces a sum and carry-out.
//
// The output is the carry-out bit.
//
// The sum is the sum bit.
//
// The input is the addition bit.
//
// The inputs a and b are 16-bit unsigned integers.
//
// The outputs cout and sum are 16-bit unsigned integers.
//
// The half adder adds two bits and produces a sumendmodule
