// Seed: 2565614362
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  parameter id_3 = -1;
  wire id_4;
  wire id_5;
  wire id_6;
  parameter id_7 = "";
endmodule
module module_0 #(
    parameter id_16 = 32'd81
) (
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    module_1,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  inout wire id_17;
  inout wire _id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  module_0 modCall_1 (
      id_8,
      id_3
  );
  inout logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_18;
  ;
  assign id_12[-1==id_16] = id_18['h0];
endmodule
