Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan  3 20:11:56 2025
| Host         : ROHANLAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wavPlayerTop_control_sets_placed.rpt
| Design       : wavPlayerTop
| Device       : xc7s50
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   194 |
|    Minimum number of control sets                        |   194 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   394 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   194 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             517 |          198 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |             427 |          154 |
| Yes          | No                    | No                     |             934 |          175 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1196 |          443 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              3 |         1.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_gpio_button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_gpio_button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                  | mb_block_i/axi_gpio_button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                         |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_gpio_button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | mb_block_i/axi_gpio_button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |         1.67 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                |                1 |              6 |         6.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_15  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_46  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19_psbram_and_n_2      |                1 |              8 |         8.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |         1.14 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_57  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_psbram_and_n_2       |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_59  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_psbram_and_n         |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_58  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_psbram_and_n_1       |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_56  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_psbram_and_n_2      |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_52   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_18_psbram_and_n_1      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_55  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_psbram_and_n        |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_54  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_psbram_and_n_1      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_53  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_psbram_and_n_3      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_48  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19_psbram_and_n        |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_47  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19_psbram_and_n_1      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_51   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_18_psbram_and_n        |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_50   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_18_psbram_and_n_2      |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_49   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_18_psbram_and_n_3      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_42  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_22_psbram_and_n_1      |                1 |              8 |         8.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_22_psbram_and_n_2      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_44  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_22_psbram_and_n_3      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_14  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n        |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_1    | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_psbram_and_n        |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2    | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_psbram_and_n_3      |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3    | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_4    | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_psbram_and_n_1      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_8    | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_psbram_and_n        |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16_psbram_and_n        |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_5   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_7    | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_psbram_and_n_3      |                6 |              8 |         1.33 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_6   | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_psbram_and_n_1      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_16  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n_3      |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_10  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16_psbram_and_n_3      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_11  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16_psbram_and_n_1      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n_1      |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_14_psbram_and_n_3      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_20  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_14_psbram_and_n_2      |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_14_psbram_and_n        |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_18  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_14_psbram_and_n_1      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_24  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n_1      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_25  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12_psbram_and_n_3      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_21  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n_3      |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_22  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_29  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23_psbram_and_n        |                6 |              8 |         1.33 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_26  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12_psbram_and_n        |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_28  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12_psbram_and_n_2      |                6 |              8 |         1.33 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_27  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12_psbram_and_n_1      |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_30  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23_psbram_and_n_1      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_32  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23_psbram_and_n_3      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_34  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_24_psbram_and_n        |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_35  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_24_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_33  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_24_psbram_and_n_1      |                5 |              8 |         1.60 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_31  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_38  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_psbram_and_n_3      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_40  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_psbram_and_n_1      |                1 |              8 |         8.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n        |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_37  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_psbram_and_n        |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_36  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_24_psbram_and_n_3      |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_39  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_psbram_and_n_2      |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_45  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19_psbram_and_n_3      |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |              8 |         8.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_41  | pwmDriver/wavInstance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_22_psbram_and_n        |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[52]                                                                            |                                                                                                                                                |                3 |             10 |         3.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |         3.33 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                |                3 |             10 |         3.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             12 |         2.40 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                       |                                                                                                                                                |                2 |             13 |         6.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                          | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                6 |             16 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                  |                5 |             16 |         3.20 |
|  clk_100MHz_IBUF_BUFG                                      |                                                                                                                                                                                                            | reset_rtl_0_IBUF                                                                                                                               |                5 |             17 |         3.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                4 |             17 |         4.25 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/sel                                                                                                                                                                                              |                                                                                                                                                |                5 |             18 |         3.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |         3.80 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_gpio_button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                         |                5 |             20 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             21 |         2.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             23 |         4.60 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                4 |             23 |         5.75 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[11].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[45].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[42].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[17].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[19].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[23].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[14].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[12].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[44].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[39].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[38].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[24].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[41].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[48].g_non_sym_cntrl.g_reg.cntrl_reg_n_0_[48][5]                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[26].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[13].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[2].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[40].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[32].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[25].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[18].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[36].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[34].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[31].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[35].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[37].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[27].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[29].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[21].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[15].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[22].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[33].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[46].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[16].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[43].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[28].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_49[0]                                                                                                     |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[3].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[7].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[6].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[48].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[4].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[8].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[9].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[5].cntrl_src[5]                                                                                                                    |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[47].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  clk_100MHz_IBUF_BUFG                                      | pwmDriver/lpf/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[30].cntrl_src[5]                                                                                                                   |                                                                                                                                                |                2 |             26 |        13.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |         4.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               11 |             28 |         2.55 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                8 |             31 |         3.88 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               14 |             32 |         2.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             32 |         2.46 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               12 |             32 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                4 |             32 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |               10 |             32 |         3.20 |
|  clk_100MHz_IBUF_BUFG                                      |                                                                                                                                                                                                            | pwmDriver/sel                                                                                                                                  |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               16 |             32 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                |                7 |             32 |         4.57 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |                8 |             33 |         4.12 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                6 |             34 |         5.67 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                |               16 |             47 |         2.94 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                          |                                                                                                                                                |                8 |             64 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                |               11 |             75 |         6.82 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            |                                                                                                                                                |               34 |             80 |         2.35 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               26 |             80 |         3.08 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                |               16 |            128 |         8.00 |
|  clk_100MHz_IBUF_BUFG                                      |                                                                                                                                                                                                            |                                                                                                                                                |               78 |            141 |         1.81 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               65 |            157 |         2.42 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               83 |            221 |         2.66 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            |                                                                                                                                                |               88 |            312 |         3.55 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


