{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479821334538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479821334539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 21:28:54 2016 " "Processing started: Tue Nov 22 21:28:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479821334539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479821334539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtc_test -c rtc_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtc_test -c rtc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479821334539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479821334782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "rtl/uarttx.v" "" { Text "E:/AX301/10_rtc_test/rtl/uarttx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc_time.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc_time " "Found entity 1: rtc_time" {  } { { "rtl/rtc_time.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc_test " "Found entity 1: rtc_test" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334827 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "i2c_com.v(3) " "Verilog HDL syntax warning at i2c_com.v(3): extra block comment delimiter characters /* within block comment" {  } { { "rtl/i2c_com.v" "" { Text "E:/AX301/10_rtc_test/rtl/i2c_com.v" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1 1479821334829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/i2c_com.v" "" { Text "E:/AX301/10_rtc_test/rtl/i2c_com.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1302_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1302_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_module " "Found entity 1: ds1302_module" {  } { { "rtl/ds1302_module.v" "" { Text "E:/AX301/10_rtc_test/rtl/ds1302_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_control " "Found entity 1: cmd_control" {  } { { "rtl/cmd_control.v" "" { Text "E:/AX301/10_rtc_test/rtl/cmd_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "rtl/clkdiv.v" "" { Text "E:/AX301/10_rtc_test/rtl/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479821334845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479821334845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle rtc_test.v(144) " "Verilog HDL Implicit Net warning at rtc_test.v(144): created implicit net for \"idle\"" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479821334845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtc_test " "Elaborating entity \"rtc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479821334865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(56) " "Verilog HDL assignment warning at rtc_test.v(56): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479821334867 "|rtc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(57) " "Verilog HDL assignment warning at rtc_test.v(57): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479821334867 "|rtc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(59) " "Verilog HDL assignment warning at rtc_test.v(59): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479821334867 "|rtc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(60) " "Verilog HDL assignment warning at rtc_test.v(60): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479821334867 "|rtc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(62) " "Verilog HDL assignment warning at rtc_test.v(62): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479821334867 "|rtc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(63) " "Verilog HDL assignment warning at rtc_test.v(63): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479821334867 "|rtc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:u0\"" {  } { { "rtl/rtc_test.v" "u0" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479821334868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"uarttx:u1\"" {  } { { "rtl/rtc_test.v" "u1" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479821334869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc_time rtc_time:U2 " "Elaborating entity \"rtc_time\" for hierarchy \"rtc_time:U2\"" {  } { { "rtl/rtc_test.v" "U2" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479821334871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_module rtc_time:U2\|ds1302_module:U1 " "Elaborating entity \"ds1302_module\" for hierarchy \"rtc_time:U2\|ds1302_module:U1\"" {  } { { "rtl/rtc_time.v" "U1" { Text "E:/AX301/10_rtc_test/rtl/rtc_time.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479821334872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_control rtc_time:U2\|ds1302_module:U1\|cmd_control:U1 " "Elaborating entity \"cmd_control\" for hierarchy \"rtc_time:U2\|ds1302_module:U1\|cmd_control:U1\"" {  } { { "rtl/ds1302_module.v" "U1" { Text "E:/AX301/10_rtc_test/rtl/ds1302_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479821334873 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cmd_control.v(32) " "Verilog HDL Case Statement information at cmd_control.v(32): all case item expressions in this case statement are onehot" {  } { { "rtl/cmd_control.v" "" { Text "E:/AX301/10_rtc_test/rtl/cmd_control.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1479821334874 "|rtc_test|rtc_time:U2|ds1302_module:U1|cmd_control:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com rtc_time:U2\|ds1302_module:U1\|i2c_com:U2 " "Elaborating entity \"i2c_com\" for hierarchy \"rtc_time:U2\|ds1302_module:U1\|i2c_com:U2\"" {  } { { "rtl/ds1302_module.v" "U2" { Text "E:/AX301/10_rtc_test/rtl/ds1302_module.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479821334875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479821336179 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479821337058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479821337180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479821337180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "rtl/rtc_test.v" "" { Text "E:/AX301/10_rtc_test/rtl/rtc_test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479821337239 "|rtc_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1479821337239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479821337239 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479821337239 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1479821337239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479821337239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479821337239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479821337270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 21:28:57 2016 " "Processing ended: Tue Nov 22 21:28:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479821337270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479821337270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479821337270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479821337270 ""}
