// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2018-2019 Sunplus */

/dts-v1/;

#define CONFIG_SOC_SP7350

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/clock/sp-sp7350.h>
#include <dt-bindings/reset/sp-sp7350.h>
#include <dt-bindings/pinctrl/sppctl-sp7350.h>

/ {
	compatible = "sunplus,sp7350";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		stc0 = &stc;
		stc1 = &stc_av0;
		stc2 = &stc_av1;
		stc3 = &stc_av2;
		stc4 = &stc_av4;

		timer0 = &stc_timer0;
		timer1 = &stc_timer1;
		timer2 = &stc_timer2;
		timer3 = &stc_timer3;
		timer4 = &stc_av0_timer0;
		timer5 = &stc_av0_timer1;
		timer6 = &stc_av0_timer2;
		timer7 = &stc_av0_timer3;
		timer8 = &stc_av1_timer0;
		timer9 = &stc_av1_timer1;
		timer10 = &stc_av1_timer2;
		timer11 = &stc_av1_timer3;
		timer12 = &stc_av2_timer0;
		timer13 = &stc_av2_timer1;
		timer14 = &stc_av2_timer2;
		timer15 = &stc_av2_timer3;
		timer16 = &stc_av4_timer0;
		timer17 = &stc_av4_timer1;
		timer18 = &stc_av4_timer2;
		timer19 = &stc_av4_timer3;
	};

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};
	};

	clocks {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		extclk: osc0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <XTAL>;
			clock-output-names = "extclk";
		};

		rtcclk: rtcclk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
			clock-output-names = "f_32k";
		};

		clkc: clkc@f8800104 {
			compatible = "sunplus,sp7350-clkc";
			reg = <0x00 0xf8800104 0x00 0x1fc>,  // MOON G2.1~G6
			      <0x00 0xf8000f00 0x00 0x080>;  // G30 QCTL
			#clock-cells = <1>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			clocks = <&clkc PLLC>, <&clkc PLLL3>;
			clock-names = "PLLC", "PLLL3";
			proc-supply = <&cpu_vdd_reg>;
			operating-points-v2 = <&cpu_opp_table>;
			next-level-cache = <&L2_0>;
			cpu-idle-states = <&CPU_SLEEP>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clocks = <&clkc PLLC>, <&clkc PLLL3>;
			clock-names = "PLLC", "PLLL3";
			proc-supply = <&cpu_vdd_reg>;
			operating-points-v2 = <&cpu_opp_table>;
			next-level-cache = <&L2_1>;
			cpu-idle-states = <&CPU_SLEEP>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			clocks = <&clkc PLLC>, <&clkc PLLL3>;
			clock-names = "PLLC", "PLLL3";
			proc-supply = <&cpu_vdd_reg>;
			operating-points-v2 = <&cpu_opp_table>;
			next-level-cache = <&L2_2>;
			cpu-idle-states = <&CPU_SLEEP>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			clocks = <&clkc PLLC>, <&clkc PLLL3>;
			clock-names = "PLLC", "PLLL3";
			proc-supply = <&cpu_vdd_reg>;
			operating-points-v2 = <&cpu_opp_table>;
			next-level-cache = <&L2_3>;
			cpu-idle-states = <&CPU_SLEEP>;
		};

		idle-states {
			entry-method = "psci";

			CPU_SLEEP: cpu-sleep {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x0000000>;
				entry-latency-us = <120>;
				exit-latency-us = <250>;
				min-residency-us = <900>;
			};
		};

		L2_0: l2-cache-0 {
			compatible = "cache";
			cache-level = <2>;
			next-level-cache = <&L3>;
		};

		L2_1: l2-cache-1 {
			compatible = "cache";
			cache-level = <2>;
			next-level-cache = <&L3>;
		};

		L2_2: l2-cache-2 {
			compatible = "cache";
			cache-level = <2>;
			next-level-cache = <&L3>;
		};

		L2_3: l2-cache-3 {
			compatible = "cache";
			cache-level = <2>;
			next-level-cache = <&L3>;
		};

		L3: l3-cache {
			compatible = "cache";
			cache-level = <3>;
		};
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	arm-pmu {
		compatible = "arm,cortex-a55-pmu", "arm,armv8-pmuv3";
		interrupts = <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
	};

	gic: interrupt-controller@fa001000 {
		compatible = "arm,gic-400";
		reg = <0x00 0xfa001000 0x00 0x1000>,
		      <0x00 0xfa002000 0x00 0x2000>,
		      <0x00 0xfa004000 0x00 0x2000>,
		      <0x00 0xfa006000 0x00 0x2000>;
		#interrupt-cells = <3>;
		interrupt-controller;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		clock-frequency = <XTAL>;
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>;
	};

	rstc: reset@f8800004 {
		compatible = "sunplus,sp7350-reset";
		reg = <0x00 0xf8800004 0x00 0x3c>;
		reg-names = "reset";
		#reset-cells = <1>;
	};

	remoteproc0: remoteproc@f800817c {
		compatible = "sunplus,sp-rproc";
		reg = <0 0xf800817c 0 4>, /* mbox G258.31, cpu0 to cpu2 direct reg07 */
		      <0 0xf8800250 0 4>,
		      <0 0xf80081fc 0 4>; /* mbox G259.31, cpu2 to cpu0 direct reg07 */
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>; /* CPU2_TO_0_DIRECT_INT7 */
		resets = <&rstc RST_CM4>;
		memory-region = <&rproc_0_reserved>, <&rproc0runaddr>, <&vdev0buffer>, <&vdev0vring0>, <&vdev0vring1>;
		mboxes = <&mbox 0>; // for SUNPLUS_MBOX_TEST
	};

	sp_spinor0: spinor@f8000b00 {
		compatible = "sunplus,sp7350-spi-nor";
		reg = <0x0 0xf8000b00 0x0 0x80>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc SPIFL>;
		resets = <&rstc RST_SPIFL>;
	};

	spinand0: spinand@f8002b80 {
		compatible = "sunplus,sp7350-spi-nand";
		reg = <0x0 0xf8002b80 0x0 0x60>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc SPIND>;
		resets = <&rstc RST_SPIND>;
	};

	bch0: bch@f8101000 {
		compatible = "sunplus,sp7350-bch";
		reg = <0x0 0xf8101000 0x0 0x30>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc BCH>;
		resets = <&rstc RST_BCH>;
	};

	paranand0: paranand@f8120000 {
		compatible = "sunplus,sp7350-para-nand";
		reg = <0x0 0xf8120000 0x0 0x3000>, <0x0 0xfb000000 0x0 0x4000000>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc PNAND>;
		resets = <&rstc RST_PNAND>;
	};

	video_codec {
		compatible = "sunplus,sp7350-hantro-codec";
		clocks = <&clkc VIDEO_CODEC>;
		clock-names = "clk_vcodec";
		resets = <&rstc RST_VIDEO_CODEC>;
		reset-names = "rstc_vcodec";
	};

	video_codec_dec: hantro_vc8000d@f8168000 {
		compatible = "sunplus,sp7350-hantro-vc8000d";
		reg = <0x00 0xf8168000 0x00 0x1d8>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc VCD>;
		clock-names = "clk_vc8000d";
		resets = <&rstc RST_VCD>;
		reset-names = "rstc_vc8000d";
	};

	video_codec_enc: hantro_vc8000e@f80ff000 {
		compatible = "sunplus,sp7350-hantro-vc8000e";
		reg = <0x00 0xf80ff000 0x00 0xfff>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc VCE>;
		clock-names = "clk_vc8000e";
		resets = <&rstc RST_VCE>;
		reset-names = "rstc_vc8000e";
	};

	video_codec_emem {
		compatible = "sunplus,sp7350-hantro-emem";
		memory-region = <&video_codec_encode>;
		video_codec-supply = <&video_codec_core_0v8>;
	};

	video_codec_dmem {
		compatible = "sunplus,sp7350-hantro-dmem";
		memory-region = <&video_codec_decode>;
		video_codec-supply = <&video_codec_core_0v8>;
	};

	video_codec_v4l2 {
		compatible = "sunplus,sp7350-hantro-vsiv4l2";
		memory-region = <&vcodec_v4l2>;
	};

	galcore: galcore@f8140000 {
		compatible = "galcore";
		reg = <0x0 0xf8140000 0x0 0x20000>, <0x0 0xf880125c 0x0 0xff>;
		reg-name = "galcore","gal_ios";
		dev_name = "galcore";
		memory-region = <&npu_reserve>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
		npu_core-supply = <&npu_core_0v8>;
		clocks = <&clkc NPU>;
		clock-names = "clk_vip9000";
		clock-frequency = <900000000>;
		resets = <&rstc RST_NPU>;
		reset-names = "rstc_vip9000";
		status = "okay";
	};

	poweroff {
		compatible = "sunplus,sp-poweroff";
	};

#if 0
	dummymaster: dm@f8000700 {
		compatible = "sunplus,sp7350-dm-test";
		reg = <0x0 0xf8800100 0x0 0x80>, <0x0 0xf8000700 0x0 0x80>,
			<0x0 0xf800a880 0x0 0x80>; /* G14 G337 */
		clocks = <&clkc DUMMY_MASTER0>, <&clkc DUMMY_MASTER1>;
		resets = <&rstc DUMMY_MASTER0>, <&rstc DUMMY_MASTER1>;
	};
#endif

	watchdog: watchdog@f800061c {
		compatible = "sunplus,sp7350-wdt";
		reg = <0x00 0xf800061c 0x00 0x08>, <0x00 0xf800066c 0x00 0x08>,
			<0x00 0xf8800258 0x00 0x04>, <0x00 0xf800060c 0x00 0x04>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc STC_AV3>;
		resets = <&rstc RST_STC_AV3>;
		timeout-sec = <10>;
	};

	stc: stc@f8800b80 {
		compatible = "sunplus,sp7350-stc";
		reg = <0x00 0xf8800b80 0x00 0x14>;
		clocks = <&clkc SYSAO>;
		clock-names = "clk_sys";

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		stc_timer0: timer0@f8800ba4 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800ba4 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 129 IRQ_TYPE_EDGE_RISING>;
		};
		stc_timer1: timer1@f8800bb0 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800bb0 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 130 IRQ_TYPE_EDGE_RISING>;
		};
		stc_timer2: timer2@f8800bbc {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800bbc 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 131 IRQ_TYPE_EDGE_RISING>;
		};
		stc_timer3: timer3@f8800bc8 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800bc8 0x0 0x14>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 132 IRQ_TYPE_EDGE_RISING>;
		};
	};

	stc_av0: stc_av0@f8800c00 {
		compatible = "sunplus,sp7350-stc";
		reg = <0x00 0xf8800c00 0x00 0x14>;
		clocks = <&clkc SYSAO>;
		clock-names = "clk_sys";

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		stc_av0_timer0: timer0@f8800c24 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800c24 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 133 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av0_timer1: timer1@f8800c30 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800c30 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 134 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av0_timer2: timer2@f8800c3c {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800c3c 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av0_timer3: timer3@f8800c48 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800c48 0x0 0x14>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 136 IRQ_TYPE_EDGE_RISING>;
		};
	};

	stc_av1: stc_av1@f8800c80 {
		compatible = "sunplus,sp7350-stc";
		reg = <0x00 0xf8800c80 0x00 0x14>;
		clocks = <&clkc SYSAO>;
		clock-names = "clk_sys";

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		stc_av1_timer0: timer0@f8800ca4 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800ca4 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 137 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av1_timer1: timer1@f8800cb0 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800cb0 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 138 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av1_timer2: timer2@f8800cbc {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800cbc 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 139 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av1_timer3: timer3@f8800cc8 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800cc8 0x0 0x14>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 140 IRQ_TYPE_EDGE_RISING>;
		};
	};

	stc_av2: stc_av2@f8800d00 {
		compatible = "sunplus,sp7350-stc";
		reg = <0x00 0xf8800d00 0x00 0x14>;
		clocks = <&clkc SYSAO>;
		clock-names = "clk_sys";

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		stc_av2_timer0: timer0@f8800d24 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800d24 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 142 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av2_timer1: timer1@f8800d30 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800d30 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 143 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av2_timer2: timer2@f8800d3c {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800d3c 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av2_timer3: timer3@f8800d48 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8800d48 0x0 0x14>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_EDGE_RISING>;
		};
	};

	stc_av4: stc_av4@f8801300 {
		compatible = "sunplus,sp7350-stc";
		reg = <0x00 0xf8801300 0x00 0x14>;
		clocks = <&clkc SYSAO>;
		clock-names = "clk_sys";

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		stc_av4_timer0: timer0@f8801324 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8801324 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 186 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av4_timer1: timer1@f8801330 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8801330 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av4_timer2: timer2@f880133c {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf880133c 0x0 0xc>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_EDGE_RISING>;
		};
		stc_av4_timer3: timer3@f8801348 {
			compatible = "sunplus,sp7350-timer";
			reg = <0x0 0xf8801348 0x0 0x14>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 189 IRQ_TYPE_EDGE_RISING>;
		};
	};

	timer_test: timer_test@f8000580 {
		compatible = "sunplus,sp7350-timer-test";
		reg =
			<0x00 0xf8000580 0x00 0x80>, <0x00 0xf8000600 0x00 0x80>,
			<0x00 0xf8800b80 0x00 0x80>, <0x00 0xf8800c00 0x00 0x80>,
			<0x00 0xf8800c80 0x00 0x80>, <0x00 0xf8800d00 0x00 0x80>,
			<0x00 0xf8801300 0x00 0x80>;
		reg-names =
			"stc_timestamp", "stc_av3",
			"stc", "stc_av0",
			"stc_av1", "stc_av2",
			"stc_av4";
		interrupt-parent = <&gic>;
		interrupts =
			<GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,/* STC_TIMESTAMP_INTERRUPT_TIMER0 */
			<GIC_SPI 53 IRQ_TYPE_EDGE_RISING>,/* STC_TIMESTAMP_INTERRUPT_TIMER1 */
			<GIC_SPI 54 IRQ_TYPE_EDGE_RISING>,/* STC_TIMESTAMP_INTERRUPT_TIMER2B */
			<GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,/* STC_TIMESTAMP_INTERRUPT_TIMER3B */
			<GIC_SPI 114 IRQ_TYPE_EDGE_RISING>,/* STC_AV3_INTERRUPT_TIMER0 */
			<GIC_SPI 115 IRQ_TYPE_EDGE_RISING>,/* STC_AV3_INTERRUPT_TIMER1 */
			<GIC_SPI 116 IRQ_TYPE_EDGE_RISING>,/* STC_AV3_INTERRUPT_TIMER2B */
			<GIC_SPI 117 IRQ_TYPE_EDGE_RISING>,/* STC_AV3_INTERRUPT_TIMER3B */
			<GIC_SPI 129 IRQ_TYPE_EDGE_RISING>,/* STC_INTERRUPT_TIMER0 */
			<GIC_SPI 130 IRQ_TYPE_EDGE_RISING>,/* STC_INTERRUPT_TIMER1 */
			<GIC_SPI 131 IRQ_TYPE_EDGE_RISING>,/* STC_INTERRUPT_TIMER2B */
			<GIC_SPI 132 IRQ_TYPE_EDGE_RISING>,/* STC_INTERRUPT_TIMER3B */
			<GIC_SPI 133 IRQ_TYPE_EDGE_RISING>,/* STC_AV0_INTERRUPT_TIMER0 */
			<GIC_SPI 134 IRQ_TYPE_EDGE_RISING>,/* STC_AV0_INTERRUPT_TIMER1 */
			<GIC_SPI 135 IRQ_TYPE_EDGE_RISING>,/* STC_AV0_INTERRUPT_TIMER2B */
			<GIC_SPI 136 IRQ_TYPE_EDGE_RISING>,/* STC_AV0_INTERRUPT_TIMER3B */
			<GIC_SPI 137 IRQ_TYPE_EDGE_RISING>,/* STC_AV1_INTERRUPT_TIMER0 */
			<GIC_SPI 138 IRQ_TYPE_EDGE_RISING>,/* STC_AV1_INTERRUPT_TIMER1 */
			<GIC_SPI 139 IRQ_TYPE_EDGE_RISING>,/* STC_AV1_INTERRUPT_TIMER2B */
			<GIC_SPI 140 IRQ_TYPE_EDGE_RISING>,/* STC_AV1_INTERRUPT_TIMER3B */
			<GIC_SPI 142 IRQ_TYPE_EDGE_RISING>,/* STC_AV2_INTERRUPT_TIMER0 */
			<GIC_SPI 143 IRQ_TYPE_EDGE_RISING>,/* STC_AV2_INTERRUPT_TIMER1 */
			<GIC_SPI 144 IRQ_TYPE_EDGE_RISING>,/* STC_AV2_INTERRUPT_TIMER2B */
			<GIC_SPI 145 IRQ_TYPE_EDGE_RISING>,/* STC_AV2_INTERRUPT_TIMER3B */
			<GIC_SPI 186 IRQ_TYPE_EDGE_RISING>,/* STC_AV4_INTERRUPT_TIMER0 */
			<GIC_SPI 187 IRQ_TYPE_EDGE_RISING>,/* STC_AV4_INTERRUPT_TIMER1 */
			<GIC_SPI 188 IRQ_TYPE_EDGE_RISING>,/* STC_AV4_INTERRUPT_TIMER2B */
			<GIC_SPI 189 IRQ_TYPE_EDGE_RISING>;/* STC_AV4_INTERRUPT_TIMER3B */
	};

	mbox: mbox@f8008100 {
		compatible = "sunplus,sunplus-mbox";
		reg = <0x0 0xf8008100 0x0 0x60>, <0x0 0xf8008180 0x0 0x60>; /* G258 ~ G259 */
		reg-names = "mbox_0_to_2", "mbox_2_to_0";
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>; /* CPU2_TO_0_INT */
		#mbox-cells = <1>;
	};

	pctl: pinctrl@f8800080 {
		compatible = "sunplus,sp7350-pctl";
		reg =
			<0x0 0xf8800080 0x0 0x2c>,
			<0x0 0xf8803280 0x0 0x60>,
			<0x0 0xf88032e4 0x0 0x1c>,
			<0x0 0xf8803300 0x0 0x80>,
			<0x0 0xf8803380 0x0 0x180>,
			<0x0 0xf8802f80 0x0 0x1c>;
		reg-names = "moon1", "pad_ctl_1", "first", "pad_ctl_2", "gpioxt", "gpio_ao_int";
		gpio-controller;
		#gpio-cells = <2>;
	};
};
