INFO: [VRFC 10-2263] Analyzing Verilog file "C:/my fpga/fast2slow/fast2slow.srcs/sources_1/new/fast2slow_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast2slow_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/my fpga/fast2slow/fast2slow.srcs/sim_1/new/fast2slow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fast2slow_tb
