
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:44]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:49]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:50]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:53]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:54]
	Parameter N_PERIODS bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:19' bound to instance 'clk_en' of component 'clock_enable' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:182]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:32]
	Parameter PERIOD bound to: 3 - type: integer 
WARNING: [Synth 8-3819] Generic 'n_periods' not present in instantiated entity will be ignored [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:32]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:24' bound to instance 'debouncer' of component 'debounce' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:192]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:38]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:24' bound to instance 'debouncel' of component 'debounce' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:202]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:288]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (3#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'top_level' (4#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.602 ; gain = 0.000
---------------------------------------------------------------------------------

*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:44]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:49]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:50]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:53]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:54]
	Parameter N_PERIODS bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:19' bound to instance 'clk_en' of component 'clock_enable' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:184]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:32]
	Parameter PERIOD bound to: 3 - type: integer 
WARNING: [Synth 8-3819] Generic 'n_periods' not present in instantiated entity will be ignored [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:32]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:24' bound to instance 'debouncer' of component 'debounce' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:194]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:38]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/debounce.vhd:24' bound to instance 'debouncel' of component 'debounce' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:204]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:290]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (3#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'top_level' (4#1) [C:/Users/247177/Downloads/test/project_1/project_1.srcs/sources_1/new/top_level.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1000.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/247177/Downloads/test/project_1/project_1.srcs/constrs_1/new/nexysA7.xdc]
Finished Parsing XDC File [C:/Users/247177/Downloads/test/project_1/project_1.srcs/constrs_1/new/nexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/247177/Downloads/test/project_1/project_1.srcs/constrs_1/new/nexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
             pre_pressed |                               01 |                               01
                 pressed |                               10 |                               10
            pre_released |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |     7|
|6     |LUT4   |    12|
|7     |LUT5   |    15|
|8     |LUT6   |    24|
|9     |FDRE   |   113|
|10    |FDSE   |     1|
|11    |IBUF   |     5|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1010.418 ; gain = 10.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.418 ; gain = 10.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.137 ; gain = 21.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/247177/Downloads/test/project_1/project_1.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 11:03:25 2024...
