0.7
2020.2
May 22 2024
19:03:11
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/Exp1.sim/sim_1/behav/xsim/glbl.v,1529022454,verilog,,,,glbl,,,,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/auxillary/CPUTEST.v,1630131860,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/CtrlUnit.v,,CPUTEST,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/auxillary/debug_clk.v,1628262876,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/sim/core_sim.v,,debug_clk,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/MUX2T1_32.v,1630067328,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/MUX4T1_32.v,,MUX2T1_32,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/MUX4T1_32.v,1628301716,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/RAM_B.v,,MUX4T1_32,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/REG32.v,1630067336,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_EX_MEM.v,,REG32,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/add_32.v,1630067342,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/cmp_32.v,,add_32,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/cmp_32.v,1740836934,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/auxillary/debug_clk.v,,cmp_32,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/ALU.v,1628301566,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/auxillary/CPUTEST.v,,ALU,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/CtrlUnit.v,1740899004,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/HazardDetectionUnit.v,,CtrlUnit,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/HazardDetectionUnit.v,1741266977,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/ImmGen.v,,HazardDetectionUnit,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/ImmGen.v,1630067356,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/MUX2T1_32.v,,ImmGen,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/RAM_B.v,1629983726,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/REG32.v,,RAM_B,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_EX_MEM.v,1629996002,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_ID_EX.v,,REG_EX_MEM,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_ID_EX.v,1629996012,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_IF_ID.v,,REG_ID_EX,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_IF_ID.v,1629996022,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_MEM_WB.v,,REG_IF_ID,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/REG_MEM_WB.v,1629996040,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/ROM_D.v,,REG_MEM_WB,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/ROM_D.v,1662902220,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/RV32core.v,,ROM_D,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/RV32core.v,1740995831,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/Regs.v,,RV32core,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/core/Regs.v,1629993972,verilog,,C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/common/add_32.v,,Regs,,,../../../../code/auxillary,,,,,
C:/vivado_projects/computer_architectyre_experiment/arch_lab1/Exp1/code/sim/core_sim.v,1629997904,verilog,,,,core_sim,,,../../../../code/auxillary,,,,,
