{
  "design": {
    "design_info": {
      "boundary_crc": "0x8962E2F08962E2F",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../lab04.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "sumator4b_0": "",
      "sumator4b_1": "",
      "sumator4b_2": "",
      "sumator4b_3": "",
      "uat_0": "",
      "intrare_0": "",
      "iesire_0": ""
    },
    "ports": {
      "carry_in_0": {
        "direction": "I"
      },
      "c4_0": {
        "direction": "O"
      },
      "a_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "b_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "sum_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "sumator4b_0": {
        "vlnv": "xilinx.com:module_ref:sumator4b:1.0",
        "xci_name": "design_1_sumator4b_0_0",
        "xci_path": "ip\\design_1_sumator4b_0_0\\design_1_sumator4b_0_0.xci",
        "inst_hier_path": "sumator4b_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator4b",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "carry_in": {
            "direction": "I"
          },
          "sum": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "G": {
            "direction": "O"
          },
          "P": {
            "direction": "O"
          }
        }
      },
      "sumator4b_1": {
        "vlnv": "xilinx.com:module_ref:sumator4b:1.0",
        "xci_name": "design_1_sumator4b_1_0",
        "xci_path": "ip\\design_1_sumator4b_1_0\\design_1_sumator4b_1_0.xci",
        "inst_hier_path": "sumator4b_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator4b",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "carry_in": {
            "direction": "I"
          },
          "sum": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "G": {
            "direction": "O"
          },
          "P": {
            "direction": "O"
          }
        }
      },
      "sumator4b_2": {
        "vlnv": "xilinx.com:module_ref:sumator4b:1.0",
        "xci_name": "design_1_sumator4b_2_0",
        "xci_path": "ip\\design_1_sumator4b_2_0\\design_1_sumator4b_2_0.xci",
        "inst_hier_path": "sumator4b_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator4b",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "carry_in": {
            "direction": "I"
          },
          "sum": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "G": {
            "direction": "O"
          },
          "P": {
            "direction": "O"
          }
        }
      },
      "sumator4b_3": {
        "vlnv": "xilinx.com:module_ref:sumator4b:1.0",
        "xci_name": "design_1_sumator4b_3_0",
        "xci_path": "ip\\design_1_sumator4b_3_0\\design_1_sumator4b_3_0.xci",
        "inst_hier_path": "sumator4b_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator4b",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "carry_in": {
            "direction": "I"
          },
          "sum": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "G": {
            "direction": "O"
          },
          "P": {
            "direction": "O"
          }
        }
      },
      "uat_0": {
        "vlnv": "xilinx.com:module_ref:uat:1.0",
        "xci_name": "design_1_uat_0_0",
        "xci_path": "ip\\design_1_uat_0_0\\design_1_uat_0_0.xci",
        "inst_hier_path": "uat_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uat",
          "boundary_crc": "0x0"
        },
        "ports": {
          "c0": {
            "direction": "I"
          },
          "p0": {
            "direction": "I"
          },
          "g0": {
            "direction": "I"
          },
          "p1": {
            "direction": "I"
          },
          "g1": {
            "direction": "I"
          },
          "p2": {
            "direction": "I"
          },
          "g2": {
            "direction": "I"
          },
          "p3": {
            "direction": "I"
          },
          "g3": {
            "direction": "I"
          },
          "c1": {
            "direction": "O"
          },
          "c2": {
            "direction": "O"
          },
          "c3": {
            "direction": "O"
          },
          "c4": {
            "direction": "O"
          }
        }
      },
      "intrare_0": {
        "vlnv": "xilinx.com:module_ref:intrare:1.0",
        "xci_name": "design_1_intrare_0_0",
        "xci_path": "ip\\design_1_intrare_0_0\\design_1_intrare_0_0.xci",
        "inst_hier_path": "intrare_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "intrare",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "a0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "a1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "a2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "a3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "iesire_0": {
        "vlnv": "xilinx.com:module_ref:iesire:1.0",
        "xci_name": "design_1_iesire_0_0",
        "xci_path": "ip\\design_1_iesire_0_0\\design_1_iesire_0_0.xci",
        "inst_hier_path": "iesire_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "iesire",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sum0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a_0",
          "intrare_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b_0",
          "intrare_0/b"
        ]
      },
      "carry_in_0_1": {
        "ports": [
          "carry_in_0",
          "sumator4b_0/carry_in",
          "uat_0/c0"
        ]
      },
      "iesire_0_sum": {
        "ports": [
          "iesire_0/sum",
          "sum_0"
        ]
      },
      "intrare_0_a0": {
        "ports": [
          "intrare_0/a0",
          "sumator4b_0/a"
        ]
      },
      "intrare_0_a1": {
        "ports": [
          "intrare_0/a1",
          "sumator4b_1/a"
        ]
      },
      "intrare_0_a2": {
        "ports": [
          "intrare_0/a2",
          "sumator4b_2/a"
        ]
      },
      "intrare_0_a3": {
        "ports": [
          "intrare_0/a3",
          "sumator4b_3/a"
        ]
      },
      "intrare_0_b0": {
        "ports": [
          "intrare_0/b0",
          "sumator4b_0/b"
        ]
      },
      "intrare_0_b1": {
        "ports": [
          "intrare_0/b1",
          "sumator4b_1/b"
        ]
      },
      "intrare_0_b2": {
        "ports": [
          "intrare_0/b2",
          "sumator4b_2/b"
        ]
      },
      "intrare_0_b3": {
        "ports": [
          "intrare_0/b3",
          "sumator4b_3/b"
        ]
      },
      "sumator4b_0_G": {
        "ports": [
          "sumator4b_0/G",
          "uat_0/g0"
        ]
      },
      "sumator4b_0_P": {
        "ports": [
          "sumator4b_0/P",
          "uat_0/p0"
        ]
      },
      "sumator4b_0_sum": {
        "ports": [
          "sumator4b_0/sum",
          "iesire_0/sum0"
        ]
      },
      "sumator4b_1_G": {
        "ports": [
          "sumator4b_1/G",
          "uat_0/g1"
        ]
      },
      "sumator4b_1_P": {
        "ports": [
          "sumator4b_1/P",
          "uat_0/p1"
        ]
      },
      "sumator4b_1_sum": {
        "ports": [
          "sumator4b_1/sum",
          "iesire_0/sum1"
        ]
      },
      "sumator4b_2_G": {
        "ports": [
          "sumator4b_2/G",
          "uat_0/g2"
        ]
      },
      "sumator4b_2_P": {
        "ports": [
          "sumator4b_2/P",
          "uat_0/p2"
        ]
      },
      "sumator4b_2_sum": {
        "ports": [
          "sumator4b_2/sum",
          "iesire_0/sum2"
        ]
      },
      "sumator4b_3_G": {
        "ports": [
          "sumator4b_3/G",
          "uat_0/g3"
        ]
      },
      "sumator4b_3_P": {
        "ports": [
          "sumator4b_3/P",
          "uat_0/p3"
        ]
      },
      "sumator4b_3_sum": {
        "ports": [
          "sumator4b_3/sum",
          "iesire_0/sum3"
        ]
      },
      "uat_0_c1": {
        "ports": [
          "uat_0/c1",
          "sumator4b_1/carry_in"
        ]
      },
      "uat_0_c2": {
        "ports": [
          "uat_0/c2",
          "sumator4b_2/carry_in"
        ]
      },
      "uat_0_c3": {
        "ports": [
          "uat_0/c3",
          "sumator4b_3/carry_in"
        ]
      },
      "uat_0_c4": {
        "ports": [
          "uat_0/c4",
          "c4_0"
        ]
      }
    }
  }
}