m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/simulation/questa
T_opt
!s110 1732633225
V7]W3YdFh=>d^<18NY>X:X0
04 13 4 work tb_key_filter fast 0
=1-387a0ea541dc-6745e288-28d-1243c
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vkey_filter
2D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL/key_filter.v
Z3 !s110 1732633223
!i10b 1
!s100 HBfK29BZZY6fFASDC:1@@2
I_Unf_@zhn`A7;D76WR84Y2
R1
Z4 w1727405213
8D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL/key_filter.v
FD:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL/key_filter.v
!i122 0
L0 1 45
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
!s108 1732633222.000000
!s107 D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL|D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL/key_filter.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_key_filter
2D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim/tb_key_filter.v
R3
!i10b 1
!s100 N3P0D`OJ1SO@UD4=gMUD53
IIF;mkUk:9zI;HQTlK54:z0
R1
R4
8D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim/tb_key_filter.v
FD:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim/tb_key_filter.v
!i122 1
L0 2 97
R5
R6
r1
!s85 0
31
!s108 1732633223.000000
!s107 D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim/tb_key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim|D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim/tb_key_filter.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/EIE330/FPGA-Laboratory-main/FPGA-Laboratory-main/Lab5/2_Key_Debounce/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
