-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_8_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_16_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_24_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_32_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_40_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_48_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_56_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_1_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_9_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_17_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_25_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_33_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_41_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_49_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_57_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_2_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_10_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_18_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_26_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_34_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_42_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_50_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_58_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_3_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_11_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_19_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_27_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_35_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_43_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_51_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_59_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_4_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_12_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_20_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_28_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_36_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_44_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_52_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_60_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_5_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_13_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_21_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_29_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_37_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_45_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_53_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_61_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_6_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_14_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_22_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_30_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_38_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_46_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_54_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_62_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_7_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_15_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_23_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_31_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_39_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_47_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_55_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_63_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_fu_728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln79_fu_750_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_228 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln79_fu_1602_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jb : STD_LOGIC_VECTOR (6 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local : STD_LOGIC;
    signal select_ln84_fu_858_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local : STD_LOGIC;
    signal select_ln84_1_fu_963_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local : STD_LOGIC;
    signal select_ln84_2_fu_1068_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local : STD_LOGIC;
    signal select_ln84_3_fu_1173_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local : STD_LOGIC;
    signal select_ln84_4_fu_1278_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local : STD_LOGIC;
    signal select_ln84_5_fu_1383_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local : STD_LOGIC;
    signal select_ln84_6_fu_1488_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local : STD_LOGIC;
    signal select_ln84_7_fu_1593_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local : STD_LOGIC;
    signal lshr_ln1_fu_740_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_762_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln79_fu_736_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1_fu_802_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_fu_818_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_1_fu_824_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_fu_834_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_844_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_1_fu_838_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_1_fu_854_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_867_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_867_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_1_fu_907_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_2_fu_923_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_3_fu_929_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_2_fu_939_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_949_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_3_fu_943_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_3_fu_959_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_972_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_972_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_2_fu_1012_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_4_fu_1028_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_7_fu_1034_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_4_fu_1044_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1054_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_5_fu_1048_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_5_fu_1064_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1077_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_fu_1077_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_3_fu_1117_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_6_fu_1133_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_14_fu_1139_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_6_fu_1149_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_1159_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1125_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_7_fu_1153_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_7_fu_1169_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_1182_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_fu_1182_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_4_fu_1222_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_8_fu_1238_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_18_fu_1244_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_8_fu_1254_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_1264_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_9_fu_1258_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_9_fu_1274_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_1287_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_fu_1287_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_5_fu_1327_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_10_fu_1343_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_22_fu_1349_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_10_fu_1359_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_fu_1369_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_1335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_11_fu_1363_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_11_fu_1379_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_1392_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_fu_1392_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_6_fu_1432_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_12_fu_1448_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_26_fu_1454_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_12_fu_1464_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_1474_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_1440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_13_fu_1468_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_13_fu_1484_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_1497_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_28_fu_1497_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln84_7_fu_1537_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln84_14_fu_1553_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_30_fu_1559_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_14_fu_1569_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_1579_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_1545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln84_15_fu_1573_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln84_15_fu_1589_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_6_fu_762_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_762_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_867_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_972_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_1077_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1182_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1287_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_1392_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1497_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_17_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_17_6_24_1_1_U111 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_load_reload,
        din1 => col_sum_8_load_reload,
        din2 => col_sum_16_load_reload,
        din3 => col_sum_24_load_reload,
        din4 => col_sum_32_load_reload,
        din5 => col_sum_40_load_reload,
        din6 => col_sum_48_load_reload,
        din7 => col_sum_56_load_reload,
        def => tmp_6_fu_762_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_6_fu_762_p19);

    sparsemux_17_6_24_1_1_U112 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_1_load_reload,
        din1 => col_sum_9_load_reload,
        din2 => col_sum_17_load_reload,
        din3 => col_sum_25_load_reload,
        din4 => col_sum_33_load_reload,
        din5 => col_sum_41_load_reload,
        din6 => col_sum_49_load_reload,
        din7 => col_sum_57_load_reload,
        def => tmp_s_fu_867_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_s_fu_867_p19);

    sparsemux_17_6_24_1_1_U113 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_2_load_reload,
        din1 => col_sum_10_load_reload,
        din2 => col_sum_18_load_reload,
        din3 => col_sum_26_load_reload,
        din4 => col_sum_34_load_reload,
        din5 => col_sum_42_load_reload,
        din6 => col_sum_50_load_reload,
        din7 => col_sum_58_load_reload,
        def => tmp_5_fu_972_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_5_fu_972_p19);

    sparsemux_17_6_24_1_1_U114 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_3_load_reload,
        din1 => col_sum_11_load_reload,
        din2 => col_sum_19_load_reload,
        din3 => col_sum_27_load_reload,
        din4 => col_sum_35_load_reload,
        din5 => col_sum_43_load_reload,
        din6 => col_sum_51_load_reload,
        din7 => col_sum_59_load_reload,
        def => tmp_12_fu_1077_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_12_fu_1077_p19);

    sparsemux_17_6_24_1_1_U115 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_4_load_reload,
        din1 => col_sum_12_load_reload,
        din2 => col_sum_20_load_reload,
        din3 => col_sum_28_load_reload,
        din4 => col_sum_36_load_reload,
        din5 => col_sum_44_load_reload,
        din6 => col_sum_52_load_reload,
        din7 => col_sum_60_load_reload,
        def => tmp_16_fu_1182_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_16_fu_1182_p19);

    sparsemux_17_6_24_1_1_U116 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_5_load_reload,
        din1 => col_sum_13_load_reload,
        din2 => col_sum_21_load_reload,
        din3 => col_sum_29_load_reload,
        din4 => col_sum_37_load_reload,
        din5 => col_sum_45_load_reload,
        din6 => col_sum_53_load_reload,
        din7 => col_sum_61_load_reload,
        def => tmp_20_fu_1287_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_20_fu_1287_p19);

    sparsemux_17_6_24_1_1_U117 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_6_load_reload,
        din1 => col_sum_14_load_reload,
        din2 => col_sum_22_load_reload,
        din3 => col_sum_30_load_reload,
        din4 => col_sum_38_load_reload,
        din5 => col_sum_46_load_reload,
        din6 => col_sum_54_load_reload,
        din7 => col_sum_62_load_reload,
        def => tmp_24_fu_1392_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_24_fu_1392_p19);

    sparsemux_17_6_24_1_1_U118 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_7_load_reload,
        din1 => col_sum_15_load_reload,
        din2 => col_sum_23_load_reload,
        din3 => col_sum_31_load_reload,
        din4 => col_sum_39_load_reload,
        din5 => col_sum_47_load_reload,
        din6 => col_sum_55_load_reload,
        din7 => col_sum_63_load_reload,
        def => tmp_28_fu_1497_p17,
        sel => trunc_ln79_fu_736_p1,
        dout => tmp_28_fu_1497_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_728_p3 = ap_const_lv1_0)) then 
                    j_fu_228 <= add_ln79_fu_1602_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_228 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln79_fu_1602_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_jb) + unsigned(ap_const_lv7_8));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_jb_assign_proc : process(ap_CS_fsm_state1, j_fu_228, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_jb <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jb <= j_fu_228;
        end if; 
    end process;

    lshr_ln1_fu_740_p4 <= ap_sig_allocacmp_jb(5 downto 3);
    select_ln84_1_fu_963_p3 <= 
        sub_ln84_3_fu_943_p2 when (tmp_10_fu_915_p3(0) = '1') else 
        zext_ln84_3_fu_959_p1;
    select_ln84_2_fu_1068_p3 <= 
        sub_ln84_5_fu_1048_p2 when (tmp_11_fu_1020_p3(0) = '1') else 
        zext_ln84_5_fu_1064_p1;
    select_ln84_3_fu_1173_p3 <= 
        sub_ln84_7_fu_1153_p2 when (tmp_13_fu_1125_p3(0) = '1') else 
        zext_ln84_7_fu_1169_p1;
    select_ln84_4_fu_1278_p3 <= 
        sub_ln84_9_fu_1258_p2 when (tmp_17_fu_1230_p3(0) = '1') else 
        zext_ln84_9_fu_1274_p1;
    select_ln84_5_fu_1383_p3 <= 
        sub_ln84_11_fu_1363_p2 when (tmp_21_fu_1335_p3(0) = '1') else 
        zext_ln84_11_fu_1379_p1;
    select_ln84_6_fu_1488_p3 <= 
        sub_ln84_13_fu_1468_p2 when (tmp_25_fu_1440_p3(0) = '1') else 
        zext_ln84_13_fu_1484_p1;
    select_ln84_7_fu_1593_p3 <= 
        sub_ln84_15_fu_1573_p2 when (tmp_29_fu_1545_p3(0) = '1') else 
        zext_ln84_15_fu_1589_p1;
    select_ln84_fu_858_p3 <= 
        sub_ln84_1_fu_838_p2 when (tmp_9_fu_810_p3(0) = '1') else 
        zext_ln84_1_fu_854_p1;
    shl_ln1_fu_802_p3 <= (tmp_6_fu_762_p19 & ap_const_lv14_0);
    shl_ln84_1_fu_907_p3 <= (tmp_s_fu_867_p19 & ap_const_lv14_0);
    shl_ln84_2_fu_1012_p3 <= (tmp_5_fu_972_p19 & ap_const_lv14_0);
    shl_ln84_3_fu_1117_p3 <= (tmp_12_fu_1077_p19 & ap_const_lv14_0);
    shl_ln84_4_fu_1222_p3 <= (tmp_16_fu_1182_p19 & ap_const_lv14_0);
    shl_ln84_5_fu_1327_p3 <= (tmp_20_fu_1287_p19 & ap_const_lv14_0);
    shl_ln84_6_fu_1432_p3 <= (tmp_24_fu_1392_p19 & ap_const_lv14_0);
    shl_ln84_7_fu_1537_p3 <= (tmp_28_fu_1497_p19 & ap_const_lv14_0);
    sub_ln84_10_fu_1343_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_5_fu_1327_p3));
    sub_ln84_11_fu_1363_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_10_fu_1359_p1));
    sub_ln84_12_fu_1448_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_6_fu_1432_p3));
    sub_ln84_13_fu_1468_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_12_fu_1464_p1));
    sub_ln84_14_fu_1553_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_7_fu_1537_p3));
    sub_ln84_15_fu_1573_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_14_fu_1569_p1));
    sub_ln84_1_fu_838_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_fu_834_p1));
    sub_ln84_2_fu_923_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_1_fu_907_p3));
    sub_ln84_3_fu_943_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_2_fu_939_p1));
    sub_ln84_4_fu_1028_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_2_fu_1012_p3));
    sub_ln84_5_fu_1048_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_4_fu_1044_p1));
    sub_ln84_6_fu_1133_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_3_fu_1117_p3));
    sub_ln84_7_fu_1153_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_6_fu_1149_p1));
    sub_ln84_8_fu_1238_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln84_4_fu_1222_p3));
    sub_ln84_9_fu_1258_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln84_8_fu_1254_p1));
    sub_ln84_fu_818_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln1_fu_802_p3));
    tmp_10_fu_915_p3 <= tmp_s_fu_867_p19(23 downto 23);
    tmp_11_fu_1020_p3 <= tmp_5_fu_972_p19(23 downto 23);
    tmp_12_fu_1077_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_13_fu_1125_p3 <= tmp_12_fu_1077_p19(23 downto 23);
    tmp_14_fu_1139_p4 <= sub_ln84_6_fu_1133_p2(37 downto 22);
    tmp_15_fu_1159_p4 <= tmp_12_fu_1077_p19(23 downto 8);
    tmp_16_fu_1182_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_17_fu_1230_p3 <= tmp_16_fu_1182_p19(23 downto 23);
    tmp_18_fu_1244_p4 <= sub_ln84_8_fu_1238_p2(37 downto 22);
    tmp_19_fu_1264_p4 <= tmp_16_fu_1182_p19(23 downto 8);
    tmp_1_fu_824_p4 <= sub_ln84_fu_818_p2(37 downto 22);
    tmp_20_fu_1287_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_21_fu_1335_p3 <= tmp_20_fu_1287_p19(23 downto 23);
    tmp_22_fu_1349_p4 <= sub_ln84_10_fu_1343_p2(37 downto 22);
    tmp_23_fu_1369_p4 <= tmp_20_fu_1287_p19(23 downto 8);
    tmp_24_fu_1392_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_25_fu_1440_p3 <= tmp_24_fu_1392_p19(23 downto 23);
    tmp_26_fu_1454_p4 <= sub_ln84_12_fu_1448_p2(37 downto 22);
    tmp_27_fu_1474_p4 <= tmp_24_fu_1392_p19(23 downto 8);
    tmp_28_fu_1497_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_29_fu_1545_p3 <= tmp_28_fu_1497_p19(23 downto 23);
    tmp_2_fu_844_p4 <= tmp_6_fu_762_p19(23 downto 8);
    tmp_30_fu_1559_p4 <= sub_ln84_14_fu_1553_p2(37 downto 22);
    tmp_31_fu_1579_p4 <= tmp_28_fu_1497_p19(23 downto 8);
    tmp_3_fu_929_p4 <= sub_ln84_2_fu_923_p2(37 downto 22);
    tmp_4_fu_949_p4 <= tmp_s_fu_867_p19(23 downto 8);
    tmp_5_fu_972_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_6_fu_762_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_7_fu_1034_p4 <= sub_ln84_4_fu_1028_p2(37 downto 22);
    tmp_8_fu_1054_p4 <= tmp_5_fu_972_p19(23 downto 8);
    tmp_9_fu_810_p3 <= tmp_6_fu_762_p19(23 downto 23);
    tmp_fu_728_p3 <= ap_sig_allocacmp_jb(6 downto 6);
    tmp_s_fu_867_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 <= select_ln84_6_fu_1488_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 <= select_ln84_5_fu_1383_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 <= select_ln84_4_fu_1278_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 <= select_ln84_3_fu_1173_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 <= select_ln84_2_fu_1068_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 <= select_ln84_1_fu_963_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 <= select_ln84_fu_858_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 <= zext_ln79_fu_750_p1(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 <= select_ln84_7_fu_1593_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, tmp_fu_728_p3)
    begin
        if (((tmp_fu_728_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln79_fu_736_p1 <= ap_sig_allocacmp_jb(6 - 1 downto 0);
    zext_ln79_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_740_p4),64));
    zext_ln84_10_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1349_p4),17));
    zext_ln84_11_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1369_p4),17));
    zext_ln84_12_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_1454_p4),17));
    zext_ln84_13_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1474_p4),17));
    zext_ln84_14_fu_1569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_1559_p4),17));
    zext_ln84_15_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_1579_p4),17));
    zext_ln84_1_fu_854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_844_p4),17));
    zext_ln84_2_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_929_p4),17));
    zext_ln84_3_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_949_p4),17));
    zext_ln84_4_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1034_p4),17));
    zext_ln84_5_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1054_p4),17));
    zext_ln84_6_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1139_p4),17));
    zext_ln84_7_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1159_p4),17));
    zext_ln84_8_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1244_p4),17));
    zext_ln84_9_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1264_p4),17));
    zext_ln84_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_824_p4),17));
end behav;
