<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r420.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r420.c<span style="font-size: 80%;"> (source / <a href="r420.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">270</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon_reg.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;r100d.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;r420d.h&quot;
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;r420_reg_safe.h&quot;</a>
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span><span class="lineNoCov">          0 : void r420_pm_init_profile(struct radeon_device *rdev)</span>
<span class="lineNum">      38 </span>            : {
<span class="lineNum">      39 </span>            :         /* default */
<span class="lineNum">      40 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">      44 </span>            :         /* low sh */
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">      49 </span>            :         /* mid sh */
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">      54 </span>            :         /* high sh */
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">      59 </span>            :         /* low mh */
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">      64 </span>            :         /* mid mh */
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">      69 </span>            :         /* high mh */
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;</span>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      75 </span>            : 
<span class="lineNum">      76 </span><span class="lineNoCov">          0 : static void r420_set_reg_safe(struct radeon_device *rdev)</span>
<span class="lineNum">      77 </span>            : {
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm = r420_reg_safe_bm;</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm_size = ARRAY_SIZE(r420_reg_safe_bm);</span>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span><span class="lineNoCov">          0 : void r420_pipes_init(struct radeon_device *rdev)</span>
<span class="lineNum">      83 </span>            : {
<span class="lineNum">      84 </span>            :         unsigned tmp;
<span class="lineNum">      85 </span>            :         unsigned gb_pipe_select;
<span class="lineNum">      86 </span>            :         unsigned num_pipes;
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span>            :         /* GA_ENHANCE workaround TCL deadlock issue */
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         WREG32(R300_GA_ENHANCE, R300_GA_DEADLOCK_CNTL | R300_GA_FASTSYNC_CNTL |</span>
<span class="lineNum">      90 </span>            :                (1 &lt;&lt; 2) | (1 &lt;&lt; 3));
<span class="lineNum">      91 </span>            :         /* add idle wait as per freedesktop.org bug 24041 */
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">      94 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      96 </span>            :         /* get max number of pipes */
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         gb_pipe_select = RREG32(R400_GB_PIPE_SELECT);</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         num_pipes = ((gb_pipe_select &gt;&gt; 12) &amp; 3) + 1;</span>
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            :         /* SE chips have 1 pipe */
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pdev-&gt;device == 0x5e4c) ||</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :             (rdev-&gt;pdev-&gt;device == 0x5e4f))</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 num_pipes = 1;</span>
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         rdev-&gt;num_gb_pipes = num_pipes;</span>
<span class="lineNum">     106 </span>            :         tmp = 0;
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         switch (num_pipes) {</span>
<span class="lineNum">     108 </span>            :         default:
<span class="lineNum">     109 </span>            :                 /* force to 1 pipe */
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 num_pipes = 1;</span>
<span class="lineNum">     111 </span>            :         case 1:
<span class="lineNum">     112 </span>            :                 tmp = (0 &lt;&lt; 1);
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     114 </span>            :         case 2:
<span class="lineNum">     115 </span>            :                 tmp = (3 &lt;&lt; 1);
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     117 </span>            :         case 3:
<span class="lineNum">     118 </span>            :                 tmp = (6 &lt;&lt; 1);
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     120 </span>            :         case 4:
<span class="lineNum">     121 </span>            :                 tmp = (7 &lt;&lt; 1);
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     123 </span>            :         }
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         WREG32(R500_SU_REG_DEST, (1 &lt;&lt; num_pipes) - 1);</span>
<span class="lineNum">     125 </span>            :         /* Sub pixel 1/12 so we can have 4K rendering according to doc */
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         tmp |= R300_TILE_SIZE_16 | R300_ENABLE_TILING;</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         WREG32(R300_GB_TILE_CONFIG, tmp);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">     130 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         tmp = RREG32(R300_DST_PIPE_CONFIG);</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         WREG32(R300_DST_PIPE_CONFIG, tmp | R300_PIPE_AUTO_CONFIG);</span>
<span class="lineNum">     135 </span>            : 
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         WREG32(R300_RB2D_DSTCACHE_MODE,</span>
<span class="lineNum">     137 </span>            :                RREG32(R300_RB2D_DSTCACHE_MODE) |
<span class="lineNum">     138 </span>            :                R300_DC_AUTOFLUSH_ENABLE |
<span class="lineNum">     139 </span>            :                R300_DC_DC_DISABLE_IGNORE_PE);
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">     143 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV530) {</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RV530_GB_PIPE_SELECT2);</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; 3) == 3)</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                         rdev-&gt;num_z_pipes = 2;</span>
<span class="lineNum">     150 </span>            :                 else
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                         rdev-&gt;num_z_pipes = 1;</span>
<span class="lineNum">     152 </span>            :         } else
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 rdev-&gt;num_z_pipes = 1;</span>
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            :         DRM_INFO(&quot;radeon: %d quad pipes, %d z pipes initialized.\n&quot;,
<span class="lineNum">     156 </span>            :                  rdev-&gt;num_gb_pipes, rdev-&gt;num_z_pipes);
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 : u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">     160 </span>            : {
<span class="lineNum">     161 </span>            :         unsigned long flags;
<span class="lineNum">     162 </span>            :         u32 r;
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         WREG32(R_0001F8_MC_IND_INDEX, S_0001F8_MC_IND_ADDR(reg));</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         r = RREG32(R_0001FC_MC_IND_DATA);</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="169"><span class="lineNum">     169 </span>            : }</a>
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span><span class="lineNoCov">          0 : void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">     172 </span>            : {
<span class="lineNum">     173 </span>            :         unsigned long flags;
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         WREG32(R_0001F8_MC_IND_INDEX, S_0001F8_MC_IND_ADDR(reg) |</span>
<span class="lineNum">     177 </span>            :                 S_0001F8_MC_IND_WR_EN(1));
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         WREG32(R_0001FC_MC_IND_DATA, v);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span><span class="lineNoCov">          0 : static void r420_debugfs(struct radeon_device *rdev)</span>
<span class="lineNum">     183 </span>            : {
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         if (r100_debugfs_rbbm_init(rdev)) {</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for RBBM !\n&quot;);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         if (r420_debugfs_pipes_info_init(rdev)) {</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for pipes !\n&quot;);</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         }</span>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 : static void r420_clock_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     193 </span>            : {
<span class="lineNum">     194 </span>            :         u32 sclk_cntl;
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         if (radeon_dynclks != -1 &amp;&amp; radeon_dynclks)</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 radeon_atom_set_clock_gating(rdev, 1);</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         sclk_cntl = RREG32_PLL(R_00000D_SCLK_CNTL);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         sclk_cntl |= S_00000D_FORCE_CP(1) | S_00000D_FORCE_VIP(1);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_R420)</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 sclk_cntl |= S_00000D_FORCE_PX(1) | S_00000D_FORCE_TX(1);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         WREG32_PLL(R_00000D_SCLK_CNTL, sclk_cntl);</span>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 : static void r420_cp_errata_init(struct radeon_device *rdev)</span>
<span class="lineNum">     206 </span>            : {
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            :         /* RV410 and R420 can lock up if CP DMA to host memory happens
<span class="lineNum">     210 </span>            :          * while the 2D engine is busy.
<span class="lineNum">     211 </span>            :          *
<span class="lineNum">     212 </span>            :          * The proper workaround is to queue a RESYNC at the beginning
<span class="lineNum">     213 </span>            :          * of the CP init, apparently.
<span class="lineNum">     214 </span>            :          */
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         radeon_scratch_get(rdev, &amp;rdev-&gt;config.r300.resync_scratch);</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         radeon_ring_lock(rdev, ring, 8);</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_CP_RESYNC_ADDR, 1));</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.r300.resync_scratch);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xDEADBEEF);</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span><span class="lineNoCov">          0 : static void r420_cp_errata_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     224 </span>            : {
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            :         /* Catch the RESYNC we dispatched all the way back,
<span class="lineNum">     228 </span>            :          * at the very beginning of the CP init.
<span class="lineNum">     229 </span>            :          */
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         radeon_ring_lock(rdev, ring, 8);</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_RB3D_DC_FINISH);</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, rdev-&gt;config.r300.resync_scratch);</span>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span><span class="lineNoCov">          0 : static int r420_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     238 </span>            : {
<span class="lineNum">     239 </span>            :         int r;
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            :         /* set common regs */
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         r100_set_common_regs(rdev);</span>
<span class="lineNum">     243 </span>            :         /* program mc */
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         r300_mc_program(rdev);</span>
<span class="lineNum">     245 </span>            :         /* Resume clock */
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         r420_clock_resume(rdev);</span>
<span class="lineNum">     247 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">     248 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE) {</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 r = rv370_pcie_gart_enable(rdev);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     253 </span>            :         }
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI) {</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 r = r100_pci_gart_enable(rdev);</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     258 </span>            :         }
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         r420_pipes_init(rdev);</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span>            :         /* allocate wb buffer */
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     270 </span>            :         }
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            :         /* Enable IRQ */
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     277 </span>            :         }
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         r100_irq_set(rdev);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">     281 </span>            :         /* 1M ring buffer */
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     286 </span>            :         }
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         r420_cp_errata_init(rdev);</span>
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     293 </span>            :         }
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 : int r420_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     299 </span>            : {
<span class="lineNum">     300 </span>            :         int r;
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span>            :         /* Make sur GART are not working */
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 r100_pci_gart_disable(rdev);</span>
<span class="lineNum">     307 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         r420_clock_resume(rdev);</span>
<span class="lineNum">     309 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">     312 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     313 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     315 </span>            :         /* check if cards are posted or not */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 radeon_combios_asic_init(rdev-&gt;ddev);</span>
<span class="lineNum">     320 </span>            :         }
<span class="lineNum">     321 </span>            :         /* Resume clock after posting */
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         r420_clock_resume(rdev);</span>
<span class="lineNum">     323 </span>            :         /* Initialize surface registers */
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         r = r420_startup(rdev);</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="332"><span class="lineNum">     332 </span>            : }</a>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineNoCov">          0 : int r420_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">     335 </span>            : {
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         r420_cp_errata_fini(rdev);</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         r100_irq_disable(rdev);</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 r100_pci_gart_disable(rdev);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="346"><span class="lineNum">     346 </span>            : }</a>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span><span class="lineNoCov">          0 : void r420_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     349 </span>            : {
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 r100_pci_gart_fini(rdev);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 radeon_atombios_fini(rdev);</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 radeon_combios_fini(rdev);</span>
<span class="lineNum">     367 </span>            :         }
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 : int r420_init(struct radeon_device *rdev)</span>
<span class="lineNum">     373 </span>            : {
<span class="lineNum">     374 </span>            :         int r;
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span>            :         /* Initialize scratch registers */
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">     378 </span>            :         /* Initialize surface registers */
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     380 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">     381 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">     383 </span>            :         /* BIOS*/
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     387 </span>            :         }
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 r = radeon_atombios_init(rdev);</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     392 </span>            :                 }
<span class="lineNum">     393 </span>            :         } else {
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 r = radeon_combios_init(rdev);</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     397 </span>            :                 }
<span class="lineNum">     398 </span>            :         }
<span class="lineNum">     399 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">     402 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">     403 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     404 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     406 </span>            :         /* check if cards are posted or not */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span>            :         /* Initialize clocks */
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">     412 </span>            :         /* initialize AGP */
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     418 </span>            :         }
<span class="lineNum">     419 </span>            :         /* initialize memory controller */
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         r300_mc_init(rdev);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         r420_debugfs(rdev);</span>
<span class="lineNum">     422 </span>            :         /* Fence driver */
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     426 </span>            :         }
<span class="lineNum">     427 </span>            :         /* Memory manager */
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     431 </span>            :         }
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_R420)</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 r100_enable_bm(rdev);</span>
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE) {</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 r = rv370_pcie_gart_init(rdev);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     439 </span>            :         }
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI) {</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 r = r100_pci_gart_init(rdev);</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     444 </span>            :         }
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         r420_set_reg_safe(rdev);</span>
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span>            :         /* Initialize power management */
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         r = r420_startup(rdev);</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     453 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                         rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                         r100_pci_gart_fini(rdev);</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 radeon_agp_fini(rdev);</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span>            : /*
<span class="lineNum">     470 </span>            :  * Debugfs info
<span class="lineNum">     471 </span>            :  */
<span class="lineNum">     472 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     473 </span>            : static int r420_debugfs_pipes_info(struct seq_file *m, void *data)
<span class="lineNum">     474 </span>            : {
<span class="lineNum">     475 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">     476 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">     477 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     478 </span>            :         uint32_t tmp;
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span>            :         tmp = RREG32(R400_GB_PIPE_SELECT);
<span class="lineNum">     481 </span>            :         seq_printf(m, &quot;GB_PIPE_SELECT 0x%08x\n&quot;, tmp);
<span class="lineNum">     482 </span>            :         tmp = RREG32(R300_GB_TILE_CONFIG);
<span class="lineNum">     483 </span>            :         seq_printf(m, &quot;GB_TILE_CONFIG 0x%08x\n&quot;, tmp);
<span class="lineNum">     484 </span>            :         tmp = RREG32(R300_DST_PIPE_CONFIG);
<span class="lineNum">     485 </span>            :         seq_printf(m, &quot;DST_PIPE_CONFIG 0x%08x\n&quot;, tmp);
<span class="lineNum">     486 </span>            :         return 0;
<span class="lineNum">     487 </span>            : }
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span>            : static struct drm_info_list r420_pipes_info_list[] = {
<span class="lineNum">     490 </span>            :         {&quot;r420_pipes_info&quot;, r420_debugfs_pipes_info, 0, NULL},
<span class="lineNum">     491 </span>            : };
<a name="492"><span class="lineNum">     492 </span>            : #endif</a>
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span><span class="lineNoCov">          0 : int r420_debugfs_pipes_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">     495 </span>            : {
<span class="lineNum">     496 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     497 </span>            :         return radeon_debugfs_add_files(rdev, r420_pipes_info_list, 1);
<span class="lineNum">     498 </span>            : #else
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     500 </span>            : #endif
<span class="lineNum">     501 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
