// Seed: 1484250212
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = "";
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2,
    input wand id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri0 id_7
);
endmodule
module module_3 (
    output wand  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3
);
  module_2 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
