// Seed: 3449980995
module module_0;
  always @(posedge 1 or negedge id_1) begin : LABEL_0
    if (id_1) #1;
  end
  assign module_1.type_44 = 0;
  reg id_3;
  initial begin : LABEL_0
    assign id_2 = 1;
    #1;
    assert (id_3);
    $display(1);
    #1 id_3 = id_3;
    id_2 <= id_1 ? id_2 : ("" ~^ 1'd0);
    force id_1 = id_3 - id_3;
    #1;
    #1;
    disable id_4;
    id_3 <= "";
    id_3 <= id_3;
    release id_3;
    id_2 = id_2;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    output uwire id_5,
    output wand id_6,
    output uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    input wire id_12,
    input supply0 id_13,
    input uwire id_14,
    input wire id_15,
    output wor id_16,
    input uwire id_17,
    output tri id_18,
    input tri1 id_19,
    output wand id_20,
    input supply1 id_21,
    input tri0 id_22,
    input tri1 id_23,
    output wor id_24,
    input wor id_25,
    input wire id_26,
    output tri0 id_27,
    output tri id_28,
    input wand id_29,
    input wand id_30,
    input uwire id_31,
    output tri0 id_32,
    output supply1 id_33,
    output wand id_34,
    output wand id_35
);
  logic [7:0] id_37;
  module_0 modCall_1 ();
  wire id_38;
  supply0 id_39;
  wire id_40;
  supply1 id_41 = 1;
  assign id_37[1] = id_39 ? 1'b0 : id_37[1];
endmodule
