# ğŸ§  Verilog Single-Cycle CPU

This project implements a simple 8-bit **single-cycle CPU** in Verilog.  
It supports basic ALU operations, branching, jumping, and immediate loading.

---

## âœ… Supported Instructions

- `MOVI` â€” Move Immediate (load a constant to a register)
- `ADD`, `SUB`, `AND`, `OR` â€” Arithmetic and logic operations
- `BEQ` â€” Branch if equal
- `BNE` â€” Branch if not equal
- `JUMP` â€” Unconditional jump to instruction address

---

## ğŸ§± Project Structure

    verilog-single-cycle-cpu/
    â”œâ”€â”€ alu.v               # Arithmetic Logic Unit
    â”œâ”€â”€ cpu.v               # Top-level CPU module
    â”œâ”€â”€ cpu_tb.v            # Testbench that verifies all instructions
    â”œâ”€â”€ datapath.v          # Connects ALU, register file, PC
    â”œâ”€â”€ instr_mem.v         # Instruction memory with hardcoded test program
    â”œâ”€â”€ pc.v                # Program counter with jump logic
    â”œâ”€â”€ register_file.v     # 8x8-bit register file
    â”œâ”€â”€ README.md           # Project description and usage instructions


---

## â–¶ï¸ How to Run

Make sure you have Icarus Verilog and GTKWave installed.

## Compile and simulate:

```bash
iverilog -o cpu_test alu.v register_file.v datapath.v pc.v instr_mem.v cpu.v cpu_tb.v
vvp cpu_test

## View Waveform :
gtkwave cpu.vcd

