// Seed: 2470743652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_8 = 1'b0;
  wor id_9;
  assign id_9 = id_4;
  wire id_10;
  wire id_11;
  assign id_3 = id_8;
  tri0 id_12 = 1;
  wire id_13 = id_11;
  id_14 :
  assert property (@(posedge 1'b0) 1)
  else $display(1);
  assign id_9 = 1;
  module_0(
      id_8, id_11, id_6, id_9, id_9
  );
endmodule
