<div align = center >
  
   # ğŸŒˆâœ¨ Task 2 â€“ Pre-Synthesis Simulation of VSDBabySoC
</div>
<p align="center"> <img src="https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge&logo=verilog" /> <img src="https://img.shields.io/badge/Simulator-Icarus%20Verilog-green?style=for-the-badge&logo=github" /> <img src="https://img.shields.io/badge/Waveform-GTKWave-purple?style=for-the-badge&logo=gnuplot" /> <img src="https://img.shields.io/badge/OS-Linux%20%7C%20macOS-orange?style=for-the-badge&logo=linux" /> <img src="https://img.shields.io/badge/Project-VSDBabySoC-red?style=for-the-badge&logo=riscv" /> </p>

## ğŸ‘‹ Welcome to Task 2!

In this stage of your SoC Design Journey ğŸš€, we perform a Pre-Synthesis Simulation of the VSDBabySoC using Icarus Verilog ğŸ§  and GTKWave ğŸ“Š.
This task validates functional behavior before synthesis ğŸ§©, ensuring our RISC-Vâ€“based SoC behaves exactly as intended.

ğŸ—ï¸ Step 1: Environment Setup
## ğŸ“‚ Navigate to the project directory
cd ~/Desktop/VLSI/VSDBabySoC

## ğŸŒ Clone the repository
git clone https://github.com/manili/VSDBabySoC.git


ğŸ–¼ï¸ [ğŸ“¸ Add your screenshot of successful cloning here]

ğŸ§© Step 2: Python Virtual Environment Setup
## ğŸ”§ Install dependencies
sudo apt update
sudo apt install python3-venv python3-pip

## ğŸª„ Create & activate virtual environment
cd ~/VLSI/VSDBabySoC/
python3 -m venv sp_env
source sp_env/bin/activate

## âš¡ Install SandPiper-SaaS
pip install pyyaml click sandpiper-saas

## ğŸ§  Convert TL-Verilog â†’ Verilog
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/


ğŸ–¼ï¸ [ğŸ“¸ Add your SandPiper conversion result image here]

âš™ï¸ Step 3: Pre-Synthesis Simulation Process
## ğŸ—‚ï¸ Go to module directory
cd VLSI/VSDBabySoC/src/module

## ğŸ—ï¸ Run Icarus Verilog simulation
iverilog \
  -o /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out \
  -DPRE_SYNTH_SIM \
  -I /home/username/Desktop/VLSI/VSDBabySoC/src/include \
  -I /home/username/Desktop/VLSI/VSDBabySoC/src/module \
  /home/username/Desktop/VLSI/VSDBabySoC/src/module/testbench.v

## ğŸ“¦ Create output directory
mkdir -p /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim

## âœ… Verify build output
ls -l /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out

## â–¶ï¸ Execute simulation
vvp /home/username/Desktop/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out

## ğŸŒˆ View in GTKWave
gtkwave pre_synth_sim.vcd


ğŸ–¼ï¸ [ğŸ“¸ Add your GTKWave screenshot here]

ğŸŒŸ Waveform Analysis

ğŸ•’ REF â€“ Stable clock signal
âš™ï¸ OUT â€“ Toggles with system logic
ğŸ”„ reset â€“ Remains low (active operation)
ğŸš« ENb_VCO â€“ High (disabled state)
âŒ ENb_CP â€“ Undefined (x) â€“ charge pump inactive
âš¡ VREFH = 3.3 V, VREFL = 0 V â€“ Reference levels ok

ğŸ–¼ï¸ [ğŸ“¸ Add REF/OUT waveform image here]

ğŸ›ï¸ DAC Module Observation

âœ¨ Inside vsdbabysoc_tb testbench:

ğŸ”¢ D[9:0] and Dext[10:0] â†’ digital inputs changing actively

ğŸŸ¢ EN = 1 â†’ DAC enabled

ğŸŒŠ OUT â†’ analog values ( e.g., 0.396 â†’ 0.343 )

âš¡ VREFH = 1, VREFL = 0 â†’ proper reference

âœ… Confirms correct digital-to-analog conversion.

ğŸ–¼ï¸ [ğŸ“¸ Add DAC waveform image here]

ğŸ§  Analog Output Visualization in GTKWave
Right click â†’ Out (signal)
Select â†’ Data Format â†’ Analog â†’ Step


ğŸ–¼ï¸ [ğŸ“¸ Add analog waveform image here]

The DAC output appears as a smooth real-valued waveform â€” a clear indication of accurate D/A conversion ğŸŒ€

ğŸ“ˆ Waveform Highlights

âœ¨ Summary of important signals:

Signal	Status	Meaning
ENb_CP	Toggling	Active control logic
ENb_VCO	Toggling	VCO enable control
REF	Stable	Reference clock
OUT	Periodic	System activity
reset	Low	Normal operation
VREFH/VREFL	3.3 V / 0 V	Proper reference bias

âœ… Simulation ends with $finish â€” no errors encountered!

ğŸ ğŸ¯ Conclusion

The Pre-Synthesis Simulation of VSDBabySoC ğŸ’¡ was completed successfully.
All control, clock, and analog signals behaved as expected.
The DAC produced valid analog outputs, confirming a fully functional SoC design âœ…

ğŸ’– A perfect balance of Digital & Analog harmony â€” verified and ready for synthesis! ğŸ’«

ğŸ§° Tools Used
Tool	Purpose
ğŸ§  Icarus Verilog	RTL Simulation
ğŸ“Š GTKWave	Waveform Viewer
âš™ï¸ SandPiper-SaaS	TL-Verilog Conversion
ğŸ Python 3 + venv	Environment Management
ğŸ’» Ubuntu/Linux	Execution Platform
