# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../simple_rtl.srcs/sim/new/main_testbench.sv"
sv xil_defaultlib  "../../../simple_rtl.srcs/sources_1/new/registers.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
