#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe21020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe658e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xe1f350 .functor NOT 1, L_0xe9a260, C4<0>, C4<0>, C4<0>;
L_0xe99f70 .functor XOR 8, L_0xe99d10, L_0xe99ed0, C4<00000000>, C4<00000000>;
L_0xe9a150 .functor XOR 8, L_0xe99f70, L_0xe9a080, C4<00000000>, C4<00000000>;
v0xe978f0_0 .net *"_ivl_10", 7 0, L_0xe9a080;  1 drivers
v0xe979f0_0 .net *"_ivl_12", 7 0, L_0xe9a150;  1 drivers
v0xe97ad0_0 .net *"_ivl_2", 7 0, L_0xe99c70;  1 drivers
v0xe97b90_0 .net *"_ivl_4", 7 0, L_0xe99d10;  1 drivers
v0xe97c70_0 .net *"_ivl_6", 7 0, L_0xe99ed0;  1 drivers
v0xe97da0_0 .net *"_ivl_8", 7 0, L_0xe99f70;  1 drivers
v0xe97e80_0 .net "areset", 0 0, L_0xe1f760;  1 drivers
v0xe97f20_0 .var "clk", 0 0;
v0xe97fc0_0 .net "predict_history_dut", 6 0, v0xe96c90_0;  1 drivers
v0xe98110_0 .net "predict_history_ref", 6 0, L_0xe99ae0;  1 drivers
v0xe981b0_0 .net "predict_pc", 6 0, L_0xe98d70;  1 drivers
v0xe98250_0 .net "predict_taken_dut", 0 0, v0xe96e30_0;  1 drivers
v0xe982f0_0 .net "predict_taken_ref", 0 0, L_0xe99920;  1 drivers
v0xe98390_0 .net "predict_valid", 0 0, v0xe94060_0;  1 drivers
v0xe98430_0 .var/2u "stats1", 223 0;
v0xe984d0_0 .var/2u "strobe", 0 0;
v0xe98590_0 .net "tb_match", 0 0, L_0xe9a260;  1 drivers
v0xe98740_0 .net "tb_mismatch", 0 0, L_0xe1f350;  1 drivers
v0xe987e0_0 .net "train_history", 6 0, L_0xe99320;  1 drivers
v0xe988a0_0 .net "train_mispredicted", 0 0, L_0xe991c0;  1 drivers
v0xe98940_0 .net "train_pc", 6 0, L_0xe994b0;  1 drivers
v0xe98a00_0 .net "train_taken", 0 0, L_0xe98fa0;  1 drivers
v0xe98aa0_0 .net "train_valid", 0 0, v0xe949e0_0;  1 drivers
v0xe98b40_0 .net "wavedrom_enable", 0 0, v0xe94ab0_0;  1 drivers
v0xe98be0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xe94b50_0;  1 drivers
v0xe98c80_0 .net "wavedrom_title", 511 0, v0xe94c30_0;  1 drivers
L_0xe99c70 .concat [ 7 1 0 0], L_0xe99ae0, L_0xe99920;
L_0xe99d10 .concat [ 7 1 0 0], L_0xe99ae0, L_0xe99920;
L_0xe99ed0 .concat [ 7 1 0 0], v0xe96c90_0, v0xe96e30_0;
L_0xe9a080 .concat [ 7 1 0 0], L_0xe99ae0, L_0xe99920;
L_0xe9a260 .cmp/eeq 8, L_0xe99c70, L_0xe9a150;
S_0xe1e6d0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xe658e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xe6e170 .param/l "LNT" 0 3 22, C4<01>;
P_0xe6e1b0 .param/l "LT" 0 3 22, C4<10>;
P_0xe6e1f0 .param/l "SNT" 0 3 22, C4<00>;
P_0xe6e230 .param/l "ST" 0 3 22, C4<11>;
P_0xe6e270 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xe1fc40 .functor XOR 7, v0xe92200_0, L_0xe98d70, C4<0000000>, C4<0000000>;
L_0xe4c110 .functor XOR 7, L_0xe99320, L_0xe994b0, C4<0000000>, C4<0000000>;
v0xe5eb20_0 .net *"_ivl_11", 0 0, L_0xe99830;  1 drivers
L_0x7f99fcacf1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe5edf0_0 .net *"_ivl_12", 0 0, L_0x7f99fcacf1c8;  1 drivers
L_0x7f99fcacf210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe1f3c0_0 .net *"_ivl_16", 6 0, L_0x7f99fcacf210;  1 drivers
v0xe1f600_0 .net *"_ivl_4", 1 0, L_0xe99640;  1 drivers
v0xe1f7d0_0 .net *"_ivl_6", 8 0, L_0xe99740;  1 drivers
L_0x7f99fcacf180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xe1fd30_0 .net *"_ivl_9", 1 0, L_0x7f99fcacf180;  1 drivers
v0xe91ee0_0 .net "areset", 0 0, L_0xe1f760;  alias, 1 drivers
v0xe91fa0_0 .net "clk", 0 0, v0xe97f20_0;  1 drivers
v0xe92060 .array "pht", 0 127, 1 0;
v0xe92120_0 .net "predict_history", 6 0, L_0xe99ae0;  alias, 1 drivers
v0xe92200_0 .var "predict_history_r", 6 0;
v0xe922e0_0 .net "predict_index", 6 0, L_0xe1fc40;  1 drivers
v0xe923c0_0 .net "predict_pc", 6 0, L_0xe98d70;  alias, 1 drivers
v0xe924a0_0 .net "predict_taken", 0 0, L_0xe99920;  alias, 1 drivers
v0xe92560_0 .net "predict_valid", 0 0, v0xe94060_0;  alias, 1 drivers
v0xe92620_0 .net "train_history", 6 0, L_0xe99320;  alias, 1 drivers
v0xe92700_0 .net "train_index", 6 0, L_0xe4c110;  1 drivers
v0xe927e0_0 .net "train_mispredicted", 0 0, L_0xe991c0;  alias, 1 drivers
v0xe928a0_0 .net "train_pc", 6 0, L_0xe994b0;  alias, 1 drivers
v0xe92980_0 .net "train_taken", 0 0, L_0xe98fa0;  alias, 1 drivers
v0xe92a40_0 .net "train_valid", 0 0, v0xe949e0_0;  alias, 1 drivers
E_0xe319a0 .event posedge, v0xe91ee0_0, v0xe91fa0_0;
L_0xe99640 .array/port v0xe92060, L_0xe99740;
L_0xe99740 .concat [ 7 2 0 0], L_0xe1fc40, L_0x7f99fcacf180;
L_0xe99830 .part L_0xe99640, 1, 1;
L_0xe99920 .functor MUXZ 1, L_0x7f99fcacf1c8, L_0xe99830, v0xe94060_0, C4<>;
L_0xe99ae0 .functor MUXZ 7, L_0x7f99fcacf210, v0xe92200_0, v0xe94060_0, C4<>;
S_0xe22850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xe1e6d0;
 .timescale -12 -12;
v0xe5e700_0 .var/i "i", 31 0;
S_0xe92c60 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xe658e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xe92e10 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xe1f760 .functor BUFZ 1, v0xe94130_0, C4<0>, C4<0>, C4<0>;
L_0x7f99fcacf0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe938f0_0 .net *"_ivl_10", 0 0, L_0x7f99fcacf0a8;  1 drivers
L_0x7f99fcacf0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe939d0_0 .net *"_ivl_14", 6 0, L_0x7f99fcacf0f0;  1 drivers
L_0x7f99fcacf138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe93ab0_0 .net *"_ivl_18", 6 0, L_0x7f99fcacf138;  1 drivers
L_0x7f99fcacf018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe93b70_0 .net *"_ivl_2", 6 0, L_0x7f99fcacf018;  1 drivers
L_0x7f99fcacf060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe93c50_0 .net *"_ivl_6", 0 0, L_0x7f99fcacf060;  1 drivers
v0xe93d80_0 .net "areset", 0 0, L_0xe1f760;  alias, 1 drivers
v0xe93e20_0 .net "clk", 0 0, v0xe97f20_0;  alias, 1 drivers
v0xe93ef0_0 .net "predict_pc", 6 0, L_0xe98d70;  alias, 1 drivers
v0xe93fc0_0 .var "predict_pc_r", 6 0;
v0xe94060_0 .var "predict_valid", 0 0;
v0xe94130_0 .var "reset", 0 0;
v0xe941d0_0 .net "tb_match", 0 0, L_0xe9a260;  alias, 1 drivers
v0xe94290_0 .net "train_history", 6 0, L_0xe99320;  alias, 1 drivers
v0xe94380_0 .var "train_history_r", 6 0;
v0xe94440_0 .net "train_mispredicted", 0 0, L_0xe991c0;  alias, 1 drivers
v0xe94510_0 .var "train_mispredicted_r", 0 0;
v0xe945b0_0 .net "train_pc", 6 0, L_0xe994b0;  alias, 1 drivers
v0xe947b0_0 .var "train_pc_r", 6 0;
v0xe94870_0 .net "train_taken", 0 0, L_0xe98fa0;  alias, 1 drivers
v0xe94940_0 .var "train_taken_r", 0 0;
v0xe949e0_0 .var "train_valid", 0 0;
v0xe94ab0_0 .var "wavedrom_enable", 0 0;
v0xe94b50_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xe94c30_0 .var "wavedrom_title", 511 0;
E_0xe30e40/0 .event negedge, v0xe91fa0_0;
E_0xe30e40/1 .event posedge, v0xe91fa0_0;
E_0xe30e40 .event/or E_0xe30e40/0, E_0xe30e40/1;
L_0xe98d70 .functor MUXZ 7, L_0x7f99fcacf018, v0xe93fc0_0, v0xe94060_0, C4<>;
L_0xe98fa0 .functor MUXZ 1, L_0x7f99fcacf060, v0xe94940_0, v0xe949e0_0, C4<>;
L_0xe991c0 .functor MUXZ 1, L_0x7f99fcacf0a8, v0xe94510_0, v0xe949e0_0, C4<>;
L_0xe99320 .functor MUXZ 7, L_0x7f99fcacf0f0, v0xe94380_0, v0xe949e0_0, C4<>;
L_0xe994b0 .functor MUXZ 7, L_0x7f99fcacf138, v0xe947b0_0, v0xe949e0_0, C4<>;
S_0xe92ed0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xe92c60;
 .timescale -12 -12;
v0xe93130_0 .var/2u "arfail", 0 0;
v0xe93210_0 .var "async", 0 0;
v0xe932d0_0 .var/2u "datafail", 0 0;
v0xe93370_0 .var/2u "srfail", 0 0;
E_0xe30bf0 .event posedge, v0xe91fa0_0;
E_0xe119f0 .event negedge, v0xe91fa0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe30bf0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe30bf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe119f0;
    %load/vec4 v0xe941d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe932d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %wait E_0xe30bf0;
    %load/vec4 v0xe941d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe93130_0, 0, 1;
    %wait E_0xe30bf0;
    %load/vec4 v0xe941d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe93370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %load/vec4 v0xe93370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe93130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe93210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe932d0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe93210_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe93430 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xe92c60;
 .timescale -12 -12;
v0xe93630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe93710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xe92c60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe94eb0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xe658e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0xe3ad20 .functor XOR 7, L_0xe98d70, v0xe96900_0, C4<0000000>, C4<0000000>;
L_0xe71600 .functor XOR 7, L_0xe994b0, L_0xe99320, C4<0000000>, C4<0000000>;
v0xe95620 .array "PHT", 0 127, 1 0;
v0xe96700_0 .net "areset", 0 0, L_0xe1f760;  alias, 1 drivers
v0xe96810_0 .net "clk", 0 0, v0xe97f20_0;  alias, 1 drivers
v0xe96900_0 .var "global_history", 6 0;
v0xe969a0_0 .var/i "i", 31 0;
v0xe96ad0_0 .net "index_predict", 6 0, L_0xe3ad20;  1 drivers
v0xe96bb0_0 .net "index_train", 6 0, L_0xe71600;  1 drivers
v0xe96c90_0 .var "predict_history", 6 0;
v0xe96d70_0 .net "predict_pc", 6 0, L_0xe98d70;  alias, 1 drivers
v0xe96e30_0 .var "predict_taken", 0 0;
v0xe96ef0_0 .net "predict_valid", 0 0, v0xe94060_0;  alias, 1 drivers
v0xe96fe0_0 .net "train_history", 6 0, L_0xe99320;  alias, 1 drivers
v0xe970f0_0 .net "train_mispredicted", 0 0, L_0xe991c0;  alias, 1 drivers
v0xe971e0_0 .net "train_pc", 6 0, L_0xe994b0;  alias, 1 drivers
v0xe972f0_0 .net "train_taken", 0 0, L_0xe98fa0;  alias, 1 drivers
v0xe973e0_0 .net "train_valid", 0 0, v0xe949e0_0;  alias, 1 drivers
v0xe95620_0 .array/port v0xe95620, 0;
E_0xe78060/0 .event anyedge, v0xe92560_0, v0xe96900_0, v0xe96ad0_0, v0xe95620_0;
v0xe95620_1 .array/port v0xe95620, 1;
v0xe95620_2 .array/port v0xe95620, 2;
v0xe95620_3 .array/port v0xe95620, 3;
v0xe95620_4 .array/port v0xe95620, 4;
E_0xe78060/1 .event anyedge, v0xe95620_1, v0xe95620_2, v0xe95620_3, v0xe95620_4;
v0xe95620_5 .array/port v0xe95620, 5;
v0xe95620_6 .array/port v0xe95620, 6;
v0xe95620_7 .array/port v0xe95620, 7;
v0xe95620_8 .array/port v0xe95620, 8;
E_0xe78060/2 .event anyedge, v0xe95620_5, v0xe95620_6, v0xe95620_7, v0xe95620_8;
v0xe95620_9 .array/port v0xe95620, 9;
v0xe95620_10 .array/port v0xe95620, 10;
v0xe95620_11 .array/port v0xe95620, 11;
v0xe95620_12 .array/port v0xe95620, 12;
E_0xe78060/3 .event anyedge, v0xe95620_9, v0xe95620_10, v0xe95620_11, v0xe95620_12;
v0xe95620_13 .array/port v0xe95620, 13;
v0xe95620_14 .array/port v0xe95620, 14;
v0xe95620_15 .array/port v0xe95620, 15;
v0xe95620_16 .array/port v0xe95620, 16;
E_0xe78060/4 .event anyedge, v0xe95620_13, v0xe95620_14, v0xe95620_15, v0xe95620_16;
v0xe95620_17 .array/port v0xe95620, 17;
v0xe95620_18 .array/port v0xe95620, 18;
v0xe95620_19 .array/port v0xe95620, 19;
v0xe95620_20 .array/port v0xe95620, 20;
E_0xe78060/5 .event anyedge, v0xe95620_17, v0xe95620_18, v0xe95620_19, v0xe95620_20;
v0xe95620_21 .array/port v0xe95620, 21;
v0xe95620_22 .array/port v0xe95620, 22;
v0xe95620_23 .array/port v0xe95620, 23;
v0xe95620_24 .array/port v0xe95620, 24;
E_0xe78060/6 .event anyedge, v0xe95620_21, v0xe95620_22, v0xe95620_23, v0xe95620_24;
v0xe95620_25 .array/port v0xe95620, 25;
v0xe95620_26 .array/port v0xe95620, 26;
v0xe95620_27 .array/port v0xe95620, 27;
v0xe95620_28 .array/port v0xe95620, 28;
E_0xe78060/7 .event anyedge, v0xe95620_25, v0xe95620_26, v0xe95620_27, v0xe95620_28;
v0xe95620_29 .array/port v0xe95620, 29;
v0xe95620_30 .array/port v0xe95620, 30;
v0xe95620_31 .array/port v0xe95620, 31;
v0xe95620_32 .array/port v0xe95620, 32;
E_0xe78060/8 .event anyedge, v0xe95620_29, v0xe95620_30, v0xe95620_31, v0xe95620_32;
v0xe95620_33 .array/port v0xe95620, 33;
v0xe95620_34 .array/port v0xe95620, 34;
v0xe95620_35 .array/port v0xe95620, 35;
v0xe95620_36 .array/port v0xe95620, 36;
E_0xe78060/9 .event anyedge, v0xe95620_33, v0xe95620_34, v0xe95620_35, v0xe95620_36;
v0xe95620_37 .array/port v0xe95620, 37;
v0xe95620_38 .array/port v0xe95620, 38;
v0xe95620_39 .array/port v0xe95620, 39;
v0xe95620_40 .array/port v0xe95620, 40;
E_0xe78060/10 .event anyedge, v0xe95620_37, v0xe95620_38, v0xe95620_39, v0xe95620_40;
v0xe95620_41 .array/port v0xe95620, 41;
v0xe95620_42 .array/port v0xe95620, 42;
v0xe95620_43 .array/port v0xe95620, 43;
v0xe95620_44 .array/port v0xe95620, 44;
E_0xe78060/11 .event anyedge, v0xe95620_41, v0xe95620_42, v0xe95620_43, v0xe95620_44;
v0xe95620_45 .array/port v0xe95620, 45;
v0xe95620_46 .array/port v0xe95620, 46;
v0xe95620_47 .array/port v0xe95620, 47;
v0xe95620_48 .array/port v0xe95620, 48;
E_0xe78060/12 .event anyedge, v0xe95620_45, v0xe95620_46, v0xe95620_47, v0xe95620_48;
v0xe95620_49 .array/port v0xe95620, 49;
v0xe95620_50 .array/port v0xe95620, 50;
v0xe95620_51 .array/port v0xe95620, 51;
v0xe95620_52 .array/port v0xe95620, 52;
E_0xe78060/13 .event anyedge, v0xe95620_49, v0xe95620_50, v0xe95620_51, v0xe95620_52;
v0xe95620_53 .array/port v0xe95620, 53;
v0xe95620_54 .array/port v0xe95620, 54;
v0xe95620_55 .array/port v0xe95620, 55;
v0xe95620_56 .array/port v0xe95620, 56;
E_0xe78060/14 .event anyedge, v0xe95620_53, v0xe95620_54, v0xe95620_55, v0xe95620_56;
v0xe95620_57 .array/port v0xe95620, 57;
v0xe95620_58 .array/port v0xe95620, 58;
v0xe95620_59 .array/port v0xe95620, 59;
v0xe95620_60 .array/port v0xe95620, 60;
E_0xe78060/15 .event anyedge, v0xe95620_57, v0xe95620_58, v0xe95620_59, v0xe95620_60;
v0xe95620_61 .array/port v0xe95620, 61;
v0xe95620_62 .array/port v0xe95620, 62;
v0xe95620_63 .array/port v0xe95620, 63;
v0xe95620_64 .array/port v0xe95620, 64;
E_0xe78060/16 .event anyedge, v0xe95620_61, v0xe95620_62, v0xe95620_63, v0xe95620_64;
v0xe95620_65 .array/port v0xe95620, 65;
v0xe95620_66 .array/port v0xe95620, 66;
v0xe95620_67 .array/port v0xe95620, 67;
v0xe95620_68 .array/port v0xe95620, 68;
E_0xe78060/17 .event anyedge, v0xe95620_65, v0xe95620_66, v0xe95620_67, v0xe95620_68;
v0xe95620_69 .array/port v0xe95620, 69;
v0xe95620_70 .array/port v0xe95620, 70;
v0xe95620_71 .array/port v0xe95620, 71;
v0xe95620_72 .array/port v0xe95620, 72;
E_0xe78060/18 .event anyedge, v0xe95620_69, v0xe95620_70, v0xe95620_71, v0xe95620_72;
v0xe95620_73 .array/port v0xe95620, 73;
v0xe95620_74 .array/port v0xe95620, 74;
v0xe95620_75 .array/port v0xe95620, 75;
v0xe95620_76 .array/port v0xe95620, 76;
E_0xe78060/19 .event anyedge, v0xe95620_73, v0xe95620_74, v0xe95620_75, v0xe95620_76;
v0xe95620_77 .array/port v0xe95620, 77;
v0xe95620_78 .array/port v0xe95620, 78;
v0xe95620_79 .array/port v0xe95620, 79;
v0xe95620_80 .array/port v0xe95620, 80;
E_0xe78060/20 .event anyedge, v0xe95620_77, v0xe95620_78, v0xe95620_79, v0xe95620_80;
v0xe95620_81 .array/port v0xe95620, 81;
v0xe95620_82 .array/port v0xe95620, 82;
v0xe95620_83 .array/port v0xe95620, 83;
v0xe95620_84 .array/port v0xe95620, 84;
E_0xe78060/21 .event anyedge, v0xe95620_81, v0xe95620_82, v0xe95620_83, v0xe95620_84;
v0xe95620_85 .array/port v0xe95620, 85;
v0xe95620_86 .array/port v0xe95620, 86;
v0xe95620_87 .array/port v0xe95620, 87;
v0xe95620_88 .array/port v0xe95620, 88;
E_0xe78060/22 .event anyedge, v0xe95620_85, v0xe95620_86, v0xe95620_87, v0xe95620_88;
v0xe95620_89 .array/port v0xe95620, 89;
v0xe95620_90 .array/port v0xe95620, 90;
v0xe95620_91 .array/port v0xe95620, 91;
v0xe95620_92 .array/port v0xe95620, 92;
E_0xe78060/23 .event anyedge, v0xe95620_89, v0xe95620_90, v0xe95620_91, v0xe95620_92;
v0xe95620_93 .array/port v0xe95620, 93;
v0xe95620_94 .array/port v0xe95620, 94;
v0xe95620_95 .array/port v0xe95620, 95;
v0xe95620_96 .array/port v0xe95620, 96;
E_0xe78060/24 .event anyedge, v0xe95620_93, v0xe95620_94, v0xe95620_95, v0xe95620_96;
v0xe95620_97 .array/port v0xe95620, 97;
v0xe95620_98 .array/port v0xe95620, 98;
v0xe95620_99 .array/port v0xe95620, 99;
v0xe95620_100 .array/port v0xe95620, 100;
E_0xe78060/25 .event anyedge, v0xe95620_97, v0xe95620_98, v0xe95620_99, v0xe95620_100;
v0xe95620_101 .array/port v0xe95620, 101;
v0xe95620_102 .array/port v0xe95620, 102;
v0xe95620_103 .array/port v0xe95620, 103;
v0xe95620_104 .array/port v0xe95620, 104;
E_0xe78060/26 .event anyedge, v0xe95620_101, v0xe95620_102, v0xe95620_103, v0xe95620_104;
v0xe95620_105 .array/port v0xe95620, 105;
v0xe95620_106 .array/port v0xe95620, 106;
v0xe95620_107 .array/port v0xe95620, 107;
v0xe95620_108 .array/port v0xe95620, 108;
E_0xe78060/27 .event anyedge, v0xe95620_105, v0xe95620_106, v0xe95620_107, v0xe95620_108;
v0xe95620_109 .array/port v0xe95620, 109;
v0xe95620_110 .array/port v0xe95620, 110;
v0xe95620_111 .array/port v0xe95620, 111;
v0xe95620_112 .array/port v0xe95620, 112;
E_0xe78060/28 .event anyedge, v0xe95620_109, v0xe95620_110, v0xe95620_111, v0xe95620_112;
v0xe95620_113 .array/port v0xe95620, 113;
v0xe95620_114 .array/port v0xe95620, 114;
v0xe95620_115 .array/port v0xe95620, 115;
v0xe95620_116 .array/port v0xe95620, 116;
E_0xe78060/29 .event anyedge, v0xe95620_113, v0xe95620_114, v0xe95620_115, v0xe95620_116;
v0xe95620_117 .array/port v0xe95620, 117;
v0xe95620_118 .array/port v0xe95620, 118;
v0xe95620_119 .array/port v0xe95620, 119;
v0xe95620_120 .array/port v0xe95620, 120;
E_0xe78060/30 .event anyedge, v0xe95620_117, v0xe95620_118, v0xe95620_119, v0xe95620_120;
v0xe95620_121 .array/port v0xe95620, 121;
v0xe95620_122 .array/port v0xe95620, 122;
v0xe95620_123 .array/port v0xe95620, 123;
v0xe95620_124 .array/port v0xe95620, 124;
E_0xe78060/31 .event anyedge, v0xe95620_121, v0xe95620_122, v0xe95620_123, v0xe95620_124;
v0xe95620_125 .array/port v0xe95620, 125;
v0xe95620_126 .array/port v0xe95620, 126;
v0xe95620_127 .array/port v0xe95620, 127;
E_0xe78060/32 .event anyedge, v0xe95620_125, v0xe95620_126, v0xe95620_127;
E_0xe78060 .event/or E_0xe78060/0, E_0xe78060/1, E_0xe78060/2, E_0xe78060/3, E_0xe78060/4, E_0xe78060/5, E_0xe78060/6, E_0xe78060/7, E_0xe78060/8, E_0xe78060/9, E_0xe78060/10, E_0xe78060/11, E_0xe78060/12, E_0xe78060/13, E_0xe78060/14, E_0xe78060/15, E_0xe78060/16, E_0xe78060/17, E_0xe78060/18, E_0xe78060/19, E_0xe78060/20, E_0xe78060/21, E_0xe78060/22, E_0xe78060/23, E_0xe78060/24, E_0xe78060/25, E_0xe78060/26, E_0xe78060/27, E_0xe78060/28, E_0xe78060/29, E_0xe78060/30, E_0xe78060/31, E_0xe78060/32;
E_0xe78350 .event posedge, v0xe91ee0_0;
S_0xe97690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xe658e0;
 .timescale -12 -12;
E_0xe97870 .event anyedge, v0xe984d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe984d0_0;
    %nor/r;
    %assign/vec4 v0xe984d0_0, 0;
    %wait E_0xe97870;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe92c60;
T_4 ;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94510_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe947b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94060_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xe93fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe93210_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe92ed0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe93710;
    %join;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94060_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe93fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94060_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe947b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94510_0, 0;
    %wait E_0xe119f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe30bf0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe30bf0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe93710;
    %join;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe93fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94060_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xe947b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe94510_0, 0;
    %wait E_0xe119f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94130_0, 0;
    %wait E_0xe30bf0;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94940_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe30bf0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe94940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xe94380_0, 0;
    %wait E_0xe30bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe949e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe30bf0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe93710;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe30e40;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xe949e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe94940_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe947b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xe93fc0_0, 0;
    %assign/vec4 v0xe94060_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xe94380_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xe94510_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe1e6d0;
T_5 ;
    %wait E_0xe319a0;
    %load/vec4 v0xe91ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xe22850;
    %jmp t_0;
    .scope S_0xe22850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe5e700_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xe5e700_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xe5e700_0;
    %store/vec4a v0xe92060, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xe5e700_0;
    %addi 1, 0, 32;
    %store/vec4 v0xe5e700_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xe1e6d0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xe92200_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe92560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xe92200_0;
    %load/vec4 v0xe924a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe92200_0, 0;
T_5.5 ;
    %load/vec4 v0xe92a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xe92700_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe92060, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xe92980_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xe92700_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe92060, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xe92700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe92060, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xe92700_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe92060, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xe92980_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xe92700_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe92060, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xe92700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe92060, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xe927e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xe92620_0;
    %load/vec4 v0xe92980_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xe92200_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe94eb0;
T_6 ;
    %wait E_0xe78350;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe96900_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe969a0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0xe969a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xe969a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe95620, 0, 4;
T_6.2 ; for-loop step statement
    %load/vec4 v0xe969a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xe969a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %jmp T_6;
    .thread T_6;
    .scope S_0xe94eb0;
T_7 ;
    %wait E_0xe319a0;
    %load/vec4 v0xe96700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xe96900_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xe973e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xe972f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xe96bb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe95620, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0xe96bb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe95620, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xe96bb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe95620, 0, 4;
T_7.6 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xe96bb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe95620, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0xe96bb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe95620, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xe96bb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe95620, 0, 4;
T_7.8 ;
T_7.5 ;
    %load/vec4 v0xe970f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0xe96fe0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe972f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe96900_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0xe96900_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe96ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %load/vec4 v0xe96e30_0;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0xe96900_0;
    %parti/s 1, 6, 4;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe96900_0, 0;
T_7.11 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xe96ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0xe96900_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xe96e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe96900_0, 0;
T_7.14 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe94eb0;
T_8 ;
    %wait E_0xe78060;
    %load/vec4 v0xe96ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe96900_0;
    %store/vec4 v0xe96c90_0, 0, 7;
    %load/vec4 v0xe96ad0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xe95620, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe96e30_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe96e30_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe96e30_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe96e30_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe96e30_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe96e30_0, 0, 1;
    %load/vec4 v0xe96900_0;
    %store/vec4 v0xe96c90_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe658e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe97f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe984d0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe658e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xe97f20_0;
    %inv;
    %store/vec4 v0xe97f20_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe658e0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe93e20_0, v0xe98740_0, v0xe97f20_0, v0xe97e80_0, v0xe98390_0, v0xe981b0_0, v0xe98aa0_0, v0xe98a00_0, v0xe988a0_0, v0xe987e0_0, v0xe98940_0, v0xe982f0_0, v0xe98250_0, v0xe98110_0, v0xe97fc0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe658e0;
T_12 ;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe98430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe658e0;
T_13 ;
    %wait E_0xe30e40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe98430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
    %load/vec4 v0xe98590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe98430_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xe982f0_0;
    %load/vec4 v0xe982f0_0;
    %load/vec4 v0xe98250_0;
    %xor;
    %load/vec4 v0xe982f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xe98110_0;
    %load/vec4 v0xe98110_0;
    %load/vec4 v0xe97fc0_0;
    %xor;
    %load/vec4 v0xe98110_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xe98430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe98430_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response19/top_module.sv";
