$date
	Mon May 29 17:04:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 1 ! A2 $end
$var wire 1 " A1 $end
$var wire 1 # A0 $end
$var reg 1 $ D0 $end
$var reg 1 % D1 $end
$var reg 1 & D2 $end
$var reg 1 ' D3 $end
$var reg 1 ( D4 $end
$var reg 1 ) D5 $end
$var reg 1 * D6 $end
$var reg 1 + D7 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1$
#10
1!
1%
0$
#15
1"
0!
1&
0%
#20
1!
1'
0&
#25
1#
0"
0!
1(
0'
#30
1!
1)
0(
#35
1"
0!
1*
0)
#40
1!
1+
0*
#45
