

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_347_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.899 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  0.650 us|  0.650 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_347_1  |      128|      128|         3|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     190|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      68|    -|
|Register             |        -|     -|      150|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      150|     258|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln347_fu_105_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln348_fu_172_p2     |         +|   0|  0|  39|          32|           8|
    |mptr_fu_123_p2          |         +|   0|  0|  17|          10|          10|
    |addr_cmp_fu_146_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln347_fu_99_p2     |      icmp|   0|  0|  15|           7|           8|
    |reuse_select_fu_165_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 190|         122|         125|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |idx34_fu_54              |   9|          2|    7|         14|
    |reuse_addr_reg_fu_46     |   9|          2|   64|        128|
    |reuse_reg_fu_50          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  107|        215|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |IDCTBuff_addr_reg_213        |   8|   0|    9|          1|
    |add_ln348_reg_224            |  32|   0|   32|          0|
    |addr_cmp_reg_219             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln347_reg_209           |   1|   0|    1|          0|
    |idx34_fu_54                  |   7|   0|    7|          0|
    |reuse_addr_reg_fu_46         |  64|   0|   64|          0|
    |reuse_reg_fu_50              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 150|   0|  151|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_347_1|  return value|
|out_buf            |   in|   10|     ap_none|                                   out_buf|        scalar|
|IDCTBuff_address0  |  out|    9|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_ce0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_we0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_d0        |  out|   32|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_address1  |  out|    9|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_ce1       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_q1        |   in|   32|   ap_memory|                                  IDCTBuff|         array|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx34 = alloca i32 1"   --->   Operation 8 'alloca' 'idx34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 9 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %idx34"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i13"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%idx34_load = load i7 %idx34" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 14 'load' 'idx34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln347 = icmp_eq  i7 %idx34_load, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 15 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln347 = add i7 %idx34_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 17 'add' 'add_ln347' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln347, void %for.inc.i16, void %for.cond.i20.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 18 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %idx34_load, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 19 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i9 %shl_ln9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 20 'zext' 'zext_ln346' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.93ns)   --->   "%mptr = add i10 %zext_ln346, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:346->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 21 'add' 'mptr' <Predicate = (!icmp_ln347)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 22 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln348 = zext i8 %lshr_ln5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 23 'zext' 'zext_ln348' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln348" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 24 'getelementptr' 'IDCTBuff_addr' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 25 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln347)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 26 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln347)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 27 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln348" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 27 'icmp' 'addr_cmp' <Predicate = (!icmp_ln347)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln348 = store i64 %zext_ln348, i64 %reuse_addr_reg" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 28 'store' 'store_ln348' <Predicate = (!icmp_ln347)> <Delay = 0.46>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln347 = store i7 %add_ln347, i7 %idx34" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 29 'store' 'store_ln347' <Predicate = (!icmp_ln347)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln347)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 30 'load' 'reuse_reg_load' <Predicate = (!icmp_ln347 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 31 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln347)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln348)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %IDCTBuff_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 32 'select' 'reuse_select' <Predicate = (!icmp_ln347)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln348 = add i32 %reuse_select, i32 128" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 33 'add' 'add_ln348' <Predicate = (!icmp_ln347)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln348 = store i32 %add_ln348, i32 %reuse_reg" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 34 'store' 'store_ln348' <Predicate = (!icmp_ln347)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln348 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 35 'specpipeline' 'specpipeline_ln348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 36 'specloopname' 'specloopname_ln347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln348 = store i32 %add_ln348, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:348->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 37 'store' 'store_ln348' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.cond.i13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:347->benchmarks/chstone/jpeg/src/jpeg_decode.c:783]   --->   Operation 38 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IDCTBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 01100]
reuse_reg             (alloca           ) [ 01110]
idx34                 (alloca           ) [ 01100]
out_buf_read          (read             ) [ 00100]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
idx34_load            (load             ) [ 00000]
icmp_ln347            (icmp             ) [ 01110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln347             (add              ) [ 00000]
br_ln347              (br               ) [ 00000]
shl_ln9               (bitconcatenate   ) [ 00000]
zext_ln346            (zext             ) [ 00000]
mptr                  (add              ) [ 00000]
lshr_ln5              (partselect       ) [ 00000]
zext_ln348            (zext             ) [ 00000]
IDCTBuff_addr         (getelementptr    ) [ 01111]
reuse_addr_reg_load   (load             ) [ 00000]
addr_cmp              (icmp             ) [ 01010]
store_ln348           (store            ) [ 00000]
store_ln347           (store            ) [ 00000]
reuse_reg_load        (load             ) [ 00000]
IDCTBuff_load         (load             ) [ 00000]
reuse_select          (select           ) [ 00000]
add_ln348             (add              ) [ 00101]
store_ln348           (store            ) [ 00000]
specpipeline_ln348    (specpipeline     ) [ 00000]
specloopname_ln347    (specloopname     ) [ 00000]
store_ln348           (store            ) [ 00000]
br_ln347              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IDCTBuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_addr_reg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="idx34_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx34/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_buf_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_buf_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="IDCTBuff_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="2"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IDCTBuff_load/2 store_ln348/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="idx34_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="1"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx34_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln347_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln347/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln347_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shl_ln9_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln346_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mptr_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="1"/>
<pin id="126" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mptr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lshr_ln5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="0" index="3" bw="5" slack="0"/>
<pin id="133" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln348_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln348/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="reuse_addr_reg_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="addr_cmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln348_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln347_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="reuse_reg_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="reuse_select_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln348_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln348/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln348_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="reuse_addr_reg_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="190" class="1005" name="reuse_reg_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="197" class="1005" name="idx34_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="idx34 "/>
</bind>
</comp>

<comp id="204" class="1005" name="out_buf_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="icmp_ln347_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln347 "/>
</bind>
</comp>

<comp id="213" class="1005" name="IDCTBuff_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="1"/>
<pin id="215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="IDCTBuff_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="addr_cmp_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="224" class="1005" name="add_ln348_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln348 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="64" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="96" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="123" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="105" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="71" pin="7"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="46" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="193"><net_src comp="50" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="200"><net_src comp="54" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="207"><net_src comp="58" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="212"><net_src comp="99" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="64" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="222"><net_src comp="146" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="227"><net_src comp="172" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IDCTBuff | {4 }
 - Input state : 
	Port: decode_block.1_Pipeline_VITIS_LOOP_347_1 : out_buf | {1 }
	Port: decode_block.1_Pipeline_VITIS_LOOP_347_1 : IDCTBuff | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln347 : 1
		add_ln347 : 1
		br_ln347 : 2
		shl_ln9 : 1
		zext_ln346 : 2
		mptr : 3
		lshr_ln5 : 4
		zext_ln348 : 5
		IDCTBuff_addr : 6
		IDCTBuff_load : 7
		addr_cmp : 6
		store_ln348 : 6
		store_ln347 : 2
	State 3
		reuse_select : 1
		add_ln348 : 2
		store_ln348 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln347_fu_99    |    0    |    14   |
|          |     addr_cmp_fu_146     |    0    |    71   |
|----------|-------------------------|---------|---------|
|          |     add_ln347_fu_105    |    0    |    14   |
|    add   |       mptr_fu_123       |    0    |    17   |
|          |     add_ln348_fu_172    |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  |   reuse_select_fu_165   |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   | out_buf_read_read_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln9_fu_111     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln346_fu_119    |    0    |    0    |
|          |    zext_ln348_fu_138    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     lshr_ln5_fu_128     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   187   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| IDCTBuff_addr_reg_213|    9   |
|   add_ln348_reg_224  |   32   |
|   addr_cmp_reg_219   |    1   |
|  icmp_ln347_reg_209  |    1   |
|     idx34_reg_197    |    7   |
| out_buf_read_reg_204 |   10   |
|reuse_addr_reg_reg_183|   64   |
|   reuse_reg_reg_190  |   32   |
+----------------------+--------+
|         Total        |   156  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   187  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   156  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   156  |   196  |
+-----------+--------+--------+--------+
