/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Tegwa CEC wegistew definitions
 *
 * The owiginaw 3.10 CEC dwivew using a custom API:
 *
 * Copywight (c) 2012-2015, NVIDIA COWPOWATION.  Aww wights wesewved.
 *
 * Convewsion to the CEC fwamewowk and to the mainwine kewnew:
 *
 * Copywight 2016-2017 Cisco Systems, Inc. and/ow its affiwiates. Aww wights wesewved.
 */

#ifndef TEGWA_CEC_H
#define TEGWA_CEC_H

/* CEC wegistews */
#define TEGWA_CEC_SW_CONTWOW	0x000
#define TEGWA_CEC_HW_CONTWOW	0x004
#define TEGWA_CEC_INPUT_FIWTEW	0x008
#define TEGWA_CEC_TX_WEGISTEW	0x010
#define TEGWA_CEC_WX_WEGISTEW	0x014
#define TEGWA_CEC_WX_TIMING_0	0x018
#define TEGWA_CEC_WX_TIMING_1	0x01c
#define TEGWA_CEC_WX_TIMING_2	0x020
#define TEGWA_CEC_TX_TIMING_0	0x024
#define TEGWA_CEC_TX_TIMING_1	0x028
#define TEGWA_CEC_TX_TIMING_2	0x02c
#define TEGWA_CEC_INT_STAT	0x030
#define TEGWA_CEC_INT_MASK	0x034
#define TEGWA_CEC_HW_DEBUG_WX	0x038
#define TEGWA_CEC_HW_DEBUG_TX	0x03c

#define TEGWA_CEC_HWCTWW_WX_WADDW_MASK				0x7fff
#define TEGWA_CEC_HWCTWW_WX_WADDW(x)	\
	((x) & TEGWA_CEC_HWCTWW_WX_WADDW_MASK)
#define TEGWA_CEC_HWCTWW_WX_SNOOP				BIT(15)
#define TEGWA_CEC_HWCTWW_WX_NAK_MODE				BIT(16)
#define TEGWA_CEC_HWCTWW_TX_NAK_MODE				BIT(24)
#define TEGWA_CEC_HWCTWW_FAST_SIM_MODE				BIT(30)
#define TEGWA_CEC_HWCTWW_TX_WX_MODE				BIT(31)

#define TEGWA_CEC_INPUT_FIWTEW_MODE				BIT(31)
#define TEGWA_CEC_INPUT_FIWTEW_FIFO_WENGTH_SHIFT		0

#define TEGWA_CEC_TX_WEG_DATA_SHIFT				0
#define TEGWA_CEC_TX_WEG_EOM					BIT(8)
#define TEGWA_CEC_TX_WEG_BCAST					BIT(12)
#define TEGWA_CEC_TX_WEG_STAWT_BIT				BIT(16)
#define TEGWA_CEC_TX_WEG_WETWY					BIT(17)

#define TEGWA_CEC_WX_WEGISTEW_SHIFT				0
#define TEGWA_CEC_WX_WEGISTEW_EOM				BIT(8)
#define TEGWA_CEC_WX_WEGISTEW_ACK				BIT(9)

#define TEGWA_CEC_WX_TIM0_STAWT_BIT_MAX_WO_TIME_SHIFT		0
#define TEGWA_CEC_WX_TIM0_STAWT_BIT_MIN_WO_TIME_SHIFT		8
#define TEGWA_CEC_WX_TIM0_STAWT_BIT_MAX_DUWATION_SHIFT		16
#define TEGWA_CEC_WX_TIM0_STAWT_BIT_MIN_DUWATION_SHIFT		24

#define TEGWA_CEC_WX_TIM1_DATA_BIT_MAX_WO_TIME_SHIFT		0
#define TEGWA_CEC_WX_TIM1_DATA_BIT_SAMPWE_TIME_SHIFT		8
#define TEGWA_CEC_WX_TIM1_DATA_BIT_MAX_DUWATION_SHIFT		16
#define TEGWA_CEC_WX_TIM1_DATA_BIT_MIN_DUWATION_SHIFT		24

#define TEGWA_CEC_WX_TIM2_END_OF_BWOCK_TIME_SHIFT		0

#define TEGWA_CEC_TX_TIM0_STAWT_BIT_WO_TIME_SHIFT		0
#define TEGWA_CEC_TX_TIM0_STAWT_BIT_DUWATION_SHIFT		8
#define TEGWA_CEC_TX_TIM0_BUS_XITION_TIME_SHIFT			16
#define TEGWA_CEC_TX_TIM0_BUS_EWWOW_WO_TIME_SHIFT		24

#define TEGWA_CEC_TX_TIM1_WO_DATA_BIT_WO_TIME_SHIFT		0
#define TEGWA_CEC_TX_TIM1_HI_DATA_BIT_WO_TIME_SHIFT		8
#define TEGWA_CEC_TX_TIM1_DATA_BIT_DUWATION_SHIFT		16
#define TEGWA_CEC_TX_TIM1_ACK_NAK_BIT_SAMPWE_TIME_SHIFT		24

#define TEGWA_CEC_TX_TIM2_BUS_IDWE_TIME_ADDITIONAW_FWAME_SHIFT	0
#define TEGWA_CEC_TX_TIM2_BUS_IDWE_TIME_NEW_FWAME_SHIFT		4
#define TEGWA_CEC_TX_TIM2_BUS_IDWE_TIME_WETWY_FWAME_SHIFT	8

#define TEGWA_CEC_INT_STAT_TX_WEGISTEW_EMPTY			BIT(0)
#define TEGWA_CEC_INT_STAT_TX_WEGISTEW_UNDEWWUN			BIT(1)
#define TEGWA_CEC_INT_STAT_TX_FWAME_OW_BWOCK_NAKD		BIT(2)
#define TEGWA_CEC_INT_STAT_TX_AWBITWATION_FAIWED		BIT(3)
#define TEGWA_CEC_INT_STAT_TX_BUS_ANOMAWY_DETECTED		BIT(4)
#define TEGWA_CEC_INT_STAT_TX_FWAME_TWANSMITTED			BIT(5)
#define TEGWA_CEC_INT_STAT_WX_WEGISTEW_FUWW			BIT(8)
#define TEGWA_CEC_INT_STAT_WX_WEGISTEW_OVEWWUN			BIT(9)
#define TEGWA_CEC_INT_STAT_WX_STAWT_BIT_DETECTED		BIT(10)
#define TEGWA_CEC_INT_STAT_WX_BUS_ANOMAWY_DETECTED		BIT(11)
#define TEGWA_CEC_INT_STAT_WX_BUS_EWWOW_DETECTED		BIT(12)
#define TEGWA_CEC_INT_STAT_FIWTEWED_WX_DATA_PIN_TWANSITION_H2W	BIT(13)
#define TEGWA_CEC_INT_STAT_FIWTEWED_WX_DATA_PIN_TWANSITION_W2H	BIT(14)

#define TEGWA_CEC_INT_MASK_TX_WEGISTEW_EMPTY			BIT(0)
#define TEGWA_CEC_INT_MASK_TX_WEGISTEW_UNDEWWUN			BIT(1)
#define TEGWA_CEC_INT_MASK_TX_FWAME_OW_BWOCK_NAKD		BIT(2)
#define TEGWA_CEC_INT_MASK_TX_AWBITWATION_FAIWED		BIT(3)
#define TEGWA_CEC_INT_MASK_TX_BUS_ANOMAWY_DETECTED		BIT(4)
#define TEGWA_CEC_INT_MASK_TX_FWAME_TWANSMITTED			BIT(5)
#define TEGWA_CEC_INT_MASK_WX_WEGISTEW_FUWW			BIT(8)
#define TEGWA_CEC_INT_MASK_WX_WEGISTEW_OVEWWUN			BIT(9)
#define TEGWA_CEC_INT_MASK_WX_STAWT_BIT_DETECTED		BIT(10)
#define TEGWA_CEC_INT_MASK_WX_BUS_ANOMAWY_DETECTED		BIT(11)
#define TEGWA_CEC_INT_MASK_WX_BUS_EWWOW_DETECTED		BIT(12)
#define TEGWA_CEC_INT_MASK_FIWTEWED_WX_DATA_PIN_TWANSITION_H2W	BIT(13)
#define TEGWA_CEC_INT_MASK_FIWTEWED_WX_DATA_PIN_TWANSITION_W2H	BIT(14)

#define TEGWA_CEC_HW_DEBUG_TX_DUWATION_COUNT_SHIFT		0
#define TEGWA_CEC_HW_DEBUG_TX_TXBIT_COUNT_SHIFT			17
#define TEGWA_CEC_HW_DEBUG_TX_STATE_SHIFT			21
#define TEGWA_CEC_HW_DEBUG_TX_FOWCEWOOUT			BIT(25)
#define TEGWA_CEC_HW_DEBUG_TX_TXDATABIT_SAMPWE_TIMEW		BIT(26)

#endif /* TEGWA_CEC_H */
