Search.setIndex({"docnames": ["getting_started", "index", "modules", "modules/classes", "modules/datatype", "modules/dff", "modules/entity", "modules/expr", "modules/inst", "modules/item", "modules/lut", "modules/net", "modules/port", "modules/verilogwriter", "modules/vhdlwriter", "modules/writerbase", "rtlgen"], "filenames": ["getting_started.rst", "index.rst", "modules.rst", "modules/classes.rst", "modules/datatype.rst", "modules/dff.rst", "modules/entity.rst", "modules/expr.rst", "modules/inst.rst", "modules/item.rst", "modules/lut.rst", "modules/net.rst", "modules/port.rst", "modules/verilogwriter.rst", "modules/vhdlwriter.rst", "modules/writerbase.rst", "rtlgen.rst"], "titles": ["rtlgen \u306e\u4f7f\u3044\u65b9", "rtlgen: RTL\u8a18\u8ff0\u751f\u6210\u5668", "rtlgen", "\u30af\u30e9\u30b9\u4e00\u89a7", "DataType", "Dff", "Entity", "Expr", "Inst", "Item", "Lut", "Net", "Port", "VerilogWriter", "VhdlWriter", "WriterBase", "rtlgen package"], "terms": {"\u4ee5\u4e0b": [0, 4, 5, 6, 16], "\u7528\u3044\u308b": [0, 6, 15, 16], "\u3053\u3068": [0, 1, 15, 16], "\u3067\u304d\u308b": [0, 1, 4, 16], "bittype": [0, 2, 4, 5, 16], "\u30d3\u30c3\u30c8": [0, 4, 7, 10, 16], "\uff0evhdl": 0, "std": 0, "_logic": 0, "bitvectortype": [0, 2, 4, 10, 16], "\u30d3\u30c3\u30c8\u30d9\u30af\u30bf": [0, 4, 16], "_vector": 0, "signedbitvectortype": [0, 2, 4, 16], "\u7b26\u53f7": [0, 4, 7, 16], "\u4ed8\u304d": [0, 4, 6, 7, 12, 13, 15, 16], "arraytype": [0, 2, 4, 16], "\u914d\u5217": [0, 4, 16], "\u69cb\u9020": [0, 6, 16], "recordtype": [0, 2, 4, 16], "\u306a\u308b": 0, "\u304b\u3089": [0, 4, 6, 15, 16], "\u308c\u308b": [0, 6, 15, 16], "\u30ec\u30b3\u30fc\u30c9": [0, 4, 16], "\u73fe\u72b6": 0, "\u30b5\u30dd\u30fc\u30c8": 0, "\u306a\u3044": [0, 4, 6, 15, 16], "\u3053\u308c\u3089": 0, "\u30af\u30e9\u30b9": [0, 1, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16], "\u30d1\u30c3\u30b1\u30fc\u30b8": 0, "import": 0, "\u30e6\u30fc\u30b6\u30fc": 0, "\u76f4\u63a5": 0, "\u53c2\u7167": [0, 7, 16], "\u3059\u308b": [0, 1, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "\u3067\u304d": 0, "\u305d\u306e": 0, "\u305f\u3081": [0, 1, 4, 7, 13, 15, 16], "\u4e0b\u8a18": 0, "\u30af\u30e9\u30b9\u30e1\u30bd\u30c3\u30c9": 0, "\u3044\u308b": [0, 4, 8, 15, 16], "from": 0, "datatype": [0, 1, 2, 3, 5, 6, 7, 10, 11, 12, 13, 16], "\u751f\u6210": [0, 6, 7, 8, 9, 10, 11, 12, 16], "type": [0, 7, 12, 14, 16], ".bit": [0, 2], "_type": [0, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13], "()": [0, 2, 6, 15, 16], "size": [0, 4, 16], ".bitvector": [0, 2], "(size": 0, ".signed": [0, 2], "_bitvector": [0, 2, 4, 16], "entity": [0, 1, 2, 3, 8, 13, 16], "vhdl": [0, 4, 6, 7, 8, 10, 11, 12, 14, 16], "\uff0cverilog": [0, 6, 16], "-hdl": [0, 1, 6, 7, 8, 9, 10, 11, 12, 13, 16], "module": [0, 2, 6, 7, 12], "\u306b\u5bfe\u5fdc": 0, "\u3082\u306e": [0, 4, 16], "\u3042\u308a": [0, 9, 16], "\u3059\u3079\u3066": 0, "\u683c\u7d0d": 0, "\u5f79\u5272": 0, "\u6301\u3064": [0, 4, 5, 6, 9, 16], "\u307e\u305f": [0, 9, 16], "\u968e\u5c64": 0, "\u8a2d\u8a08": 0, "\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb": 0, "\u3068\u3057\u3066": [0, 4, 6, 16], "\u7528\u3044": [0, 6, 15, 16], "\u3089\u308c\u308b": [0, 6, 15, 16], "\u5834\u5408": [0, 4, 6, 15, 16], "\u5916\u90e8": [0, 6, 16], "\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30a4": 0, "\u60c5\u5831": 0, "entitymgr": [0, 2, 16], "\u306b\u5bfe\u3057": 0, "add": [0, 2, 5, 6, 7, 8, 9, 10, 16], "_entity": [0, 2, 6, 16], "\u547c\u3073\u51fa\u3059": 0, "\u3053\u306e": [0, 7, 15, 16], "\u3068\u304d": [0, 7, 11, 12, 15, 16], "\u5f15\u6570": [0, 6, 12, 13, 15, 16], "\u6e21\u3059": 0, "\u5fc5\u8981": [0, 4, 7, 11, 12, 15, 16], "\u3042\u308b": [0, 1, 4, 7, 11, 12, 15, 16], "\u540c\u3058": [0, 5, 16], "\u91cd\u8907": 0, "\u540d\u524d": [0, 4, 5, 6, 8, 9, 11, 12, 13, 15, 16], "\u4f5c\u308d": 0, "\u30a8\u30e9\u30fc": 0, "\u30de\u30cd\u30fc\u30b8\u30e3": 0, "mgr": 0, "ent": [0, 6, 16], ".add": [0, 2], "('": [0, 6, 16], "')": [0, 6, 16], "\u540c\u540d": 0, "\u306b\u5bfe\u3059\u308b": [0, 9, 16], "\u51fa\u529b": [0, 5, 6, 8, 10, 12, 13, 14, 15, 16], "library": 0, "ieee": 0, "use": 0, ".std": 0, "all": [0, 4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "is": [0, 4, 7, 8, 9, 11, 12, 16], "end": [0, 15, 16], "architecture": 0, "of": 0, "begin": 0, "verilog": [0, 1, 4, 6, 7, 8, 9, 10, 11, 12, 13, 16], "endmodule": 0, "\u3082\u3061\u308d\u3093": 0, "\u306e\u3067": 0, "\u8a18\u8ff0": [0, 6, 8, 9, 10, 13, 14, 16], "\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30a4\u30b9": [0, 6, 16], "\u80fd\u308f\u3059": 0, "\u7a2e\u985e": [0, 4, 7, 12, 16], "inputport": [0, 2, 12, 16], "\u5165\u529b": [0, 5, 6, 10, 12, 16], "outputport": [0, 2, 12, 16], "inoutport": [0, 2, 12, 16], "\u5165\u51fa\u529b": [0, 6, 10, 12, 16], "\u524d\u8ff0": 0, "\u4efb\u610f": [0, 5, 16], "\u30c7\u30fc\u30bf\u30bf\u30a4\u30d7": [0, 6, 11, 12, 13, 16], "\u5fc5\u305a": 0, "\u6301\u305f": [0, 16], "\u306a\u3051\u308c": 0, "\u306a\u3089": 0, "\u3053\u308c": 0, "\u5272\u5f53\u6642": 0, "\u901a\u5e38": [0, 6, 16], "\u57fa\u3065\u3044": 0, "\u5272\u5f53": 0, "\u884c\u3048": 0, "\u4ed5\u69d8": [0, 6, 10, 16], "\u306a\u3063": [0, 8, 16], "data": [0, 4, 5, 6, 7, 9, 10, 11, 12, 13, 16], "\u4eee\u5b9a": [0, 15, 16], "iport": 0, "_input": [0, 2, 6, 12, 16], "_port": [0, 2, 6, 16], "(name": 0, "='": [0, 5, 16], "input": [0, 6, 10, 12, 16], "bv": 0, "oport": 0, "_output": [0, 2, 6, 12, 16], "output": [0, 5, 6, 10, 12, 16], "=bv": 0, "\u5165\u51fa": [0, 5, 16], "bport": 0, "_inout": [0, 2, 6, 12, 16], "inout": [0, 12, 16], "port": [0, 1, 2, 3, 6, 8, 16], "in": [0, 6, 16], "out": 0, "downto": 0, ");": 0, "\u8981\u7d20\u9593": 0, "\u63a5\u7d9a": [0, 6, 16], "\u914d\u7dda": 0, "\uff0cvhdl": [0, 9, 16], "signal": 0, "wire": [0, 6, 16], "\u306a\u3069": [0, 9, 16], "\u5bfe\u5fdc": 0, "\u540c\u69d8": 0, "\u5fc5\u9808": 0, "\u7121\u540d": [0, 6, 16], "\u4e00\u610f": 0, "\u5272\u308a": 0, "\u5f53\u3066": 0, "net": [0, 1, 2, 3, 6, 8, 16], "_net": [0, 2, 6, 7, 9, 11, 12, 16], "\u3068\u3044\u3046": 0, "\u30bd\u30fc\u30b9": [0, 6, 7, 16], "(src": 0, "=iport": 0, "assign": 0, "\u3088\u308a": 0, "\u660e\u3089": 0, "\u306a\u3088\u3046": 0, "netxx": 0, "\u5f62\u5f0f": [0, 6, 13, 14, 15, 16], "\u65b0\u305f": 0, "\u5909\u66f4": 0, ")\uff0e": [0, 5, 13, 16], "\u305f\u3060\u3057": [0, 16], "\u306f\u3059": 0, "\u3067\u306b": 0, "\u5b58\u5728": [0, 4, 16], "\u65b0\u898f": 0, "\u3068\u306a\u3063": 0, "src": [0, 6, 7, 16], "\u30d1\u30e9\u30e1\u30fc\u30bf": [0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "\u6307\u5b9a": [0, 4, 16], "\u5272\u5f53\u6587": 0, "\u81ea\u52d5": 0, "\u7b49\u4fa1": [0, 7, 16], "(data": 0, "connect": [0, 6, 16], "(net": 0, ".connect": [0, 2], "\u884c\u3046": [0, 6, 7, 13, 15, 16], "\u4f7f\u7528": [0, 16], "\u53ef\u80fd": [0, 1, 7, 16], "\u307b\u307c": 0, "\u540c\u3058\u5f62": 0, "\u751f\u6210\u7528": 0, "\u6f14\u7b97\u5b50": [0, 7, 16], "\u8aac\u660e": 0, "make": [0, 6, 7, 16], "_not": [0, 2, 7, 16], "(opr": 0, "\u5426\u5b9a": 0, "\u6f14\u7b97": [0, 7, 16], "_and": [0, 2, 7, 16], "opr": [0, 7, 16], "and": [0, 7, 16], "_or": [0, 2, 7, 16], "or": [0, 4, 6, 7, 9, 16], "_xor": [0, 2, 7, 16], "xor": [0, 7, 16], "_nand": [0, 2, 7, 16], "nand": [0, 7, 16], "_nor": [0, 2, 7, 16], "nor": [0, 7, 16], "_xnor": [0, 2, 7, 16], "xnor": [0, 7, 16], "_uminus": [0, 2, 7, 16], "\u5358\u9805": [0, 7, 16], "\u30de\u30a4\u30ca\u30b9": [0, 7, 16], "_add": [0, 2, 7, 16], "\u52a0\u7b97": [0, 7, 16], "_sub": [0, 2, 6, 7, 16], "\u6e1b\u7b97": [0, 7, 16], "_mul": [0, 2, 7, 16], "\u4e57\u7b97": [0, 7, 16], "_div": [0, 2, 7, 16], "\u9664\u7b97": [0, 7, 16], "_mod": [0, 2, 7, 16], "\u5270\u4f59\u7b97": [0, 7, 16], "_lsft": [0, 2, 7, 16], "\u30b7\u30d5\u30c8": [0, 7, 16], "_rsft": [0, 2, 7, 16], "_eq": [0, 2, 7, 16], "\u6bd4\u8f03": [0, 7, 16], "_ne": [0, 2, 7, 16], "\u975e\u7b49": 0, "\u4fa1\u6bd4": 0, "\u8f03\u6f14": 0, "_lt": [0, 2, 7, 16], "\u5c0f\u306a\u308a": [0, 7, 16], "_gt": [0, 2, 7, 16], "\u5927\u306a\u308a": [0, 7, 16], "_le": [0, 2, 7, 16], "\u30a4\u30b3\u30fc\u30eb": [0, 7, 16], "_ge": [0, 2, 7, 16], "_constant": [0, 2, 7, 16], "val": [0, 7, 16], "\u5b9a\u6570": [0, 7, 16], "_intconstant": [0, 2, 7, 16], "(val": 0, "\u6574\u6570": [0, 6, 16], "bit": [0, 4, 7, 16], "_select": [0, 2, 7, 16], "(primary": 0, "index": [0, 7, 16], "\u9078\u629e": [0, 6, 7, 16], "part": [0, 7, 16], "left": [0, 7, 16], "right": [0, 7, 16], "direction": [0, 7, 16], "\u7bc4\u56f2": [0, 6, 7, 8, 16], "concat": [0, 2, 7, 16], "(expr": 0, "_list": [0, 2, 4, 6, 7, 10, 15, 16], "\u9023\u7d50": [0, 7, 16], "multi": [0, 7, 16], "_concat": [0, 2, 7, 16], "(rep": 0, "_num": [0, 2, 6, 7, 8, 16], "expr": [0, 1, 2, 3, 5, 6, 10, 11, 12, 13, 16], "\u7e70\u308a\u8fd4\u3057": [0, 7, 16], "extension": [0, 7, 16], "dst": [0, 7, 16], "_size": [0, 7, 16], "\u5e45\u62e1": 0, "sign": [0, 7, 16], "_extension": [0, 2, 7, 16], "\u4e00\u90e8": 0, "python": [0, 1, 4, 6, 7, 16], "\u30aa\u30fc\u30d0\u30fc\u30ed\u30fc\u30c9": 0, "\u5f0f\u3068": 0, "\u30a4\u30f3\u30e9\u30a4\u30f3": 0, "\u5404\u6f14\u7b97": 0, "\u8a73\u7d30": 0, "\u4e00\u89a7": [0, 1], "bv1": 0, "\u7d50\u679c": [0, 6, 7, 16], "(oport": 0, "(iport": 0, "= (": 0, "\u307e\u307e": 0, "\u4f5c\u3063": 0, "\u76f8\u5f53": [0, 6, 16], "\u95a2\u6570": [0, 9, 15, 16], "\u6d3e\u751f": 0, "\u30af\u30e9": 0, "\u660e\u793a": 0, "\u73fe\u308c": 0, "\u90e8\u54c1": [0, 1], "\u5b9a\u7fa9": [0, 4, 5, 6, 7, 8, 9, 12, 15, 16], "\u304a\u304f": 0, "\u5185\u90e8": [0, 6, 9, 16], "\u30a2\u30fc\u30ad\u30c6\u30af\u30c1\u30e3": 0, "\u5177\u4f53": [0, 6, 16], "_inst": [0, 2, 6, 8, 9, 16], "\u30b2\u30fc\u30c8": 0, "\u4f5c\u308b": [0, 4, 5, 6, 7, 13, 16], "_gate": 0, "i1": 0, "i2": 0, "(o": 0, "2\u3064": [0, 6, 16], "\u3064\u306a\u3052": 0, "(and": 0, ".<": 0, ">'": 0, "\u30a2\u30af\u30bb\u30b9": 0, "\u7d50\u7dda": 0, "\u884c\u3063": 0, "\u5b9f\u969b": [0, 16], "\u3060\u3051": [0, 6, 16], "\u4e0d\u5fc5\u8981": 0, "component": 0, "item": [0, 1, 2, 3, 6, 8, 10, 13, 16], "map": 0, "<=": 0, "(.": 0, "))": 0, "\u4e00\u822c": 0, "\u30b9\u30bf\u30a4\u30eb": 0, "\u76f4\u4e0b": [0, 16], "\u3088\u3046": [0, 9, 16], "\u52d5\u4f5c": 0, "\u7f6e\u304f": 0, "\u547c\u3070": [0, 15, 16], "\u540c\u671f": [0, 6, 16], "\u5f0f\u9806": 0, "\u5e8f\u56de": 0, "_clocked": [0, 2, 6, 16], "_process": [0, 2, 6, 16], "\u901a\u308a": [0, 6, 16], "\u7701\u7565": [0, 15, 16], "\u30c7\u30d5\u30a9\u30eb\u30c8": [0, 6, 16], "name": [0, 5, 6, 8, 9, 10, 11, 12, 16], "str": [0, 4, 5, 6, 8, 9, 11, 12, 13, 15, 16], "(none": 0, "clock": [0, 5, 6, 16], "\u30af\u30ed\u30c3\u30af": [0, 5, 6, 16], "\u4fe1\u53f7": [0, 5, 6, 16], "\u4e0d\u53ef": 0, "_pol": [0, 2, 5, 6, 16], "\u6975\u6027": [0, 5, 6, 13, 16], "asyncctl": [0, 6, 16], "\u975e\u540c": [0, 6, 16], "\u671f\u5236": [0, 6, 16], "\u5fa1\u4fe1": [0, 6, 16], "\u53f7\u7dda": [0, 6, 16], "\u30aa\u30d7\u30b7\u30e7\u30f3": [0, 6, 12, 16], "\u30e1\u30bd\u30c3\u30c9": [0, 7, 16], "clockedprocess": [0, 2, 5, 16], "\u30aa\u30d6\u30b8\u30a7\u30af\u30c8": [0, 6, 7, 16], "\u8fd4\u3059": [0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 16], "\u30e1\u30f3\u30d0": 0, "_async": [0, 2, 16], "_stmt": [0, 2, 16], "(stmt": 0, "\u30d6\u30ed\u30c3\u30af": [0, 6, 15, 16], "\u8ffd\u52a0": [0, 5, 6, 8, 9, 10, 16], "_body": [0, 2, 16], "\u672c\u4f53": [0, 16], "process": [0, 2, 16], "\u5168\u4f53": [0, 16], "body": [0, 16], "\u30b9\u30c6\u30fc\u30c8\u30e1\u30f3\u30c8\u30d6\u30ed\u30c3\u30af": 0, "\u8868\u3059": [0, 4, 5, 6, 7, 8, 10, 11, 12, 13, 16], "\u4f7f\u3063": 0, "\u6ce8\u610f": 0, "\u3082\u3057\u3082": 0, "\u542b\u3093": 0, "\u30ed\u30c3\u30af": 0, "\u8868\u3057": 0, "\u5fa1\u4ee5": 0, "\u4f7f\u3046": 0, "\u30a4\u30cd\u30fc\u30d6\u30eb": [0, 5, 6, 16], "\u5225\u9014": 0, "_dff": [0, 2, 5, 6, 16], "\u4f5c\u6210": [0, 7, 16], "with": [0, 15, 16], "\u69cb\u6587": [0, 15, 16], "\u306b\u95a2\u3057": 0, "dff": [0, 1, 2, 3, 6, 16], "_in": [0, 2, 5, 6, 16], "enable": [0, 5, 6, 16], "proc": 0, "(clock": 0, "=clock": 0, "=\"": 0, "positive": [0, 5, 6, 13, 16], "\")": [0, 6, 13, 16], "(reg": 0, "=true": 0, "as": 0, "_if": [0, 2, 16], "(enable": 0, ".then": [0, 2], "\u30b9\u30b3\u30fc\u30d7\u30eb\u30fc\u30eb": 0, "_'": 0, "\u4f7f\u3044": 0, "\u307e\u308f\u3057": 0, "\u554f\u984c": 0, "\u666e\u901a": 0, "\u5909\u6570": [0, 6, 9, 16], "ok": 0, "_assign": [0, 2, 6, 9], "(q": 0, "rising": 0, "_edge": [0, 5, 16], "then": [0, 16], "reg": [0, 6, 9, 11, 16], "always": [0, 16], "posedge": 0, "\u30ea\u30bb\u30c3\u30c8": [0, 5, 6, 16], "\u7e70\u308a\u8fd4\u3059": 0, "\u5f8c\u8ff0": 0, "\u305f\u307b\u3046": 0, "\u7c21\u5358": 0, "~~": 0, "-ff\u7528": 0, "reset": [0, 5, 6, 16], "\",": 0, "=reset": 0, "negative": [0, 5, 6, 16], "_.": 0, ".make": [0, 2], "';": 0, "elsif": 0, "negedge": 0, "'b": 0, "else": [0, 16], "\u6587\u3084": 0, "_comb": [0, 2, 6, 16], "combprocess": [0, 2, 16], "\u8fd4\u3055": 0, ".body": [0, 2], "\u30d7\u30e9\u30a4\u30aa\u30ea\u30c6\u30a3\u30a8\u30f3\u30b3\u30fc\u30c0\u30fc": 0, "otype": 0, "comb": 0, "',": 0, "=otype": 0, "if1": 0, "(a": 0, "if2": 0, "(b": 0, "if3": 0, "(c": 0, "\";": 0, "11": 0, "\u3067\u308b": 0, "\u306f\u305b": 0, "\u306a\u304a": 0, "statement": [0, 2, 16], "\u81ea\u4f53": 0, "(lhs": 0, "rhs": [0, 6, 9, 16], "blocking": [0, 16], "\u4ee3\u5165\u6587": [0, 16], "(cond": 0, "_case": [0, 2, 16], "lhs": [0, 6, 9, 16], "\u30bf\u30a4\u30d7": [0, 4, 5, 16], "\u305d\u308c\u305e\u308c": 0, "\u5de6\u8fba": 0, "\u53f3\u8fba": 0, "bool": [0, 15, 16], "true": [0, 4, 7, 11, 12, 15, 16], "\u30d6\u30ed\u30c3\u30ad\u30f3\u30b0": [0, 16], "false": [0, 6, 9, 11, 15, 16], "\u30ce\u30f3\u30d6\u30ed\u30c3\u30ad\u30f3\u30b0": [0, 16], "cond": [0, 13, 16], "if\u6587": 0, "\u6761\u4ef6": [0, 13, 16], "\u6642\u70b9": 0, "\u72b6\u614b": [0, 6, 16], ".else": [0, 2], "``": 0, "\u8fd4\u308a\u5024": [0, 8, 16], "\u30e9\u30d9\u30eb": [0, 16], "_label": [0, 2, 16], "(label": 0, "label": [0, 16], "\u30de\u30eb\u30c1\u30d7\u30ec\u30af\u30b5": 0, "\u30bb\u30ec\u30af\u30bf": 0, "sel": [0, 6, 16], "=bv2": 0, "(sel": 0, "= a": 0, "= b": 0, "= c": 0, "= d": 0, "endcase": 0, "\u8907\u6570": [0, 4, 15, 16], "\u30b0\u30eb\u30fc\u30d7": 0, "\u547c\u3076": 0, "\u8868\u3055": 0, "\u30a4\u30f3\u30c7\u30f3\u30c8": [0, 15, 16], "\u304a\u308a": 0, "\u4e00\u898b\u3057": 0, "\u3068\u308f\u304b\u308a": 0, "\u3084\u3059\u3044": 0, "\u53ef\u8aad": 0, "\u60aa\u3044": 0, "\u305d\u3053\u3067": 0, "\uff0cpython": 0, "var": [0, 2, 6, 16], "\u7d42\u308f\u3063": 0, "\u59cb\u307e\u308a": 0, "\u7d9a\u304f\u6587": 0, "\u7d42\u4e86": 0, "\u7d42\u308f\u308a": 0, "\u30bf\u30a4\u30df\u30f3\u30b0": 0, "\u7279\u5b9a": 0, "\u51e6\u7406": 0, "\u30d5\u30a1\u30a4\u30eb": 0, "\u30aa\u30fc\u30d7\u30f3": 0, "\u30af\u30ed\u30fc\u30ba": 0, "\u76ee\u7684": [0, 7, 16], "\u3053\u3053": 0, "\u305f\u3060": 0, "\u5f8c\u534a": 0, "\u306e\u307f": 0, "\u6709\u52b9": 0, "\u3053\u3053\u3067": [0, 4, 16], "\u7279\u306b": 0, "\u5236\u7d04": 0, "\u81ea\u7531": [0, 4, 16], "\u4ed8\u3051": 0, "\u3088\u3044": 0, "\u30cd\u30b9\u30c8": 0, "\u3068\u304b\u3048\u3063": 0, "\u5206\u304b\u308a": 0, "\u3065\u3089\u3044": 0, "\u306b\u3059\u3079": 0, "\u306b\u3057": 0, "\u3057\u307e": 0, "\u3084\u308a": 0, "\u793a\u3059": 0, "..": 0, "block": [0, 6, 16], "(x": 0, "(y": 0, ".process": [0, 2], ".asyncctl": [0, 2], "ifstmt": 0, "casestmt": 0, "\u7d44\u307f\u5408\u308f": 0, "\u305b\u308b": 0, "\u5408\u6210": [0, 1], "\u65b9\u6cd5": 0, "\u5c11\u3057": 0, "\u7169\u96d1": 0, "\u3088\u304f": 0, "\u62e1\u5f35": [0, 7, 16], "\u7528\u610f": [0, 4, 15, 16], "\u3066\u308b": 0, "\u3059\u3079": 0, "-gen": 0, "\u4ee5\u5916": [0, 15, 16], "\u5bb9\u6613": 0, "\u884c\u3048\u308b": 0, "dattype": 0, "\u30a2\u30af\u30c6\u30a3\u30d6\u30a8\u30c3\u30b8": [0, 5, 6, 16], "_val": [0, 4, 5, 6, 16], "\u3046\u3061": 0, "\u306e\u3044\u305a\u308c": 0, "\u4e00\u65b9": [0, 6, 16], "\u7aef\u5b50": 0, "\u672a\u63a5": 0, "\u305d\u308c": 0, "\u6587\u5b57\u5217": [0, 5, 6, 13, 15, 16], "\u4e0e\u3048\u308b": 0, "\u7acb\u3061\u4e0a\u304c\u308a": 0, "\u30a8\u30c3\u30b8": 0, "\u7acb\u3061\u4e0b\u304c\u308a": 0, "\u7701\u7565\u6642": 0, "\u307f\u306a\u3059": 0, "\u529b\u7aef\u5b50": 0, ".data": [0, 2, 4, 5, 6, 7], ".clock": [0, 2], ".reset": [0, 2], ".enable": [0, 2], ".q": [0, 2], "_test": 0, "_out": 0, "=data": 0, "\u3082\u3064": 0, "\u8868\u5f15\u304d": 0, "_lut": [0, 2, 6, 10, 16], "_bw": [0, 6, 10, 16], "int": [0, 4, 5, 6, 7, 8, 10, 15, 16], "list": [0, 4, 7, 10, 15, 16], "\u30ea\u30b9\u30c8": [0, 4, 6, 7, 9, 10, 15, 16], "\u51fa\u529b\u5024": [0, 10, 16], "\u306a\u3093": 0, "\u6b63\u3057\u304f": 0, "\u306f\u3059\u3079\u3066": 0, "\u6b63\u5f53\u6027": 0, "\u691c\u8a3c": 0, "\u4e0e\u3048": 0, "\u306a\u304b\u3063": 0, "lut": [0, 1, 2, 3, 16], "_data": [0, 2, 10, 16], "(ival": 0, "oval": 0, "ival": 0, "\u306f\u305d\u308c\u305e\u308c": 0, "\u30d3\u30c3\u30c8\u30a2\u30c9\u30ec\u30b9\u30c7\u30b3\u30fc\u30c0\u30fc": 0, "ibw": 0, "obw": 0, "(ibw": 0, "(obw": 0, "=input": 0, "=output": 0, "(input": [0, 10, 16], "=ibw": 0, "for": 0, "range": 0, "):": 0, "indata": [0, 10, 16], "=i": 0, "outdata": [0, 10, 16], "=(": 0, "< i": 0, "(indata": 0, "(lut": 0, ".input": [0, 2], "(output": 0, ".output": [0, 2], "when": 0, "others": 0, "null": 0, "default": [0, 6, 16], ";;": 0, "\u30e2\u30b8\u30e5\u30fc\u30eb": [1, 13, 16], "\u6700\u7d42\u7684": 1, "/vhdl": 1, "\u5f97\u308b": [1, 4, 16], "\u4f7f\u3044\u65b9": 1, "\u30c7\u30fc\u30bf": [1, 4, 5, 6, 7, 10, 16], "\u69cb\u6210": [1, 6, 9, 16], "\u8981\u7d20": [1, 4, 6, 9, 15, 16], "\u62e1\u5f35\u578b": 1, "inst": [1, 2, 3, 16], "verilogwriter": [1, 2, 3, 8, 10, 16], "vhdlwriter": [1, 2, 3, 8, 10, 16], "writerbase": [1, 2, 3, 13, 14, 16], "\u7d22\u5f15": 1, "\u691c\u7d22": 1, "\u30da\u30fc\u30b8": 1, "file": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], ".py": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "author": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "yusuke": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "matsunaga": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "\u677e\u6c38": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "\u88d5\u4ecb": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "copyright": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "rights": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "reserved": [4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16], "rtlgen": [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15], "\u57fa\u672c": [4, 9, 16], "\u7b26\u53f7\u7121": [4, 16], "\u540c\u7a2e": [4, 16], "\u96c6\u3081": [4, 16], "\u7c21\u4fbf": [4, 16], "\u3042\u3089\u304b\u3058\u3081": [4, 16], "msb": [4, 16], "lsb": [4, 16], "\u56fa\u5b9a": [4, 16], "class": [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "subtype": [4, 16], "\u30d9\u30fc\u30b9\u30af\u30e9\u30b9": [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "sizedtype": [2, 4, 16], "array": [4, 16], "--": [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "\u30b5\u30a4\u30ba": [4, 16], "property": [4, 5, 6, 7, 8, 9, 10, 11, 12, 16], "_array": [2, 4, 16], "_bit": [2, 4, 16], "bitvector": [4, 16], "\u30d9\u30af\u30bf\u30b5\u30a4\u30ba": [4, 16], "object": [4, 6, 7, 9, 15, 16], "static": [4, 7, 13, 15, 16], "\u8981\u7d20\u6570": [4, 6, 16], "bitlen": [4, 16], "max": [4, 16], "\u6700\u5927\u5024": [4, 16], "\u8a08\u7b97": [4, 15, 16], "\u623b\u308a\u5024": [4, 6, 7, 8, 9, 12, 13, 16], "float": [4, 16], "floattype": [2, 4, 16], "integer": [4, 7, 16], "integertype": [2, 4, 16], "_float": [2, 4, 16], "_integer": [2, 4, 16], "_record": [2, 4, 16], "record": [4, 16], "_signedbitvector": [2, 4, 16], "signedbitvector": [4, 16], "rdict": [4, 16], "dict": [4, 16], "\u8f9e\u66f8": [4, 16], "signed": [4, 16], "\u500b\u3005": [4, 16], "\u8907\u5408": [4, 16], "\u5b9f\u88c5": [4, 15, 16], "\u90fd\u5408": [4, 16], "\u898f\u5247": [4, 16], "_name": [2, 4, 9, 11, 12, 16], "none": [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "\u6301\u3064\u578b": [4, 16], "\u5171\u901a": [4, 16], "\u57fa\u5e95": [4, 7, 9, 12, 16], ".dff": [2, 5], "parent": [5, 8, 9, 10, 16], "=none": [5, 6, 16], "=<": [5, 6, 7, 16], ".bittype": [5, 6, 7, 16], "'>": [5, 6, 16], "-ff": [5, 16], "\u30aa\u30d7\u30b7\u30e7\u30ca\u30eb": [5, 16], "\u30cd\u30c3\u30c8": [5, 6, 7, 8, 9, 10, 11, 12, 16], "_delay": [2, 5, 6, 16], "self": [5, 10, 13, 14, 16], "delay": [5, 6, 16], "\u9045\u5ef6": [5, 6, 16], "\u30e6\u30cb\u30c3\u30c8": [5, 6, 16], "\u9045\u5ef6\u5024": [5, 6, 16], ".entity": [2, 6], "+architecture": [6, 16], "\u30dd\u30fc\u30c8": [6, 8, 11, 12, 16], "\u30a2\u30a4\u30c6\u30e0": [6, 16], "\u30d7\u30ed\u30bb\u30b9": [6, 16], "\"/": [6, 16], "\u7d44\u307f\u5408\u308f\u305b": [6, 16], "\u56de\u8def": [6, 16], "\u30a8\u30f3\u30c6\u30a3\u30c6\u30a3": [6, 8, 16], "\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9": [6, 8, 9, 16], "_linear": [2, 6, 16], "_fsm": [2, 6, 16], "start": [6, 7, 12, 16], "\u7dda\u5f62": [6, 16], "\u9077\u79fb": [6, 16], "\u6709\u9650": [6, 16], "\u6a5f\u68b0": [6, 16], "param": [6, 16], "running": [6, 16], "'negative": [6, 16], "\u30b9\u30bf\u30fc\u30c8": [6, 16], "\u30d5\u30e9\u30b0": [6, 15, 16], "log": [6, 16], "_k": [6, 16], "count": [6, 16], "\u30ab\u30a6\u30f3\u30c8": [6, 16], "k\u500b": [6, 16], "state": [6, 16], "\u4e00\u3064": [6, 16], "idle": [6, 16], "\u56de\u9077": [6, 16], "\u623b\u308b": [6, 16], "\u306b\u3044\u308b": [6, 16], "\u30a2\u30b5\u30fc\u30c8": [6, 16], "_mux": [2, 6, 16], "mux": [6, 16], "\u6c7a\u307e\u308b": [6, 16], "\u4ed6\u65b9": [6, 16], "\u88dc\u6b63": [6, 16], "_var": [2, 6, 9, 16], "pos": [6, 8, 16], "\u756a\u76ee": [6, 8, 16], "\u4f4d\u7f6e": [6, 7, 8, 15, 16], "namedstatementblock": [2, 6, 16], "rise": [6, 8, 16], "asserterror": [6, 8, 16], "_gen": [2, 6, 8, 10, 13, 16], "\u524d\u4ed8": [6, 16], "\u30d6\u30ed\u30c3\u30af\u30ea\u30b9\u30c8": [6, 16], "\u30b8\u30a7\u30cd\u30ec\u30fc\u30bf\u30fc": [6, 8, 16], "\u5de6\u8fba\u5f0f": [6, 16], "\u53f3\u8fba\u5f0f": [6, 16], "cont": [6, 16], "\u7d99\u7d9a": [6, 9, 16], "\u4ee3\u5165": [6, 9, 16], "\u30b8\u30a7\u30cd\u30ec\u30fc\u30bf": [6, 16], "_clock": [2, 6, 16], "_reset": [2, 6, 16], "find": [6, 16], "\u898b\u3064\u304b\u3089": [6, 16], "gen": [6, 8, 10, 16], "_set": [6, 16], "_verilog": [2, 6, 8, 10, 13, 16], "writer": [6, 8, 10, 13, 15, 16], "_names": [2, 6, 16], "_template": [6, 16], "\u3064\u3051\u308b": [6, 16], "string": [6, 11, 12, 16], "\u30c6\u30f3\u30d7\u30ec\u30fc\u30c8": [6, 16], "\u8981\u7d20\u540d": [6, 16], "\u6587\u5b57": [6, 7, 11, 12, 13, 16], "format": [6, 16], "\u7f6e\u304d\u63db\u3048": [6, 16], "\u6570\u5024": [6, 16], "\u30cd\u30c3\u30c8\u30ea\u30b9\u30c8": [6, 16], "\u30dd\u30fc\u30c8\u30ea\u30b9\u30c8": [6, 8, 16], "_block": [2, 6, 16], "\u767b\u9332": [6, 16], "_item": [2, 6, 16], "set": [6, 7, 9, 11, 12, 16], "_default": [2, 6, 16], "\u8a2d\u5b9a": [6, 11, 12, 16], "write": [2, 6, 13, 14, 15, 16], "fout": [6, 13, 14, 15, 16], "\u5185\u5bb9": [6, 9, 13, 14, 16], "_object": [6, 13, 14, 15, 16], "\u51fa\u529b\u5148": [6, 13, 14, 15, 16], "\u30d5\u30a1\u30a4\u30eb\u30aa\u30d6\u30b8\u30a7\u30af\u30c8": [6, 13, 14, 16], "_vhdl": [2, 6, 8, 10, 14, 16], ".expr": [2, 7], "binaryop": [2, 7, 16], "op": [7, 16], "opbase": [2, 7, 16], "\u4e8c\u9805\u6f14": [7, 16], "\u7b97\u5b50": [7, 16], "optype": [2, 7, 16], "\u7b2c\u4e00": [7, 16], "\u30aa\u30da\u30e9\u30f3\u30c9": [7, 16], "operand": [7, 16], "_str": [2, 7, 11, 12, 13, 16], "bitselect": [2, 7, 16], "primary": [7, 16], "\u5bfe\u8c61": [7, 13, 16], "\u30a4\u30f3\u30c7\u30c3\u30af\u30b9": [7, 16], "constant": [2, 7, 16], "_value": [2, 7, 16], "(true": [7, 16], "|false": [7, 16], "value": [7, 12, 16], "\u9069\u7528": [7, 16], "\u7279\u6b8a": [7, 16], "_ref": [2, 7, 16], "ref": [7, 16], "coerce": [7, 16], "other": [7, 16], "\u5909\u63db": [7, 16], "del": [7, 16], "_simple": [2, 7, 11, 12, 16], "\u5358\u7d14": [7, 11, 12, 15, 16], "bitwise": [7, 16], "_land": [2, 7, 16], "_lnot": [2, 7, 16], "not": [7, 16], "unaryop": [2, 7, 16], "_lor": [2, 7, 16], "\u4e0d\u7b49\u4fa1": [7, 16], "_one": [2, 7, 16], "_zero": [2, 7, 16], "rep": [7, 16], "\u7e70\u308a\u8fd4\u3057\u6570": [7, 16], "multiconcat": [2, 7, 16], "needs": [7, 11, 12, 16], "partselect": [2, 7, 16], "\u6700\u521d": [7, 16], "\u53c2\u7167\u5143": [7, 16], "(exprhandle": [7, 16], "\u53c2\u7167\u6570": [7, 16], "exprhandle": [2, 7, 16], "\u4fdd\u6301": [7, 16], "\u30bb\u30c3\u30c8": [7, 9, 16], "intconstant": [2, 7, 16], "names": [7, 12, 16], "qualname": [7, 12, 16], "boundary": [7, 12, 16], "enum": [7, 12, 16], "\u5217\u6319": [7, 12, 16], "bsel": [7, 16], "compl": [7, 16], "div": [7, 16], "eq": [7, 16], "land": [7, 16], "le": [7, 16], "lnot": [7, 16], "lor": [7, 16], "lsft": [7, 16], "lt": [7, 16], "mod": [7, 16], "mul": [7, 16], "ne": [7, 16], "psel": [7, 16], "rand": [7, 16], "rnand": [7, 16], "rnor": [7, 16], "ror": [7, 16], "rsel": [7, 16], "rsft": [7, 16], "rxnor": [7, 16], "rxor": [7, 16], "sub": [7, 16], "\u5411\u304d": [7, 16], "\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9": [8, 16], ".inst": [2, 8], "-dl": [8, 10, 16], "\u5916\u5074": [8, 16], ")\u3001": [8, 16], "\u5185\u5074": [8, 16], "\u30bf\u30d7\u30eb": [8, 16], ".item": [2, 9], "rtl": [9, 16], "\u7d99\u627f": [9, 15, 16], "\u81ea\u8eab": [9, 16], "_cont": [2, 9, 16], "lookuptable": [10, 16], ".lut": [2, 10], "lookup": [10, 16], "table": [10, 16], "\u5165\u529b\u5024": [10, 16], ".net": [2, 11], ".port": [2, 12], "porttype": [2, 12, 16], "\u8868\u8a18": [12, 16], "_writer": [2, 13, 14], ".verilog": [2, 13], "verilogmodule": [2, 13, 16], "writeblock": [2, 13, 15, 16], "on": [13, 15, 16], "_enter": [2, 13, 15, 16], "_exit": [2, 13, 15, 16], "sig": [13, 16], "pol": [13, 16], "if": [13, 16], "\u4fe1\u53f7\u7dda": [13, 16], "(\"": [13, 16], "\"negative": [13, 16], "_to": [2, 13, 16], "edge": [13, 16], "\u30bb\u30f3\u30b7\u30c6\u30a3\u30d6\u30a8\u30c3\u30b8": [13, 16], "\"posiedge": [13, 16], "\"negedge": [13, 16], "_module": [2, 13, 16], "_footer": [2, 13, 16], "\u30d5\u30c3\u30bf": [13, 16], "_header": [2, 13, 16], "\u30d8\u30c3\u30c0": [13, 16], "_mgr": [2, 13], "(itemmgr": [13, 16], ".vhdl": [2, 14], ".writer": [2, 15], "_base": [2, 15], "simpleblock": [2, 15, 16], "prefix": [15, 16], "suffix": [15, 16], "\u7ba1\u7406": [15, 16], "\u4ed5\u4e8b": [15, 16], "\u9069\u5207": [15, 16], "\u4fdd\u3064": [15, 16], "\u5165\u3063": [15, 16], "\u629c\u3051\u308b": [15, 16], "\u51fa\u529b\u7528": [15, 16], "calc": [15, 16], "_tab": [2, 15, 16], "lines": [15, 16], "\u30bf\u30d6": [15, 16], "\u5408\u308f\u305b": [15, 16], "\u5148\u982d": [15, 16], "\u5b57\u4e0b\u3052": [15, 16], "dec": [15, 16], "_indent": [2, 15, 16], "\u5b57\u4e0b\u3052\u91cf": [15, 16], "\u6e1b\u3089": [15, 16], "inc": [15, 16], "\u5897\u3084\u3059": [15, 16], "_line": [2, 15, 16], "line": [15, 16], "no": [15, 16], "_nl": [2, 15, 16], "\u4e00\u884c\u5206": [15, 16], "\u6539\u884c": [15, 16], "\u6291\u6b62": [15, 16], "\u884c\u308f": [15, 16], "_lines": [2, 15, 16], "last": [15, 16], "_end": [15, 16], "\u30d5\u30a3\u30fc\u30eb\u30c9": [15, 16], "\u958b\u59cb": [15, 16], "\u63c3\u3048": [15, 16], "elem": [15, 16], "\u7d42\u7aef": [15, 16], "\u6700\u5f8c": [15, 16], "package": [1, 2], "submodules": 2, ".cont": 2, "contassign": [2, 16], ".lhs": 2, ".rhs": 2, ".is": 2, ".subtype": 2, ".array": 2, ".bitlen": 2, ".float": 2, ".integer": 2, ".record": 2, ".size": 2, ".block": 2, ".default": 2, ".find": 2, ".gen": 2, ".name": 2, ".reg": 2, ".set": 2, ".var": 2, ".write": 2, ".get": 2, ".operand": 2, ".index": 2, ".primary": 2, ".src": 2, ".value": 2, ".coerce": 2, ".concat": 2, ".del": 2, ".extension": 2, ".multi": 2, ".needs": 2, ".part": 2, ".ref": 2, ".sign": 2, ".val": 2, ".rep": 2, ".op": 2, ".and": 2, ".bsel": 2, ".compl": 2, ".div": 2, ".eq": 2, ".land": 2, ".le": 2, ".lnot": 2, ".lor": 2, ".lsft": 2, ".lt": 2, ".mod": 2, ".mul": 2, ".nand": 2, ".ne": 2, ".nor": 2, ".not": 2, ".or": 2, ".psel": 2, ".rand": 2, ".rnand": 2, ".rnor": 2, ".ror": 2, ".rsel": 2, ".rsft": 2, ".rxnor": 2, ".rxor": 2, ".sub": 2, ".xnor": 2, ".xor": 2, ".direction": 2, ".left": 2, ".right": 2, "itemmgr": [2, 16], ".lfsm": 2, ".mux": 2, ".inout": 2, ".rtlerror": 2, "rtlerror": [2, 16], ".statement": 2, "assignbase": [2, 16], "blockingassign": [2, 16], ".type": 2, "casestatement": [2, 16], ".case": 2, ".cond": 2, "ifstatement": [2, 16], "nonblockingassign": [2, 16], "statementblock": [2, 16], "_null": [2, 16], "stmtcontext": [2, 16], "stmttype": [2, 16], ".blockingassign": 2, ".casestatement": 2, ".ifstatement": 2, ".nonblockingassign": 2, ".statementblock": 2, ".whilestatement": 2, ".on": 2, ".edge": 2, ".calc": 2, ".dec": 2, ".inc": 2, "contents": 2, "\u8fba\u5f0f": 16, "get": 16, "top": 16, "lfsm": 16, "\u30d7\u30ed\u30b0\u30e9\u30e0": 16, "\u30bb\u30f3\u30b7\u30c6\u30a3\u30d3\u30c6\u30a3\u30ea\u30b9\u30c8": 16, "\"positive": 16, "\u4f5c\u3089": 16, "stmt": 16, "\u30b9\u30c6\u30fc\u30c8\u30e1\u30f3\u30c8": 16, "\u552f\u4e00": 16, "\u5f79\u76ee": 16, "\u5225\u540d": 16, "\u8ad6\u7406": 16, "exception": 16, "message": 16, "\u4f8b\u5916": 16, "case": 16, "\u6761\u4ef6\u5f0f": 16, ":return": 16, "\u30b3\u30f3\u30c6\u30ad\u30b9\u30c8\u30de\u30cd\u30fc\u30b8\u30e3": 16, "whilestatement": 16}, "objects": {"": [[16, 0, 0, "-", "rtlgen"]], "rtlgen": [[16, 0, 0, "-", "cont_assign"], [16, 0, 0, "-", "data_type"], [16, 0, 0, "-", "dff"], [16, 0, 0, "-", "entity"], [16, 0, 0, "-", "entity_mgr"], [16, 0, 0, "-", "expr"], [16, 0, 0, "-", "inst"], [16, 0, 0, "-", "item"], [16, 0, 0, "-", "item_mgr"], [16, 0, 0, "-", "lfsm"], [16, 0, 0, "-", "lut"], [16, 0, 0, "-", "mux"], [16, 0, 0, "-", "net"], [16, 0, 0, "-", "port"], [16, 0, 0, "-", "process"], [16, 0, 0, "-", "rtlerror"], [16, 0, 0, "-", "statement"], [16, 0, 0, "-", "var"], [16, 0, 0, "-", "verilog_writer"], [16, 0, 0, "-", "vhdl_writer"], [16, 0, 0, "-", "writer_base"]], "rtlgen.cont_assign": [[16, 1, 1, "", "ContAssign"]], "rtlgen.cont_assign.ContAssign": [[16, 2, 1, "", "lhs"], [16, 2, 1, "", "rhs"]], "rtlgen.data_type": [[16, 1, 1, "", "ArrayType"], [16, 1, 1, "", "BitType"], [16, 1, 1, "", "BitVectorType"], [16, 1, 1, "", "DataType"], [16, 1, 1, "", "FloatType"], [16, 1, 1, "", "IntegerType"], [16, 1, 1, "", "RecordType"], [16, 1, 1, "", "SignedBitVectorType"], [16, 1, 1, "", "SizedType"]], "rtlgen.data_type.ArrayType": [[16, 2, 1, "", "is_array_type"], [16, 2, 1, "", "subtype"]], "rtlgen.data_type.BitType": [[16, 2, 1, "", "is_bit_type"]], "rtlgen.data_type.BitVectorType": [[16, 2, 1, "", "is_bitvector_type"]], "rtlgen.data_type.DataType": [[16, 3, 1, "", "array_type"], [16, 3, 1, "", "bit_type"], [16, 3, 1, "", "bitlen"], [16, 3, 1, "", "bitvector_type"], [16, 3, 1, "", "float_type"], [16, 3, 1, "", "integer_type"], [16, 2, 1, "", "is_array_type"], [16, 2, 1, "", "is_bit_type"], [16, 2, 1, "", "is_bitvector_type"], [16, 2, 1, "", "is_float_type"], [16, 2, 1, "", "is_integer_type"], [16, 2, 1, "", "is_record_type"], [16, 2, 1, "", "is_signedbitvector_type"], [16, 3, 1, "", "record_type"], [16, 3, 1, "", "signed_bitvector_type"]], "rtlgen.data_type.FloatType": [[16, 2, 1, "", "is_float_type"]], "rtlgen.data_type.IntegerType": [[16, 2, 1, "", "is_integer_type"]], "rtlgen.data_type.RecordType": [[16, 2, 1, "", "is_record_type"], [16, 2, 1, "", "record_list"], [16, 3, 1, "", "record_type"]], "rtlgen.data_type.SignedBitVectorType": [[16, 2, 1, "", "is_signedbitvector_type"]], "rtlgen.data_type.SizedType": [[16, 2, 1, "", "size"]], "rtlgen.dff": [[16, 1, 1, "", "Dff"], [16, 4, 1, "", "add_delay"], [16, 4, 1, "", "add_dff"]], "rtlgen.dff.Dff": [[16, 2, 1, "", "data_in"], [16, 2, 1, "", "enable"], [16, 2, 1, "", "output"], [16, 2, 1, "", "q"], [16, 2, 1, "", "reset"]], "rtlgen.entity": [[16, 1, 1, "", "Entity"]], "rtlgen.entity.Entity": [[16, 3, 1, "", "add_clocked_process"], [16, 3, 1, "", "add_comb_process"], [16, 3, 1, "", "add_delay"], [16, 3, 1, "", "add_dff"], [16, 3, 1, "", "add_inout_port"], [16, 3, 1, "", "add_input_port"], [16, 3, 1, "", "add_inst"], [16, 3, 1, "", "add_linear_fsm"], [16, 3, 1, "", "add_lut"], [16, 3, 1, "", "add_mux2"], [16, 3, 1, "", "add_net"], [16, 3, 1, "", "add_output_port"], [16, 3, 1, "", "add_var"], [16, 3, 1, "", "block"], [16, 2, 1, "", "block_gen"], [16, 2, 1, "", "block_num"], [16, 3, 1, "", "connect"], [16, 2, 1, "", "cont_assign_gen"], [16, 2, 1, "", "cont_assign_num"], [16, 2, 1, "", "default_clock"], [16, 2, 1, "", "default_clock_pol"], [16, 2, 1, "", "default_reset"], [16, 2, 1, "", "default_reset_pol"], [16, 3, 1, "", "find_port"], [16, 3, 1, "", "gen_entity_sub"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "item"], [16, 2, 1, "", "item_gen"], [16, 2, 1, "", "item_num"], [16, 3, 1, "", "make_names"], [16, 2, 1, "", "name"], [16, 3, 1, "", "net"], [16, 2, 1, "", "net_gen"], [16, 2, 1, "", "net_num"], [16, 3, 1, "", "port"], [16, 2, 1, "", "port_gen"], [16, 2, 1, "", "port_num"], [16, 3, 1, "", "reg_block"], [16, 3, 1, "", "reg_item"], [16, 3, 1, "", "set_default_clock"], [16, 3, 1, "", "set_default_reset"], [16, 3, 1, "", "var"], [16, 2, 1, "", "var_gen"], [16, 2, 1, "", "var_num"], [16, 3, 1, "", "write_verilog"], [16, 3, 1, "", "write_vhdl"]], "rtlgen.entity_mgr": [[16, 1, 1, "", "EntityMgr"]], "rtlgen.entity_mgr.EntityMgr": [[16, 3, 1, "", "add_entity"], [16, 2, 1, "", "entity_gen"], [16, 3, 1, "", "get_entity_list"]], "rtlgen.expr": [[16, 1, 1, "", "BinaryOp"], [16, 1, 1, "", "BitSelect"], [16, 1, 1, "", "Concat"], [16, 1, 1, "", "Constant"], [16, 1, 1, "", "Expr"], [16, 1, 1, "", "ExprHandle"], [16, 1, 1, "", "IntConstant"], [16, 1, 1, "", "MultiConcat"], [16, 1, 1, "", "OpBase"], [16, 1, 1, "", "OpType"], [16, 1, 1, "", "PartSelect"], [16, 1, 1, "", "UnaryOp"]], "rtlgen.expr.BinaryOp": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "operand1"], [16, 2, 1, "", "operand2"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.expr.BitSelect": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "index"], [16, 2, 1, "", "primary"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.expr.Concat": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "src_list"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.expr.Constant": [[16, 3, 1, "", "bit_value"], [16, 2, 1, "", "data_type"], [16, 2, 1, "", "value"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.expr.Expr": [[16, 3, 1, "", "add_ref"], [16, 3, 1, "", "bit_select"], [16, 3, 1, "", "coerce"], [16, 3, 1, "", "concat"], [16, 3, 1, "", "del_ref"], [16, 3, 1, "", "extension"], [16, 3, 1, "", "is_simple"], [16, 3, 1, "", "make_add"], [16, 3, 1, "", "make_and"], [16, 3, 1, "", "make_constant"], [16, 3, 1, "", "make_div"], [16, 3, 1, "", "make_eq"], [16, 3, 1, "", "make_ge"], [16, 3, 1, "", "make_gt"], [16, 3, 1, "", "make_intconstant"], [16, 3, 1, "", "make_land"], [16, 3, 1, "", "make_le"], [16, 3, 1, "", "make_lnot"], [16, 3, 1, "", "make_lor"], [16, 3, 1, "", "make_lsft"], [16, 3, 1, "", "make_lt"], [16, 3, 1, "", "make_mod"], [16, 3, 1, "", "make_mul"], [16, 3, 1, "", "make_nand"], [16, 3, 1, "", "make_ne"], [16, 3, 1, "", "make_nor"], [16, 3, 1, "", "make_not"], [16, 3, 1, "", "make_one"], [16, 3, 1, "", "make_or"], [16, 3, 1, "", "make_rsft"], [16, 3, 1, "", "make_sub"], [16, 3, 1, "", "make_uminus"], [16, 3, 1, "", "make_xnor"], [16, 3, 1, "", "make_xor"], [16, 3, 1, "", "make_zero"], [16, 3, 1, "", "multi_concat"], [16, 2, 1, "", "needs_net"], [16, 3, 1, "", "part_select"], [16, 2, 1, "", "ref0"], [16, 2, 1, "", "ref_list"], [16, 2, 1, "", "ref_num"], [16, 3, 1, "", "sign_extension"]], "rtlgen.expr.ExprHandle": [[16, 3, 1, "", "set"], [16, 2, 1, "", "val"]], "rtlgen.expr.MultiConcat": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "rep_num"], [16, 2, 1, "", "src_list"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.expr.OpBase": [[16, 2, 1, "", "op_type"]], "rtlgen.expr.OpType": [[16, 5, 1, "", "ADD"], [16, 5, 1, "", "AND"], [16, 5, 1, "", "BSEL"], [16, 5, 1, "", "COMPL"], [16, 5, 1, "", "DIV"], [16, 5, 1, "", "EQ"], [16, 5, 1, "", "LAND"], [16, 5, 1, "", "LE"], [16, 5, 1, "", "LNOT"], [16, 5, 1, "", "LOR"], [16, 5, 1, "", "LSFT"], [16, 5, 1, "", "LT"], [16, 5, 1, "", "MOD"], [16, 5, 1, "", "MUL"], [16, 5, 1, "", "NAND"], [16, 5, 1, "", "NE"], [16, 5, 1, "", "NOR"], [16, 5, 1, "", "NOT"], [16, 5, 1, "", "OR"], [16, 5, 1, "", "PSEL"], [16, 5, 1, "", "RAND"], [16, 5, 1, "", "RNAND"], [16, 5, 1, "", "RNOR"], [16, 5, 1, "", "ROR"], [16, 5, 1, "", "RSEL"], [16, 5, 1, "", "RSFT"], [16, 5, 1, "", "RXNOR"], [16, 5, 1, "", "RXOR"], [16, 5, 1, "", "SUB"], [16, 5, 1, "", "XNOR"], [16, 5, 1, "", "XOR"]], "rtlgen.expr.PartSelect": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "direction"], [16, 2, 1, "", "left"], [16, 2, 1, "", "primary"], [16, 2, 1, "", "right"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.expr.UnaryOp": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "operand1"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.inst": [[16, 1, 1, "", "Inst"], [16, 4, 1, "", "add_inst"]], "rtlgen.inst.Inst": [[16, 2, 1, "", "entity"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "is_inst"], [16, 3, 1, "", "port"], [16, 2, 1, "", "port_gen"], [16, 2, 1, "", "port_num"]], "rtlgen.item": [[16, 1, 1, "", "Item"]], "rtlgen.item.Item": [[16, 3, 1, "", "add_cont_assign"], [16, 3, 1, "", "add_net"], [16, 3, 1, "", "add_var"], [16, 2, 1, "", "is_inst"], [16, 2, 1, "", "name"], [16, 3, 1, "", "set_name"]], "rtlgen.item_mgr": [[16, 1, 1, "", "ItemMgr"]], "rtlgen.item_mgr.ItemMgr": [[16, 3, 1, "", "add_net"], [16, 3, 1, "", "add_var"], [16, 3, 1, "", "block"], [16, 2, 1, "", "block_gen"], [16, 2, 1, "", "block_num"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "item"], [16, 2, 1, "", "item_gen"], [16, 2, 1, "", "item_num"], [16, 3, 1, "", "make_names"], [16, 2, 1, "", "name"], [16, 3, 1, "", "net"], [16, 2, 1, "", "net_gen"], [16, 2, 1, "", "net_num"], [16, 3, 1, "", "reg_block"], [16, 3, 1, "", "reg_item"], [16, 3, 1, "", "reg_name"], [16, 3, 1, "", "var"], [16, 2, 1, "", "var_gen"], [16, 2, 1, "", "var_num"]], "rtlgen.lfsm": [[16, 4, 1, "", "add_linear_fsm"]], "rtlgen.lut": [[16, 1, 1, "", "Lut"], [16, 4, 1, "", "add_lut"]], "rtlgen.lut.Lut": [[16, 3, 1, "", "add_data"], [16, 2, 1, "", "data_gen"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "input"], [16, 2, 1, "", "output"]], "rtlgen.mux": [[16, 4, 1, "", "add_mux2"]], "rtlgen.net": [[16, 1, 1, "", "Net"]], "rtlgen.net.Net": [[16, 2, 1, "", "data_type"], [16, 3, 1, "", "is_simple"], [16, 2, 1, "", "name"], [16, 2, 1, "", "needs_net"], [16, 2, 1, "", "reg_type"], [16, 3, 1, "", "set_name"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.port": [[16, 1, 1, "", "InoutPort"], [16, 1, 1, "", "InputPort"], [16, 1, 1, "", "OutputPort"], [16, 1, 1, "", "Port"], [16, 1, 1, "", "PortType"]], "rtlgen.port.InoutPort": [[16, 2, 1, "", "is_inout"], [16, 2, 1, "", "is_output"], [16, 2, 1, "", "port_type"]], "rtlgen.port.InputPort": [[16, 2, 1, "", "is_input"], [16, 2, 1, "", "port_type"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.port.OutputPort": [[16, 2, 1, "", "is_output"], [16, 2, 1, "", "port_type"]], "rtlgen.port.Port": [[16, 2, 1, "", "data_type"], [16, 2, 1, "", "is_inout"], [16, 2, 1, "", "is_input"], [16, 2, 1, "", "is_output"], [16, 3, 1, "", "is_simple"], [16, 2, 1, "", "name"], [16, 2, 1, "", "needs_net"], [16, 3, 1, "", "set_name"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.port.PortType": [[16, 5, 1, "", "INOUT"], [16, 5, 1, "", "INPUT"], [16, 5, 1, "", "OUTPUT"]], "rtlgen.process": [[16, 1, 1, "", "ClockedProcess"], [16, 1, 1, "", "CombProcess"], [16, 1, 1, "", "Process"], [16, 4, 1, "", "add_clocked_process"], [16, 4, 1, "", "add_comb_process"]], "rtlgen.process.ClockedProcess": [[16, 3, 1, "", "add_async_stmt"], [16, 3, 1, "", "add_body_stmt"], [16, 2, 1, "", "asyncctl"], [16, 3, 1, "", "asyncctl_body"], [16, 2, 1, "", "asyncctl_pol"], [16, 3, 1, "", "body"], [16, 2, 1, "", "clock"], [16, 2, 1, "", "clock_pol"], [16, 3, 1, "", "gen_vhdl"], [16, 3, 1, "", "verilog_header"]], "rtlgen.process.CombProcess": [[16, 3, 1, "", "body"]], "rtlgen.process.Process": [[16, 3, 1, "", "add_body_stmt"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 3, 1, "", "process_body"], [16, 3, 1, "", "verilog_header"]], "rtlgen.rtlerror": [[16, 6, 1, "", "RtlError"]], "rtlgen.statement": [[16, 1, 1, "", "AssignBase"], [16, 1, 1, "", "BlockingAssign"], [16, 1, 1, "", "CaseStatement"], [16, 1, 1, "", "IfStatement"], [16, 1, 1, "", "NamedStatementBlock"], [16, 1, 1, "", "NonblockingAssign"], [16, 1, 1, "", "Statement"], [16, 1, 1, "", "StatementBlock"], [16, 1, 1, "", "StmtContext"], [16, 1, 1, "", "StmtType"]], "rtlgen.statement.AssignBase": [[16, 2, 1, "", "lhs"], [16, 2, 1, "", "rhs"]], "rtlgen.statement.BlockingAssign": [[16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "type"]], "rtlgen.statement.CaseStatement": [[16, 3, 1, "", "add_label"], [16, 2, 1, "", "case_gen"], [16, 2, 1, "", "cond"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "type"]], "rtlgen.statement.IfStatement": [[16, 2, 1, "", "cond"], [16, 3, 1, "", "else_body"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 3, 1, "", "then_body"], [16, 2, 1, "", "type"]], "rtlgen.statement.NamedStatementBlock": [[16, 3, 1, "", "add_net"], [16, 3, 1, "", "add_var"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "name"], [16, 3, 1, "", "net"], [16, 2, 1, "", "net_gen"], [16, 2, 1, "", "net_num"], [16, 3, 1, "", "reg_item"], [16, 3, 1, "", "var"], [16, 2, 1, "", "var_gen"], [16, 2, 1, "", "var_num"]], "rtlgen.statement.NonblockingAssign": [[16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "type"]], "rtlgen.statement.StatementBlock": [[16, 3, 1, "", "add_assign"], [16, 3, 1, "", "add_case"], [16, 3, 1, "", "add_if"], [16, 3, 1, "", "gen_verilog"], [16, 3, 1, "", "gen_vhdl"], [16, 2, 1, "", "is_null"], [16, 2, 1, "", "statement_gen"]], "rtlgen.statement.StmtType": [[16, 5, 1, "", "BlockingAssign"], [16, 5, 1, "", "CaseStatement"], [16, 5, 1, "", "IfStatement"], [16, 5, 1, "", "NonblockingAssign"], [16, 5, 1, "", "StatementBlock"], [16, 5, 1, "", "WhileStatement"]], "rtlgen.var": [[16, 1, 1, "", "Var"]], "rtlgen.var.Var": [[16, 2, 1, "", "data_type"], [16, 3, 1, "", "is_simple"], [16, 2, 1, "", "name"], [16, 3, 1, "", "set_name"], [16, 2, 1, "", "verilog_str"], [16, 2, 1, "", "vhdl_str"]], "rtlgen.verilog_writer": [[16, 1, 1, "", "VerilogModule"], [16, 1, 1, "", "VerilogWriter"], [16, 4, 1, "", "item_mgr_gen_verilog"], [16, 4, 1, "", "write_verilog"]], "rtlgen.verilog_writer.VerilogModule": [[16, 3, 1, "", "on_enter"], [16, 3, 1, "", "on_exit"]], "rtlgen.verilog_writer.VerilogWriter": [[16, 3, 1, "", "cond_str"], [16, 3, 1, "", "data_type_to_str"], [16, 3, 1, "", "edge_str"], [16, 3, 1, "", "write_module_footer"], [16, 3, 1, "", "write_module_header"]], "rtlgen.vhdl_writer": [[16, 1, 1, "", "VhdlWriter"], [16, 4, 1, "", "write_vhdl"]], "rtlgen.writer_base": [[16, 1, 1, "", "SimpleBlock"], [16, 1, 1, "", "WriteBlock"], [16, 1, 1, "", "WriterBase"]], "rtlgen.writer_base.SimpleBlock": [[16, 3, 1, "", "on_enter"], [16, 3, 1, "", "on_exit"]], "rtlgen.writer_base.WriterBase": [[16, 3, 1, "", "calc_tab_list"], [16, 3, 1, "", "dec_indent"], [16, 3, 1, "", "inc_indent"], [16, 3, 1, "", "write_line"], [16, 3, 1, "", "write_lines"], [16, 3, 1, "", "write_nl"]]}, "objtypes": {"0": "py:module", "1": "py:class", "2": "py:property", "3": "py:method", "4": "py:function", "5": "py:attribute", "6": "py:exception"}, "objnames": {"0": ["py", "module", "Python \u30e2\u30b8\u30e5\u30fc\u30eb"], "1": ["py", "class", "Python \u30af\u30e9\u30b9"], "2": ["py", "property", "Python \u30d7\u30ed\u30d1\u30c6\u30a3"], "3": ["py", "method", "Python \u30e1\u30bd\u30c3\u30c9"], "4": ["py", "function", "Python \u306e\u95a2\u6570"], "5": ["py", "attribute", "Python \u306e\u5c5e\u6027"], "6": ["py", "exception", "Python \u4f8b\u5916"]}, "titleterms": {"rtlgen": [0, 1, 2, 16], "\u4f7f\u3044\u65b9": 0, "\u30c7\u30fc\u30bf": 0, "rtl": [0, 1], "\u69cb\u6210": 0, "\u8981\u7d20": 0, "\u30a8\u30f3\u30c6\u30a3\u30c6\u30a3": 0, "\u30dd\u30fc\u30c8": 0, "\u30cd\u30c3\u30c8": 0, "\u30a4\u30f3\u30b9\u30bf\u30f3\u30b9": 0, "\u9806\u5e8f": 0, "\u56de\u8def": 0, "\u30d7\u30ed\u30bb\u30b9": 0, "\u7d44\u307f\u5408\u308f\u305b": 0, "\u30b9\u30c6\u30fc\u30c8\u30e1\u30f3\u30c8": 0, "\u4ee3\u5165": 0, "if": 0, "case": 0, "statementblock": 0, "stmtcontext": 0, "\u62e1\u5f35\u578b": 0, "-ff": 0, "lookup": 0, "table": 0, "\u8a18\u8ff0": 1, "\u751f\u6210": 1, "contents": [1, 16], "indices": 1, "and": 1, "tables": 1, "\u30af\u30e9\u30b9": 3, "\u4e00\u89a7": 3, "datatype": 4, "dff": 5, "entity": 6, "expr": 7, "inst": 8, "item": 9, "lut": 10, "net": 11, "port": 12, "verilogwriter": 13, "vhdlwriter": 14, "writerbase": 15, "package": 16, "submodules": 16, ".cont": 16, "_assign": 16, "module": 16, ".data": 16, "_type": 16, ".dff": 16, ".entity": 16, "_mgr": 16, ".expr": 16, ".inst": 16, ".item": 16, ".lfsm": 16, ".lut": 16, ".mux": 16, ".net": 16, ".port": 16, ".process": 16, ".rtlerror": 16, ".statement": 16, ".var": 16, ".verilog": 16, "_writer": 16, ".vhdl": 16, ".writer": 16, "_base": 16}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"rtlgen \u306e\u4f7f\u3044\u65b9": [[0, "rtlgen"]], "1. \u30c7\u30fc\u30bf\u578b": [[0, "id1"]], "2. RTL\u306e\u69cb\u6210\u8981\u7d20": [[0, "rtl"]], "2.1. \u30a8\u30f3\u30c6\u30a3\u30c6\u30a3": [[0, "id2"]], "2.2. \u30dd\u30fc\u30c8": [[0, "id3"]], "2.3 \u30cd\u30c3\u30c8": [[0, "id4"]], "2.4 \u5f0f": [[0, "id5"]], "2.5 \u30a4\u30f3\u30b9\u30bf\u30f3\u30b9": [[0, "id6"]], "2.6 \u9806\u5e8f\u56de\u8def\u7528\u30d7\u30ed\u30bb\u30b9": [[0, "id7"]], "2.7 \u7d44\u307f\u5408\u308f\u305b\u56de\u8def\u7528\u30d7\u30ed\u30bb\u30b9": [[0, "id8"]], "2.8 \u30b9\u30c6\u30fc\u30c8\u30e1\u30f3\u30c8": [[0, "id9"]], "2.8.1 \u4ee3\u5165\u6587": [[0, "id10"]], "2.8.2 IF\u6587": [[0, "if"]], "2.8.3 CASE\u6587": [[0, "case"]], "2.8.4 StatementBlock \u3068 StmtContext": [[0, "statementblock-stmtcontext"]], "3. \u62e1\u5f35\u578b\u306e\u69cb\u6210\u8981\u7d20": [[0, "id11"]], "3.1 D-FF": [[0, "d-ff"]], "3.2 LookUp Table": [[0, "lookup-table"]], "\u30af\u30e9\u30b9\u4e00\u89a7": [[3, "id1"]], "\u30af\u30e9\u30b9\u4e00\u89a7:": [[3, null]], "DataType": [[4, "datatype"]], "Dff": [[5, "dff"]], "Entity": [[6, "entity"]], "Expr": [[7, "expr"]], "Inst": [[8, "inst"]], "Item": [[9, "item"]], "Lut": [[10, "lut"]], "Net": [[11, "net"]], "Port": [[12, "port"]], "VerilogWriter": [[13, "verilogwriter"]], "VhdlWriter": [[14, "vhdlwriter"]], "WriterBase": [[15, "writerbase"]], "rtlgen": [[2, "rtlgen"]], "rtlgen package": [[16, "rtlgen-package"]], "Submodules": [[16, "submodules"]], "rtlgen.cont_assign module": [[16, "module-rtlgen.cont_assign"]], "rtlgen.data_type module": [[16, "module-rtlgen.data_type"]], "rtlgen.dff module": [[16, "module-rtlgen.dff"]], "rtlgen.entity module": [[16, "module-rtlgen.entity"]], "rtlgen.entity_mgr module": [[16, "module-rtlgen.entity_mgr"]], "rtlgen.expr module": [[16, "module-rtlgen.expr"]], "rtlgen.inst module": [[16, "module-rtlgen.inst"]], "rtlgen.item module": [[16, "module-rtlgen.item"]], "rtlgen.item_mgr module": [[16, "module-rtlgen.item_mgr"]], "rtlgen.lfsm module": [[16, "module-rtlgen.lfsm"]], "rtlgen.lut module": [[16, "module-rtlgen.lut"]], "rtlgen.mux module": [[16, "module-rtlgen.mux"]], "rtlgen.net module": [[16, "module-rtlgen.net"]], "rtlgen.port module": [[16, "module-rtlgen.port"]], "rtlgen.process module": [[16, "module-rtlgen.process"]], "rtlgen.rtlerror module": [[16, "module-rtlgen.rtlerror"]], "rtlgen.statement module": [[16, "module-rtlgen.statement"]], "rtlgen.var module": [[16, "module-rtlgen.var"]], "rtlgen.verilog_writer module": [[16, "module-rtlgen.verilog_writer"]], "rtlgen.vhdl_writer module": [[16, "module-rtlgen.vhdl_writer"]], "rtlgen.writer_base module": [[16, "module-rtlgen.writer_base"]], "Module contents": [[16, "module-rtlgen"]], "rtlgen: RTL\u8a18\u8ff0\u751f\u6210\u5668": [[1, "rtlgen-rtl"]], "Contents:": [[1, null]], "Indices and tables": [[1, "indices-and-tables"]]}, "indexentries": {}})