--------------------------------------------------------------------------------
Release 10.1.02 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -v 10 -o invaders_top.twr
invaders_top.ncd invaders_top.pcf

Design file:              invaders_top.ncd
Physical constraint file: invaders_top.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.32 2008-05-28)
Report level:             verbose report, limited to 10 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS11 = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "FFS" 30 ns;

 49 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.881ns.
--------------------------------------------------------------------------------
Slack:                  21.119ns (requirement - data path)
  Source:               I_LEFT (PAD)
  Destination:          core/u_mw8080/u_8080/u0/IR_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 4)
  Destination Clock:    Clk rising

  Maximum Data Path: I_LEFT to core/u_mw8080/u_8080/u0/IR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J17.I                Tiopi                 0.524   I_LEFT
                                                       I_LEFT
                                                       I_LEFT_IBUF
                                                       I_LEFT.DELAY_ADJ
    SLICE_X46Y110.G3     net (fanout=2)        3.521   I_LEFT_IBUF
    SLICE_X46Y110.X      Tif5x                 0.987   core/u_mw8080/Mmux_DI438
                                                       core/u_mw8080/Mmux_DI4382
                                                       core/u_mw8080/Mmux_DI438_f5
    SLICE_X28Y80.F3      net (fanout=1)        2.004   core/u_mw8080/Mmux_DI438
    SLICE_X28Y80.X       Tilo                  0.692   core/u_mw8080/u_8080/DI_Reg<5>
                                                       core/u_mw8080/Mmux_DI495
    SLICE_X28Y79.F2      net (fanout=1)        0.351   core/u_mw8080/DI<5>
    SLICE_X28Y79.CLK     Tfck                  0.802   core/u_mw8080/u_8080/u0/IR<5>
                                                       core/u_mw8080/u_8080/u0/IR_mux0002<2>1
                                                       core/u_mw8080/u_8080/u0/IR_5
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (3.005ns logic, 5.876ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  21.120ns (requirement - data path)
  Source:               I_LEFT (PAD)
  Destination:          core/u_mw8080/u_8080/u0/IR_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.880ns (Levels of Logic = 4)
  Destination Clock:    Clk rising

  Maximum Data Path: I_LEFT to core/u_mw8080/u_8080/u0/IR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J17.I                Tiopi                 0.524   I_LEFT
                                                       I_LEFT
                                                       I_LEFT_IBUF
                                                       I_LEFT.DELAY_ADJ
    SLICE_X46Y110.F3     net (fanout=2)        3.520   I_LEFT_IBUF
    SLICE_X46Y110.X      Tif5x                 0.987   core/u_mw8080/Mmux_DI438
                                                       core/u_mw8080/Mmux_DI4381
                                                       core/u_mw8080/Mmux_DI438_f5
    SLICE_X28Y80.F3      net (fanout=1)        2.004   core/u_mw8080/Mmux_DI438
    SLICE_X28Y80.X       Tilo                  0.692   core/u_mw8080/u_8080/DI_Reg<5>
                                                       core/u_mw8080/Mmux_DI495
    SLICE_X28Y79.F2      net (fanout=1)        0.351   core/u_mw8080/DI<5>
    SLICE_X28Y79.CLK     Tfck                  0.802   core/u_mw8080/u_8080/u0/IR<5>
                                                       core/u_mw8080/u_8080/u0/IR_mux0002<2>1
                                                       core/u_mw8080/u_8080/u0/IR_5
    -------------------------------------------------  ---------------------------
    Total                                      8.880ns (3.005ns logic, 5.875ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  21.300ns (requirement - data path)
  Source:               I_FIRE (PAD)
  Destination:          core/u_mw8080/u_8080/u0/IR_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.700ns (Levels of Logic = 4)
  Destination Clock:    Clk rising

  Maximum Data Path: I_FIRE to core/u_mw8080/u_8080/u0/IR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J15.I                Tiopi                 0.524   I_FIRE
                                                       I_FIRE
                                                       I_FIRE_IBUF
                                                       I_FIRE.DELAY_ADJ
    SLICE_X39Y113.F2     net (fanout=2)        3.526   I_FIRE_IBUF
    SLICE_X39Y113.X      Tif5x                 0.924   core/GDB<4>
                                                       core/GDB<4>2
                                                       core/GDB<4>_f5
    SLICE_X26Y81.F1      net (fanout=1)        1.937   core/GDB<4>
    SLICE_X26Y81.X       Tif5x                 0.987   core/u_mw8080/u_8080/DI_Reg<4>
                                                       core/u_mw8080/Mmux_DI_2_f5_0_G
                                                       core/u_mw8080/Mmux_DI_2_f5_0
    SLICE_X27Y81.G3      net (fanout=1)        0.075   core/u_mw8080/DI<4>
    SLICE_X27Y81.CLK     Tgck                  0.727   core/u_mw8080/u_8080/u0/IR<4>
                                                       core/u_mw8080/u_8080/u0/IR_mux0002<3>1
                                                       core/u_mw8080/u_8080/u0/IR_4
    -------------------------------------------------  ---------------------------
    Total                                      8.700ns (3.162ns logic, 5.538ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  21.667ns (requirement - data path)
  Source:               I_FIRE (PAD)
  Destination:          core/u_mw8080/u_8080/u0/IR_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.333ns (Levels of Logic = 4)
  Destination Clock:    Clk rising

  Maximum Data Path: I_FIRE to core/u_mw8080/u_8080/u0/IR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J15.I                Tiopi                 0.524   I_FIRE
                                                       I_FIRE
                                                       I_FIRE_IBUF
                                                       I_FIRE.DELAY_ADJ
    SLICE_X39Y113.G4     net (fanout=2)        3.159   I_FIRE_IBUF
    SLICE_X39Y113.X      Tif5x                 0.924   core/GDB<4>
                                                       core/GDB<4>3
                                                       core/GDB<4>_f5
    SLICE_X26Y81.F1      net (fanout=1)        1.937   core/GDB<4>
    SLICE_X26Y81.X       Tif5x                 0.987   core/u_mw8080/u_8080/DI_Reg<4>
                                                       core/u_mw8080/Mmux_DI_2_f5_0_G
                                                       core/u_mw8080/Mmux_DI_2_f5_0
    SLICE_X27Y81.G3      net (fanout=1)        0.075   core/u_mw8080/DI<4>
    SLICE_X27Y81.CLK     Tgck                  0.727   core/u_mw8080/u_8080/u0/IR<4>
                                                       core/u_mw8080/u_8080/u0/IR_mux0002<3>1
                                                       core/u_mw8080/u_8080/u0/IR_4
    -------------------------------------------------  ---------------------------
    Total                                      8.333ns (3.162ns logic, 5.171ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  21.895ns (requirement - data path)
  Source:               I_RIGHT (PAD)
  Destination:          core/u_mw8080/u_8080/u0/IR_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.105ns (Levels of Logic = 4)
  Destination Clock:    Clk rising

  Maximum Data Path: I_RIGHT to core/u_mw8080/u_8080/u0/IR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J10.I                Tiopi                 0.524   I_RIGHT
                                                       I_RIGHT
                                                       I_RIGHT_IBUF
                                                       I_RIGHT.DELAY_ADJ
    SLICE_X28Y99.F2      net (fanout=1)        4.233   I_RIGHT_IBUF
    SLICE_X28Y99.X       Tilo                  0.692   core/u_mw8080/Mmux_DI538
                                                       core/u_mw8080/Mmux_DI538
    SLICE_X27Y83.F3      net (fanout=1)        1.090   core/u_mw8080/Mmux_DI538
    SLICE_X27Y83.X       Tilo                  0.643   core/u_mw8080/u_8080/DI_Reg<6>
                                                       core/u_mw8080/Mmux_DI594
    SLICE_X26Y82.G4      net (fanout=1)        0.106   core/u_mw8080/DI<6>
    SLICE_X26Y82.CLK     Tgck                  0.817   core/u_mw8080/u_8080/u0/IR<7>
                                                       core/u_mw8080/u_8080/u0/IR_mux0002<1>1
                                                       core/u_mw8080/u_8080/u0/IR_6
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (2.676ns logic, 5.429ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  21.913ns (requirement - data path)
  Source:               I_RESET (PAD)
  Destination:          Clk (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 2)
  Destination Clock:    Clk_x2 rising

  Maximum Data Path: I_RESET to Clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y16.I                Tiopi                 0.524   I_RESET
                                                       I_RESET
                                                       I_RESET_IBUF
                                                       I_RESET.DELAY_ADJ
    SLICE_X80Y86.F3      net (fanout=5)        4.434   I_RESET_IBUF
    SLICE_X80Y86.X       Tilo                  0.692   Clk_and0000
                                                       Clk_and00001
    SLICE_X68Y115.CE     net (fanout=1)        2.126   Clk_and0000
    SLICE_X68Y115.CLK    Tceck                 0.311   Clk1
                                                       Clk
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (1.527ns logic, 6.560ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  21.992ns (requirement - data path)
  Source:               I_FIRE (PAD)
  Destination:          core/u_mw8080/u_8080/DI_Reg_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.008ns (Levels of Logic = 3)
  Destination Clock:    Clk rising

  Maximum Data Path: I_FIRE to core/u_mw8080/u_8080/DI_Reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J15.I                Tiopi                 0.524   I_FIRE
                                                       I_FIRE
                                                       I_FIRE_IBUF
                                                       I_FIRE.DELAY_ADJ
    SLICE_X39Y113.F2     net (fanout=2)        3.526   I_FIRE_IBUF
    SLICE_X39Y113.X      Tif5x                 0.924   core/GDB<4>
                                                       core/GDB<4>2
                                                       core/GDB<4>_f5
    SLICE_X26Y81.F1      net (fanout=1)        1.937   core/GDB<4>
    SLICE_X26Y81.CLK     Tfck                  1.097   core/u_mw8080/u_8080/DI_Reg<4>
                                                       core/u_mw8080/Mmux_DI_2_f5_0_G
                                                       core/u_mw8080/Mmux_DI_2_f5_0
                                                       core/u_mw8080/u_8080/DI_Reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (2.545ns logic, 5.463ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  22.162ns (requirement - data path)
  Source:               I_LEFT (PAD)
  Destination:          core/u_mw8080/u_8080/DI_Reg_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 3)
  Destination Clock:    Clk rising

  Maximum Data Path: I_LEFT to core/u_mw8080/u_8080/DI_Reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J17.I                Tiopi                 0.524   I_LEFT
                                                       I_LEFT
                                                       I_LEFT_IBUF
                                                       I_LEFT.DELAY_ADJ
    SLICE_X46Y110.G3     net (fanout=2)        3.521   I_LEFT_IBUF
    SLICE_X46Y110.X      Tif5x                 0.987   core/u_mw8080/Mmux_DI438
                                                       core/u_mw8080/Mmux_DI4382
                                                       core/u_mw8080/Mmux_DI438_f5
    SLICE_X28Y80.F3      net (fanout=1)        2.004   core/u_mw8080/Mmux_DI438
    SLICE_X28Y80.CLK     Tfck                  0.802   core/u_mw8080/u_8080/DI_Reg<5>
                                                       core/u_mw8080/Mmux_DI495
                                                       core/u_mw8080/u_8080/DI_Reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (2.313ns logic, 5.525ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  22.163ns (requirement - data path)
  Source:               I_LEFT (PAD)
  Destination:          core/u_mw8080/u_8080/DI_Reg_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 3)
  Destination Clock:    Clk rising

  Maximum Data Path: I_LEFT to core/u_mw8080/u_8080/DI_Reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J17.I                Tiopi                 0.524   I_LEFT
                                                       I_LEFT
                                                       I_LEFT_IBUF
                                                       I_LEFT.DELAY_ADJ
    SLICE_X46Y110.F3     net (fanout=2)        3.520   I_LEFT_IBUF
    SLICE_X46Y110.X      Tif5x                 0.987   core/u_mw8080/Mmux_DI438
                                                       core/u_mw8080/Mmux_DI4381
                                                       core/u_mw8080/Mmux_DI438_f5
    SLICE_X28Y80.F3      net (fanout=1)        2.004   core/u_mw8080/Mmux_DI438
    SLICE_X28Y80.CLK     Tfck                  0.802   core/u_mw8080/u_8080/DI_Reg<5>
                                                       core/u_mw8080/Mmux_DI495
                                                       core/u_mw8080/u_8080/DI_Reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (2.313ns logic, 5.524ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  22.359ns (requirement - data path)
  Source:               I_FIRE (PAD)
  Destination:          core/u_mw8080/u_8080/DI_Reg_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 3)
  Destination Clock:    Clk rising

  Maximum Data Path: I_FIRE to core/u_mw8080/u_8080/DI_Reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J15.I                Tiopi                 0.524   I_FIRE
                                                       I_FIRE
                                                       I_FIRE_IBUF
                                                       I_FIRE.DELAY_ADJ
    SLICE_X39Y113.G4     net (fanout=2)        3.159   I_FIRE_IBUF
    SLICE_X39Y113.X      Tif5x                 0.924   core/GDB<4>
                                                       core/GDB<4>3
                                                       core/GDB<4>_f5
    SLICE_X26Y81.F1      net (fanout=1)        1.937   core/GDB<4>
    SLICE_X26Y81.CLK     Tfck                  1.097   core/u_mw8080/u_8080/DI_Reg<4>
                                                       core/u_mw8080/Mmux_DI_2_f5_0_G
                                                       core/u_mw8080/Mmux_DI_2_f5_0
                                                       core/u_mw8080/u_8080/DI_Reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (2.545ns logic, 5.096ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS12 = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "PADS" 30 ns;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.224ns.
--------------------------------------------------------------------------------
Slack:                  23.776ns (requirement - data path)
  Source:               u_dblscan/HSYNC_OUT (FF)
  Destination:          O_HSYNC (PAD)
  Requirement:          30.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 1)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/HSYNC_OUT to O_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y97.YQ      Tcko                  0.676   u_dblscan/HSYNC_OUT
                                                       u_dblscan/HSYNC_OUT
    K26.O1               net (fanout=1)        1.552   u_dblscan/HSYNC_OUT
    K26.PAD              Tioop                 3.996   O_HSYNC
                                                       O_HSYNC_OBUF
                                                       O_HSYNC
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (4.672ns logic, 1.552ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack:                  24.415ns (requirement - data path)
  Source:               u_dblscan/VSYNC_OUT (FF)
  Destination:          O_VSYNC (PAD)
  Requirement:          30.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/VSYNC_OUT to O_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y100.YQ     Tcko                  0.676   u_dblscan/VSYNC_OUT
                                                       u_dblscan/VSYNC_OUT
    K25.O1               net (fanout=1)        0.913   u_dblscan/VSYNC_OUT
    K25.PAD              Tioop                 3.996   O_VSYNC
                                                       O_VSYNC_OBUF
                                                       O_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (4.672ns logic, 0.913ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_1_2 (FF)
  Destination:          O_VIDEO_G<2> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_1_2 to O_VIDEO_G<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J23.PAD              Tiockp                4.218   O_VIDEO_G<2>
                                                       u_dblscan/RGB_OUT_1_2
                                                       O_VIDEO_G_2_OBUF
                                                       O_VIDEO_G<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_2_2 (FF)
  Destination:          O_VIDEO_R<2> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_2_2 to O_VIDEO_R<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F25.PAD              Tiockp                4.218   O_VIDEO_R<2>
                                                       u_dblscan/RGB_OUT_2_2
                                                       O_VIDEO_R_2_OBUF
                                                       O_VIDEO_R<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_2_1 (FF)
  Destination:          O_VIDEO_R<3> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_2_1 to O_VIDEO_R<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F24.PAD              Tiockp                4.218   O_VIDEO_R<3>
                                                       u_dblscan/RGB_OUT_2_1
                                                       O_VIDEO_R_3_OBUF
                                                       O_VIDEO_R<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_2 (FF)
  Destination:          O_VIDEO_R<0> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_2 to O_VIDEO_R<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.PAD              Tiockp                4.218   O_VIDEO_R<0>
                                                       u_dblscan/RGB_OUT_2
                                                       O_VIDEO_R_0_OBUF
                                                       O_VIDEO_R<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_0_2 (FF)
  Destination:          O_VIDEO_B<2> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_0_2 to O_VIDEO_B<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G23.PAD              Tiockp                4.218   O_VIDEO_B<2>
                                                       u_dblscan/RGB_OUT_0_2
                                                       O_VIDEO_B_2_OBUF
                                                       O_VIDEO_B<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_1_1 (FF)
  Destination:          O_VIDEO_G<3> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_1_1 to O_VIDEO_G<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J22.PAD              Tiockp                4.218   O_VIDEO_G<3>
                                                       u_dblscan/RGB_OUT_1_1
                                                       O_VIDEO_G_3_OBUF
                                                       O_VIDEO_G<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_1 (FF)
  Destination:          O_VIDEO_G<0> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_1 to O_VIDEO_G<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M19.PAD              Tiockp                4.218   O_VIDEO_G<0>
                                                       u_dblscan/RGB_OUT_1
                                                       O_VIDEO_G_0_OBUF
                                                       O_VIDEO_G<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  25.782ns (requirement - data path)
  Source:               u_dblscan/RGB_OUT_2_3 (FF)
  Destination:          O_VIDEO_R<1> (PAD)
  Requirement:          30.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Source Clock:         Clk_x2 rising

  Maximum Data Path: u_dblscan/RGB_OUT_2_3 to O_VIDEO_R<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.PAD              Tiockp                4.218   O_VIDEO_R<1>
                                                       u_dblscan/RGB_OUT_2_3
                                                       O_VIDEO_R_1_OBUF
                                                       O_VIDEO_R<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (4.218ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock I_CLK_REF
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I_RESET     |    5.213(R)|   -2.709(R)|Clk_x2            |   0.000|
------------+------------+------------+------------------+--------+

Clock I_CLK_REF to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
O_HSYNC     |    9.835(R)|Clk_x2            |   0.000|
O_VIDEO_B<0>|    7.980(R)|Clk_x2            |   0.000|
O_VIDEO_B<1>|    7.980(R)|Clk_x2            |   0.000|
O_VIDEO_B<2>|    7.972(R)|Clk_x2            |   0.000|
O_VIDEO_B<3>|    7.972(R)|Clk_x2            |   0.000|
O_VIDEO_G<0>|    7.890(R)|Clk_x2            |   0.000|
O_VIDEO_G<1>|    7.890(R)|Clk_x2            |   0.000|
O_VIDEO_G<2>|    7.984(R)|Clk_x2            |   0.000|
O_VIDEO_G<3>|    7.984(R)|Clk_x2            |   0.000|
O_VIDEO_R<0>|    7.950(R)|Clk_x2            |   0.000|
O_VIDEO_R<1>|    7.950(R)|Clk_x2            |   0.000|
O_VIDEO_R<2>|    7.934(R)|Clk_x2            |   0.000|
O_VIDEO_R<3>|    7.934(R)|Clk_x2            |   0.000|
O_VSYNC     |    9.235(R)|Clk_x2            |   0.000|
------------+------------+------------------+--------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 63 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   8.881ns{1}   (Maximum frequency: 112.600MHz)
   Maximum path delay from/to any node:   8.881ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 15 15:46:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



