Analysis & Synthesis report for VGA
Thu May 02 21:32:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |VGA|fsm_top:fsm|fsm:fsm|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: debouncing:deb|flip_flop_D:ffD1
 13. Parameter Settings for User Entity Instance: debouncing:deb|flip_flop_D:ffD2
 14. Parameter Settings for User Entity Instance: random:rnd|rng:random|flip_flop_D_ENL:ffD2
 15. Parameter Settings for User Entity Instance: random:rnd|rng:random|flip_flop_D_ENL:ffD1
 16. Parameter Settings for User Entity Instance: random:rnd|rng:random|flip_flop_D_ENL:ffD0
 17. Parameter Settings for User Entity Instance: mux_8_x_1:muxX
 18. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux0
 19. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux1
 20. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux2
 21. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux3
 22. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux4
 23. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux5
 24. Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux6
 25. Parameter Settings for User Entity Instance: mux_8_x_1:muxY
 26. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux0
 27. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux1
 28. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux2
 29. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux3
 30. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux4
 31. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux5
 32. Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux6
 33. Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0
 34. Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux0
 35. Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux1
 36. Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux2
 37. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux
 38. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux0
 39. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux1
 40. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux2
 41. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux0
 42. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux1
 43. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux2
 44. Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux3
 45. Port Connectivity Checks: "DecoSeg:deco"
 46. Port Connectivity Checks: "PixelGenerator:pixel|mux_2_x_1:mux1"
 47. Port Connectivity Checks: "PixelGenerator:pixel|mux_2_x_1:mux0"
 48. Port Connectivity Checks: "PixelGenerator:pixel|wordSprite:word|wordSpriteDeco:deco"
 49. Port Connectivity Checks: "PixelGenerator:pixel|wordSprite:word"
 50. Port Connectivity Checks: "mux_8_x_1:muxY"
 51. Port Connectivity Checks: "mux_8_x_1:muxX"
 52. Port Connectivity Checks: "fsm_top:fsm|counter_fsm:counter"
 53. Port Connectivity Checks: "random:rnd|rng:random|flip_flop_D_ENL:ffD0"
 54. Port Connectivity Checks: "random:rnd|rng:random|flip_flop_D_ENL:ffD1"
 55. Port Connectivity Checks: "random:rnd|rng:random|flip_flop_D_ENL:ffD2"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 02 21:32:48 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; VGA                                         ;
; Top-level Entity Name           ; VGA                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 113                                         ;
; Total pins                      ; 41                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGA                ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; DecoSeg.vhd                            ; yes             ; User VHDL File               ; D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd                            ;         ;
; mux_8_x_1.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv                           ;         ;
; flip_flop_D.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/flip_flop_D.sv                         ;         ;
; Painter/wordSpriteDeco.sv              ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/wordSpriteDeco.sv              ;         ;
; Painter/wordSprite.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv                  ;         ;
; Random/decoPostionX.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Random/decoPostionX.sv                 ;         ;
; FSM/counter_fsm.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv                     ;         ;
; FSM/frequency_divider_fsm.sv           ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv           ;         ;
; FSM/fsm_top.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv                         ;         ;
; FSM/fsm.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/FSM/fsm.sv                             ;         ;
; FrequencyDividers/frequency_divider.sv ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv ;         ;
; FrequencyDividers/ClkDivisor.sv        ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/FrequencyDividers/ClkDivisor.sv        ;         ;
; Animation/counter.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Animation/counter.sv                   ;         ;
; Painter/mux_4_x_1.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv                   ;         ;
; Painter/mux_2_x_1.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/mux_2_x_1.sv                   ;         ;
; VGA.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/VGA.sv                                 ;         ;
; Controller/ControllerSync.sv           ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Controller/ControllerSync.sv           ;         ;
; Painter/Sprite.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv                      ;         ;
; Painter/decoRGB.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/decoRGB.sv                     ;         ;
; Painter/PixelGenerator.sv              ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv              ;         ;
; Animation/moveCounter.sv               ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv               ;         ;
; Animation/animation.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Animation/animation.sv                 ;         ;
; Random/decoPostionY.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Random/decoPostionY.sv                 ;         ;
; Random/decoLimitX.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Random/decoLimitX.sv                   ;         ;
; Random/random.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Random/random.sv                       ;         ;
; Win/win_module.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Win/win_module.sv                      ;         ;
; debouncing.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/debouncing.sv                          ;         ;
; frequency_divider_deb.sv               ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv               ;         ;
; Random/rng.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Random/rng.sv                          ;         ;
; Random/flip_flop_D_ENL.sv              ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/Random/flip_flop_D_ENL.sv              ;         ;
; counterBtn.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/FPGA Projects/Lab5/VGA/counterBtn.sv                          ;         ;
+----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 304                                       ;
;                                             ;                                           ;
; Combinational ALUT usage for logic          ; 461                                       ;
;     -- 7 input functions                    ; 12                                        ;
;     -- 6 input functions                    ; 133                                       ;
;     -- 5 input functions                    ; 87                                        ;
;     -- 4 input functions                    ; 66                                        ;
;     -- <=3 input functions                  ; 163                                       ;
;                                             ;                                           ;
; Dedicated logic registers                   ; 113                                       ;
;                                             ;                                           ;
; I/O pins                                    ; 41                                        ;
;                                             ;                                           ;
; Total DSP Blocks                            ; 0                                         ;
;                                             ;                                           ;
; Maximum fan-out node                        ; PixelGenerator:pixel|Sprite:sprite|Add2~5 ;
; Maximum fan-out                             ; 71                                        ;
; Total fan-out                               ; 2452                                      ;
; Average fan-out                             ; 3.74                                      ;
+---------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ; Entity Name           ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------+-----------------------+--------------+
; |VGA                                  ; 461 (1)             ; 113 (0)                   ; 0                 ; 0          ; 41   ; 0            ; |VGA                                                                  ; VGA                   ; work         ;
;    |ClkDivisor:VGAClkDivisor|         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|ClkDivisor:VGAClkDivisor                                         ; ClkDivisor            ; work         ;
;    |ControllerSync:VGASync|           ; 35 (35)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA|ControllerSync:VGASync                                           ; ControllerSync        ; work         ;
;    |DecoSeg:deco|                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|DecoSeg:deco                                                     ; DecoSeg               ; work         ;
;    |PixelGenerator:pixel|             ; 281 (27)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel                                             ; PixelGenerator        ; work         ;
;       |Sprite:sprite|                 ; 149 (95)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|Sprite:sprite                               ; Sprite                ; work         ;
;          |mux_4_x_1:mux0|             ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0                ; mux_4_x_1             ; work         ;
;             |mux_2_x_1:mux2|          ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux2 ; mux_2_x_1             ; work         ;
;       |mux_2_x_1:mux3|                ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|mux_2_x_1:mux3                              ; mux_2_x_1             ; work         ;
;       |mux_4_x_1:sqMux|               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|mux_4_x_1:sqMux                             ; mux_4_x_1             ; work         ;
;          |mux_2_x_1:mux2|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux2              ; mux_2_x_1             ; work         ;
;       |wordSprite:word|               ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|PixelGenerator:pixel|wordSprite:word                             ; wordSprite            ; work         ;
;    |animation:anm|                    ; 26 (12)             ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |VGA|animation:anm                                                    ; animation             ; work         ;
;       |counter:count|                 ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|animation:anm|counter:count                                      ; counter               ; work         ;
;       |moveCounter:moveCnt|           ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA|animation:anm|moveCounter:moveCnt                                ; moveCounter           ; work         ;
;    |counterBtn:count|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|counterBtn:count                                                 ; counterBtn            ; work         ;
;    |debouncing:deb|                   ; 1 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|debouncing:deb                                                   ; debouncing            ; work         ;
;       |flip_flop_D:ffD1|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|debouncing:deb|flip_flop_D:ffD1                                  ; flip_flop_D           ; work         ;
;       |flip_flop_D:ffD2|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|debouncing:deb|flip_flop_D:ffD2                                  ; flip_flop_D           ; work         ;
;    |frequency_divider:divider|        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|frequency_divider:divider                                        ; frequency_divider     ; work         ;
;    |frequency_divider_deb:fddeb|      ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA|frequency_divider_deb:fddeb                                      ; frequency_divider_deb ; work         ;
;    |fsm_top:fsm|                      ; 49 (1)              ; 37 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |VGA|fsm_top:fsm                                                      ; fsm_top               ; work         ;
;       |counter_fsm:counter|           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|fsm_top:fsm|counter_fsm:counter                                  ; counter_fsm           ; work         ;
;       |frequency_divider_fsm:divider| ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA|fsm_top:fsm|frequency_divider_fsm:divider                        ; frequency_divider_fsm ; work         ;
;       |fsm:fsm|                       ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|fsm_top:fsm|fsm:fsm                                              ; fsm                   ; work         ;
;    |mux_8_x_1:muxX|                   ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|mux_8_x_1:muxX                                                   ; mux_8_x_1             ; work         ;
;       |mux_2_x_1:mux6|                ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|mux_8_x_1:muxX|mux_2_x_1:mux6                                    ; mux_2_x_1             ; work         ;
;    |mux_8_x_1:muxY|                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|mux_8_x_1:muxY                                                   ; mux_8_x_1             ; work         ;
;       |mux_2_x_1:mux6|                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|mux_8_x_1:muxY|mux_2_x_1:mux6                                    ; mux_2_x_1             ; work         ;
;    |random:rnd|                       ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|random:rnd                                                       ; random                ; work         ;
;       |rng:random|                    ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|random:rnd|rng:random                                            ; rng                   ; work         ;
;          |flip_flop_D_ENL:ffD0|       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|random:rnd|rng:random|flip_flop_D_ENL:ffD0                       ; flip_flop_D_ENL       ; work         ;
;          |flip_flop_D_ENL:ffD1|       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|random:rnd|rng:random|flip_flop_D_ENL:ffD1                       ; flip_flop_D_ENL       ; work         ;
;          |flip_flop_D_ENL:ffD2|       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA|random:rnd|rng:random|flip_flop_D_ENL:ffD2                       ; flip_flop_D_ENL       ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |VGA|fsm_top:fsm|fsm:fsm|state                                    ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; fsm_top:fsm|fsm:fsm|state~2           ; Lost fanout        ;
; fsm_top:fsm|fsm:fsm|state~3           ; Lost fanout        ;
; fsm_top:fsm|fsm:fsm|state~4           ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGA|ControllerSync:VGASync|vCounter[8]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |VGA|animation:anm|counter:count|q[0]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGA|animation:anm|moveCounter:moveCnt|q[8]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |VGA|mux_8_x_1:muxY|mux_2_x_1:mux6|z[2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VGA|PixelGenerator:pixel|mux_2_x_1:mux3|z[12] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |VGA|PixelGenerator:pixel|mux_2_x_1:mux3|z[16] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |VGA|mux_8_x_1:muxY|mux_2_x_1:mux6|z[8]        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |VGA|mux_8_x_1:muxX|mux_2_x_1:mux6|z[1]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |VGA|mux_8_x_1:muxX|mux_2_x_1:mux6|z[3]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncing:deb|flip_flop_D:ffD1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncing:deb|flip_flop_D:ffD2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:rnd|rng:random|flip_flop_D_ENL:ffD2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:rnd|rng:random|flip_flop_D_ENL:ffD1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:rnd|rng:random|flip_flop_D_ENL:ffD0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxX|mux_2_x_1:mux6 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_x_1:muxY|mux_2_x_1:mux6 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 24    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 24    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 24    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:pixel|mux_2_x_1:mux3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 24    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecoSeg:deco"                                                                                                  ;
+-------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity         ; Details                                                                                                ;
+-------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; input ; Input ; Critical Warning ; Can't connect array with 3 elements in array dimension 1 to port with 4 elements in the same dimension ;
+-------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "PixelGenerator:pixel|mux_2_x_1:mux1" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "PixelGenerator:pixel|mux_2_x_1:mux0" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; a[17..3]  ; Input ; Info     ; Stuck at VCC                     ;
; a[1..0]   ; Input ; Info     ; Stuck at VCC                     ;
; a[23]     ; Input ; Info     ; Stuck at VCC                     ;
; a[22]     ; Input ; Info     ; Stuck at GND                     ;
; a[21]     ; Input ; Info     ; Stuck at VCC                     ;
; a[20]     ; Input ; Info     ; Stuck at GND                     ;
; a[19]     ; Input ; Info     ; Stuck at VCC                     ;
; a[18]     ; Input ; Info     ; Stuck at GND                     ;
; a[2]      ; Input ; Info     ; Stuck at GND                     ;
; b[21..19] ; Input ; Info     ; Stuck at VCC                     ;
; b[6..5]   ; Input ; Info     ; Stuck at VCC                     ;
; b[3..2]   ; Input ; Info     ; Stuck at VCC                     ;
; b[23..22] ; Input ; Info     ; Stuck at GND                     ;
; b[18..12] ; Input ; Info     ; Stuck at GND                     ;
; b[10..9]  ; Input ; Info     ; Stuck at GND                     ;
; b[11]     ; Input ; Info     ; Stuck at VCC                     ;
; b[8]      ; Input ; Info     ; Stuck at VCC                     ;
; b[7]      ; Input ; Info     ; Stuck at GND                     ;
; b[4]      ; Input ; Info     ; Stuck at GND                     ;
; b[1]      ; Input ; Info     ; Stuck at GND                     ;
; b[0]      ; Input ; Info     ; Stuck at VCC                     ;
+-----------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PixelGenerator:pixel|wordSprite:word|wordSpriteDeco:deco"                                                                                                                             ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; codedColor ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "PixelGenerator:pixel|wordSprite:word" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; posX[7..0] ; Input ; Info     ; Stuck at GND                     ;
; posX[9]    ; Input ; Info     ; Stuck at GND                     ;
; posX[8]    ; Input ; Info     ; Stuck at VCC                     ;
; posY[8..7] ; Input ; Info     ; Stuck at VCC                     ;
; posY[4..3] ; Input ; Info     ; Stuck at GND                     ;
; posY[1..0] ; Input ; Info     ; Stuck at GND                     ;
; posY[9]    ; Input ; Info     ; Stuck at GND                     ;
; posY[6]    ; Input ; Info     ; Stuck at GND                     ;
; posY[5]    ; Input ; Info     ; Stuck at VCC                     ;
; posY[2]    ; Input ; Info     ; Stuck at VCC                     ;
+------------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_x_1:muxY"                                                                                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d0        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d0[23..10]" will be connected to GND.                                     ;
; d1        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d1[23..10]" will be connected to GND.                                     ;
; d2        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d2[23..10]" will be connected to GND.                                     ;
; d3        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d3[23..10]" will be connected to GND.                                     ;
; d4        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d4[23..10]" will be connected to GND.                                     ;
; d5        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d5[23..10]" will be connected to GND.                                     ;
; d6        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d6[23..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; d7        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d7[23..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; z         ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (10 bits) it drives; bit(s) "z[23..10]" have no fanouts                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_x_1:muxX"                                                                                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d0        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d0[23..10]" will be connected to GND.                                     ;
; d1        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d1[23..10]" will be connected to GND.                                     ;
; d2        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d2[23..10]" will be connected to GND.                                     ;
; d3        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d3[23..10]" will be connected to GND.                                     ;
; d4        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d4[23..10]" will be connected to GND.                                     ;
; d5        ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "d5[23..10]" will be connected to GND.                                     ;
; d6        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d6[23..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; d7        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d7[23..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; z         ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (10 bits) it drives; bit(s) "z[23..10]" have no fanouts                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_top:fsm|counter_fsm:counter"                                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random:rnd|rng:random|flip_flop_D_ENL:ffD0"                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "d[1..1]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[1..1]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random:rnd|rng:random|flip_flop_D_ENL:ffD1"                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "d[1..1]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[1..1]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random:rnd|rng:random|flip_flop_D_ENL:ffD2"                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "d[1..1]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[1..1]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 113                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 66                          ;
;     ENA               ; 5                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 10                          ;
; arriav_lcell_comb     ; 462                         ;
;     arith             ; 132                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 100                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 11                          ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 318                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 59                          ;
;         5 data inputs ; 76                          ;
;         6 data inputs ; 133                         ;
; boundary_port         ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 5.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 02 21:32:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file decoseg.vhd
    Info (12022): Found design unit 1: DecoSeg-synth File: D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd Line: 9
    Info (12023): Found entity 1: DecoSeg File: D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux_8_x_1.sv
    Info (12023): Found entity 1: mux_8_x_1 File: D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop_d.sv
    Info (12023): Found entity 1: flip_flop_D File: D:/FPGA Projects/Lab5/VGA/flip_flop_D.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/wordspritedeco.sv
    Info (12023): Found entity 1: wordSpriteDeco File: D:/FPGA Projects/Lab5/VGA/Painter/wordSpriteDeco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/wordsprite.sv
    Info (12023): Found entity 1: wordSprite File: D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random/decopostionx.sv
    Info (12023): Found entity 1: decoPostionX File: D:/FPGA Projects/Lab5/VGA/Random/decoPostionX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm/counter_fsm.sv
    Info (12023): Found entity 1: counter_fsm File: D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm/frequency_divider_fsm.sv
    Info (12023): Found entity 1: frequency_divider_fsm File: D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm/fsm_top.sv
    Info (12023): Found entity 1: fsm_top File: D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm/fsm.sv
    Info (12023): Found entity 1: fsm File: D:/FPGA Projects/Lab5/VGA/FSM/fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequencydividers/frequency_divider.sv
    Info (12023): Found entity 1: frequency_divider File: D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequencydividers/clkdivisor.sv
    Info (12023): Found entity 1: ClkDivisor File: D:/FPGA Projects/Lab5/VGA/FrequencyDividers/ClkDivisor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file animation/counter.sv
    Info (12023): Found entity 1: counter File: D:/FPGA Projects/Lab5/VGA/Animation/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/mux_4_x_1.sv
    Info (12023): Found entity 1: mux_4_x_1 File: D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/mux_2_x_1.sv
    Info (12023): Found entity 1: mux_2_x_1 File: D:/FPGA Projects/Lab5/VGA/Painter/mux_2_x_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: VGA File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller/controllersync.sv
    Info (12023): Found entity 1: ControllerSync File: D:/FPGA Projects/Lab5/VGA/Controller/ControllerSync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/sprite.sv
    Info (12023): Found entity 1: Sprite File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/decorgb.sv
    Info (12023): Found entity 1: decoRGB File: D:/FPGA Projects/Lab5/VGA/Painter/decoRGB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file painter/pixelgenerator.sv
    Info (12023): Found entity 1: PixelGenerator File: D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test.sv
    Info (12023): Found entity 1: test File: D:/FPGA Projects/Lab5/VGA/test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file animation/movecounter.sv
    Info (12023): Found entity 1: moveCounter File: D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file animation/animation.sv
    Info (12023): Found entity 1: animation File: D:/FPGA Projects/Lab5/VGA/Animation/animation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random/decopostiony.sv
    Info (12023): Found entity 1: decoPostionY File: D:/FPGA Projects/Lab5/VGA/Random/decoPostionY.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random/decolimitx.sv
    Info (12023): Found entity 1: decoLimitX File: D:/FPGA Projects/Lab5/VGA/Random/decoLimitX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random/random.sv
    Info (12023): Found entity 1: random File: D:/FPGA Projects/Lab5/VGA/Random/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file win/decobuttons.sv
    Info (12023): Found entity 1: decoButtons File: D:/FPGA Projects/Lab5/VGA/Win/decoButtons.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file win/win_module.sv
    Info (12023): Found entity 1: win_module File: D:/FPGA Projects/Lab5/VGA/Win/win_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncing.sv
    Info (12023): Found entity 1: debouncing File: D:/FPGA Projects/Lab5/VGA/debouncing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequency_divider_deb.sv
    Info (12023): Found entity 1: frequency_divider_deb File: D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random/rng.sv
    Info (12023): Found entity 1: rng File: D:/FPGA Projects/Lab5/VGA/Random/rng.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random/flip_flop_d_enl.sv
    Info (12023): Found entity 1: flip_flop_D_ENL File: D:/FPGA Projects/Lab5/VGA/Random/flip_flop_D_ENL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counterbtn.sv
    Info (12023): Found entity 1: counterBtn File: D:/FPGA Projects/Lab5/VGA/counterBtn.sv Line: 1
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Info (12128): Elaborating entity "ClkDivisor" for hierarchy "ClkDivisor:VGAClkDivisor" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 36
Info (12128): Elaborating entity "frequency_divider" for hierarchy "frequency_divider:divider" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 37
Warning (10230): Verilog HDL assignment warning at frequency_divider.sv(20): truncated value with size 32 to match size of target (5) File: D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv Line: 20
Info (12128): Elaborating entity "frequency_divider_deb" for hierarchy "frequency_divider_deb:fddeb" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 39
Warning (10230): Verilog HDL assignment warning at frequency_divider_deb.sv(20): truncated value with size 32 to match size of target (28) File: D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv Line: 20
Info (12128): Elaborating entity "debouncing" for hierarchy "debouncing:deb" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 41
Info (12128): Elaborating entity "flip_flop_D" for hierarchy "debouncing:deb|flip_flop_D:ffD1" File: D:/FPGA Projects/Lab5/VGA/debouncing.sv Line: 5
Info (12128): Elaborating entity "ControllerSync" for hierarchy "ControllerSync:VGASync" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 54
Info (12128): Elaborating entity "counterBtn" for hierarchy "counterBtn:count" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 56
Warning (10230): Verilog HDL assignment warning at counterBtn.sv(8): truncated value with size 32 to match size of target (2) File: D:/FPGA Projects/Lab5/VGA/counterBtn.sv Line: 8
Info (12128): Elaborating entity "random" for hierarchy "random:rnd" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 57
Info (12128): Elaborating entity "rng" for hierarchy "random:rnd|rng:random" File: D:/FPGA Projects/Lab5/VGA/Random/random.sv Line: 8
Info (12128): Elaborating entity "flip_flop_D_ENL" for hierarchy "random:rnd|rng:random|flip_flop_D_ENL:ffD2" File: D:/FPGA Projects/Lab5/VGA/Random/rng.sv Line: 7
Info (12128): Elaborating entity "decoPostionX" for hierarchy "random:rnd|decoPostionX:decoX" File: D:/FPGA Projects/Lab5/VGA/Random/random.sv Line: 11
Info (12128): Elaborating entity "decoPostionY" for hierarchy "random:rnd|decoPostionY:decoY" File: D:/FPGA Projects/Lab5/VGA/Random/random.sv Line: 12
Info (12128): Elaborating entity "decoLimitX" for hierarchy "random:rnd|decoLimitX:decoX2" File: D:/FPGA Projects/Lab5/VGA/Random/random.sv Line: 13
Info (12128): Elaborating entity "win_module" for hierarchy "win_module:win" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 58
Info (12128): Elaborating entity "fsm_top" for hierarchy "fsm_top:fsm" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 59
Info (12128): Elaborating entity "frequency_divider_fsm" for hierarchy "fsm_top:fsm|frequency_divider_fsm:divider" File: D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv Line: 8
Warning (10230): Verilog HDL assignment warning at frequency_divider_fsm.sv(20): truncated value with size 32 to match size of target (28) File: D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv Line: 20
Info (12128): Elaborating entity "counter_fsm" for hierarchy "fsm_top:fsm|counter_fsm:counter" File: D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv Line: 9
Warning (10230): Verilog HDL assignment warning at counter_fsm.sv(6): truncated value with size 32 to match size of target (2) File: D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv Line: 6
Info (12128): Elaborating entity "fsm" for hierarchy "fsm_top:fsm|fsm:fsm" File: D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv Line: 13
Info (12128): Elaborating entity "animation" for hierarchy "animation:anm" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 63
Info (12128): Elaborating entity "counter" for hierarchy "animation:anm|counter:count" File: D:/FPGA Projects/Lab5/VGA/Animation/animation.sv Line: 10
Warning (10230): Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (2) File: D:/FPGA Projects/Lab5/VGA/Animation/counter.sv Line: 8
Info (12128): Elaborating entity "moveCounter" for hierarchy "animation:anm|moveCounter:moveCnt" File: D:/FPGA Projects/Lab5/VGA/Animation/animation.sv Line: 11
Warning (10230): Verilog HDL assignment warning at moveCounter.sv(9): truncated value with size 32 to match size of target (10) File: D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv Line: 9
Info (12128): Elaborating entity "mux_8_x_1" for hierarchy "mux_8_x_1:muxX" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 65
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "mux_8_x_1:muxX|mux_2_x_1:mux0" File: D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv Line: 8
Info (12128): Elaborating entity "PixelGenerator" for hierarchy "PixelGenerator:pixel" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 67
Info (12128): Elaborating entity "Sprite" for hierarchy "PixelGenerator:pixel|Sprite:sprite" File: D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv Line: 14
Warning (10030): Net "sprite.data_a" at Sprite.sv(46) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 46
Warning (10030): Net "sprite.waddr_a" at Sprite.sv(46) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 46
Warning (10030): Net "sprite1.data_a" at Sprite.sv(82) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 82
Warning (10030): Net "sprite1.waddr_a" at Sprite.sv(82) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 82
Warning (10030): Net "sprite2.data_a" at Sprite.sv(118) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 118
Warning (10030): Net "sprite2.waddr_a" at Sprite.sv(118) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 118
Warning (10030): Net "sprite3.data_a" at Sprite.sv(154) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 154
Warning (10030): Net "sprite3.waddr_a" at Sprite.sv(154) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 154
Warning (10030): Net "sprite.we_a" at Sprite.sv(46) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 46
Warning (10030): Net "sprite1.we_a" at Sprite.sv(82) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 82
Warning (10030): Net "sprite2.we_a" at Sprite.sv(118) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 118
Warning (10030): Net "sprite3.we_a" at Sprite.sv(154) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 154
Info (12128): Elaborating entity "mux_4_x_1" for hierarchy "PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0" File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 161
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "PixelGenerator:pixel|Sprite:sprite|mux_4_x_1:mux0|mux_2_x_1:mux0" File: D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv Line: 7
Info (12128): Elaborating entity "decoRGB" for hierarchy "PixelGenerator:pixel|Sprite:sprite|decoRGB:deco" File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 163
Info (12128): Elaborating entity "wordSprite" for hierarchy "PixelGenerator:pixel|wordSprite:word" File: D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv Line: 15
Warning (10030): Net "sprite.waddr_a" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv Line: 40
Warning (10030): Net "sprite.data_a" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv Line: 40
Warning (10030): Net "sprite.we_a" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0' File: D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv Line: 40
Info (12128): Elaborating entity "wordSpriteDeco" for hierarchy "PixelGenerator:pixel|wordSprite:word|wordSpriteDeco:deco" File: D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv Line: 44
Info (12128): Elaborating entity "mux_4_x_1" for hierarchy "PixelGenerator:pixel|mux_4_x_1:sqMux" File: D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv Line: 37
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "PixelGenerator:pixel|mux_4_x_1:sqMux|mux_2_x_1:mux0" File: D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv Line: 7
Info (12128): Elaborating entity "DecoSeg" for hierarchy "DecoSeg:deco" File: D:/FPGA Projects/Lab5/VGA/VGA.sv Line: 74
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276007): RAM logic "PixelGenerator:pixel|wordSprite:word|sprite" is uninferred due to asynchronous read logic File: D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv Line: 40
    Info (276007): RAM logic "PixelGenerator:pixel|Sprite:sprite|sprite" is uninferred due to asynchronous read logic File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 46
    Info (276007): RAM logic "PixelGenerator:pixel|Sprite:sprite|sprite1" is uninferred due to asynchronous read logic File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 82
    Info (276007): RAM logic "PixelGenerator:pixel|Sprite:sprite|sprite2" is uninferred due to asynchronous read logic File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 118
    Info (276007): RAM logic "PixelGenerator:pixel|Sprite:sprite|sprite3" is uninferred due to asynchronous read logic File: D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv Line: 154
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/FPGA Projects/Lab5/VGA/output_files/VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 506 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 465 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Thu May 02 21:32:48 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA Projects/Lab5/VGA/output_files/VGA.map.smsg.


