//! **************************************************************************
// Written by: Map P.20131013 on Wed Feb 25 16:07:11 2015
//! **************************************************************************

SCHEMATIC START;
COMP "fx2_vga_blue_i<4>" LOCATE = SITE "P1" LEVEL 1;
COMP "j8_vga_green_o<0>" LOCATE = SITE "J17" LEVEL 1;
COMP "ft232h_rst_o" LOCATE = SITE "A6" LEVEL 1;
COMP "fx2_vga_green_i<8>" LOCATE = SITE "K1" LEVEL 1;
COMP "fx2_vga_blue_i<5>" LOCATE = SITE "P2" LEVEL 1;
COMP "j8_vga_green_o<1>" LOCATE = SITE "F20" LEVEL 1;
COMP "fx2_vga_green_i<9>" LOCATE = SITE "L3" LEVEL 1;
COMP "fx2_vga_blue_i<6>" LOCATE = SITE "R1" LEVEL 1;
COMP "j8_vga_green_o<2>" LOCATE = SITE "H19" LEVEL 1;
COMP "ft232h_rs232_rx_i" LOCATE = SITE "C14" LEVEL 1;
COMP "fx2_vga_blue_i<7>" LOCATE = SITE "R3" LEVEL 1;
COMP "fx2_vga_red_clk_o" LOCATE = SITE "W20" LEVEL 1;
COMP "fx2_vga_blue_i<8>" LOCATE = SITE "T1" LEVEL 1;
COMP "fx2_vga_blue_i<9>" LOCATE = SITE "T2" LEVEL 1;
COMP "dip_sw_i<0>" LOCATE = SITE "A21" LEVEL 1;
COMP "j8_vga_red_o<0>" LOCATE = SITE "J19" LEVEL 1;
COMP "dip_sw_i<1>" LOCATE = SITE "A20" LEVEL 1;
COMP "j8_vga_red_o<1>" LOCATE = SITE "H18" LEVEL 1;
COMP "led_o<0>" LOCATE = SITE "B6" LEVEL 1;
COMP "dip_sw_i<2>" LOCATE = SITE "B20" LEVEL 1;
COMP "j8_vga_red_o<2>" LOCATE = SITE "H20" LEVEL 1;
COMP "led_o<1>" LOCATE = SITE "A5" LEVEL 1;
COMP "dip_sw_i<3>" LOCATE = SITE "C19" LEVEL 1;
COMP "led_o<2>" LOCATE = SITE "A8" LEVEL 1;
COMP "led_o<3>" LOCATE = SITE "B8" LEVEL 1;
COMP "led_o<4>" LOCATE = SITE "C7" LEVEL 1;
COMP "led_o<5>" LOCATE = SITE "A4" LEVEL 1;
COMP "ft232h_rs232_tx_o" LOCATE = SITE "A12" LEVEL 1;
COMP "led_o<6>" LOCATE = SITE "D7" LEVEL 1;
COMP "j8_vga_vsync_o" LOCATE = SITE "L19" LEVEL 1;
COMP "j8_vga_hsync_o" LOCATE = SITE "K18" LEVEL 1;
COMP "clk_200M_i" LOCATE = SITE "A11" LEVEL 1;
COMP "fx2_vga_red_i<0>" LOCATE = SITE "V21" LEVEL 1;
COMP "j7_dip_sw_i<0>" LOCATE = SITE "C6" LEVEL 1;
COMP "fx2_vga_red_i<1>" LOCATE = SITE "W22" LEVEL 1;
COMP "j7_dip_sw_i<1>" LOCATE = SITE "C5" LEVEL 1;
COMP "fx2_vga_red_i<2>" LOCATE = SITE "U20" LEVEL 1;
COMP "j7_dip_sw_i<2>" LOCATE = SITE "D6" LEVEL 1;
COMP "fx2_vga_red_i<3>" LOCATE = SITE "V22" LEVEL 1;
COMP "j7_dip_sw_i<3>" LOCATE = SITE "H8" LEVEL 1;
COMP "fx2_vga_red_i<4>" LOCATE = SITE "T21" LEVEL 1;
COMP "j7_dip_sw_i<4>" LOCATE = SITE "H6" LEVEL 1;
COMP "fx2_vga_red_i<5>" LOCATE = SITE "U22" LEVEL 1;
COMP "j7_dip_sw_i<5>" LOCATE = SITE "F3" LEVEL 1;
COMP "fx2_vga_red_i<6>" LOCATE = SITE "R20" LEVEL 1;
COMP "j7_dip_sw_i<6>" LOCATE = SITE "G4" LEVEL 1;
COMP "fx2_vga_red_i<7>" LOCATE = SITE "T22" LEVEL 1;
COMP "j7_dip_sw_i<7>" LOCATE = SITE "G6" LEVEL 1;
COMP "fx2_vga_red_i<8>" LOCATE = SITE "P21" LEVEL 1;
COMP "fx2_vga_red_i<9>" LOCATE = SITE "R22" LEVEL 1;
COMP "j7_ps2_clk_io" LOCATE = SITE "H4" LEVEL 1;
COMP "j8_vga_blue_o<0>" LOCATE = SITE "K20" LEVEL 1;
COMP "j8_vga_blue_o<1>" LOCATE = SITE "G19" LEVEL 1;
COMP "j8_vga_blue_o<2>" LOCATE = SITE "K19" LEVEL 1;
COMP "fx2_vga_green_clk_o" LOCATE = SITE "N20" LEVEL 1;
COMP "fx2_vga_vsync_i" LOCATE = SITE "AA6" LEVEL 1;
COMP "fx2_vga_green_i<0>" LOCATE = SITE "P22" LEVEL 1;
COMP "fx2_vga_green_i<1>" LOCATE = SITE "M21" LEVEL 1;
COMP "fx2_vga_green_i<2>" LOCATE = SITE "N22" LEVEL 1;
COMP "fx2_vga_green_i<3>" LOCATE = SITE "M22" LEVEL 1;
COMP "ft232h_acbus7_i" LOCATE = SITE "C8" LEVEL 1;
COMP "j7_ps2_data_io" LOCATE = SITE "H3" LEVEL 1;
COMP "fx2_vga_blue_i<0>" LOCATE = SITE "M1" LEVEL 1;
COMP "fx2_vga_green_i<4>" LOCATE = SITE "L22" LEVEL 1;
COMP "fx2_vga_blue_i<1>" LOCATE = SITE "M2" LEVEL 1;
COMP "fx2_vga_green_i<5>" LOCATE = SITE "K22" LEVEL 1;
COMP "fx2_vga_blue_i<2>" LOCATE = SITE "N1" LEVEL 1;
COMP "fx2_vga_green_i<6>" LOCATE = SITE "L20" LEVEL 1;
COMP "fx2_vga_blue_clk_o" LOCATE = SITE "L1" LEVEL 1;
COMP "fx2_vga_hsync_i" LOCATE = SITE "W3" LEVEL 1;
COMP "j7_btn_i<0>" LOCATE = SITE "J4" LEVEL 1;
COMP "fx2_vga_blue_i<3>" LOCATE = SITE "N3" LEVEL 1;
COMP "fx2_vga_green_i<7>" LOCATE = SITE "J22" LEVEL 1;
COMP "j7_btn_i<1>" LOCATE = SITE "H5" LEVEL 1;
PIN ODDR2_inst_B_pins<1> = BEL "ODDR2_inst_B" PINNAME CK0;
PIN ODDR2_inst_G_pins<1> = BEL "ODDR2_inst_G" PINNAME CK0;
PIN ODDR2_inst_R_pins<1> = BEL "ODDR2_inst_R" PINNAME CK0;
TIMEGRP clk_100M7 = BEL "j8_vga_hsync_o" BEL "j8_vga_green_o_0" BEL
        "j8_vga_green_o_1" BEL "j8_vga_green_o_2" BEL "j8_vga_vsync_o" BEL
        "j8_vga_red_o_0" BEL "j8_vga_red_o_1" BEL "j8_vga_red_o_2" BEL
        "j8_vga_blue_o_0" BEL "j8_vga_blue_o_1" BEL "j8_vga_blue_o_2" BEL
        "led_o_0" BEL "led_o_1" BEL "led_o_2" BEL "led_o_3" BEL "led_o_4" BEL
        "led_o_5" BEL "led_o_6" BEL "vga_generator_inst/pxl_clk_en" BEL
        "vga_generator_inst/clk_cnt_0" BEL "vga_generator_inst/clk_cnt_1" BEL
        "vga_generator_inst/pixel_cnt_reg_0" BEL
        "vga_generator_inst/pixel_cnt_reg_1" BEL
        "vga_generator_inst/pixel_cnt_reg_2" BEL
        "vga_generator_inst/pixel_cnt_reg_3" BEL
        "vga_generator_inst/pixel_cnt_reg_4" BEL
        "vga_generator_inst/pixel_cnt_reg_5" BEL
        "vga_generator_inst/pixel_cnt_reg_6" BEL
        "vga_generator_inst/pixel_cnt_reg_7" BEL
        "vga_generator_inst/pixel_cnt_reg_8" BEL
        "vga_generator_inst/pixel_cnt_reg_9" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd7" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd6" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd5" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd4" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd1" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd3" BEL
        "ps2_wrapper_inst0/ps2_rx_fsm_inst0/cur_state_FSM_FFd2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/data_count_3" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/data_count_2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/data_count_1" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/data_count_0" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/clk_count_3" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/clk_count_2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/clk_count_1" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/clk_count_0" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/bit_count_3" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/bit_count_2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/bit_count_1" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/bit_count_0" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/state_FSM_FFd1" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/state_FSM_FFd2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/state_FSM_FFd3" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/ps2_clk_s" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/read" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_parity" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_7" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_6" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_5" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_4" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_3" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_1" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/rx_data_0" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_8" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_7" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_6" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_5" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_4" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_3" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_2" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_1" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/ps2_data_s" BEL "clk_100M7_BUFG"
        BEL "ps2_wrapper_inst0/ps2interface_inst0/ps2_clk_clean" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/clk_inter" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/ps2_data_clean" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/data_inter" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/load_rx_data" BEL
        "vga_generator_inst/r_o_2" BEL "vga_generator_inst/b_o_2" BEL
        "vga_generator_inst/g_o_2" BEL "vga_generator_inst/pxl_clk_en_1" BEL
        "vga_generator_inst/line_cnt_reg_0" BEL
        "vga_generator_inst/line_cnt_reg_1" BEL
        "vga_generator_inst/line_cnt_reg_2" BEL
        "vga_generator_inst/line_cnt_reg_3" BEL
        "vga_generator_inst/line_cnt_reg_4" BEL
        "vga_generator_inst/line_cnt_reg_5" BEL
        "vga_generator_inst/line_cnt_reg_6" BEL
        "vga_generator_inst/line_cnt_reg_7" BEL
        "vga_generator_inst/line_cnt_reg_8" BEL
        "vga_generator_inst/line_cnt_reg_9" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/Mshreg_frame_9" BEL
        "ps2_wrapper_inst0/ps2interface_inst0/frame_9" BEL
        "Mshreg_hsync_sreg_4" BEL "hsync_sreg_4" BEL "Mshreg_vsync_sreg_4" BEL
        "vsync_sreg_4" PIN "ODDR2_inst_B_pins<1>" PIN "ODDR2_inst_G_pins<1>"
        PIN "ODDR2_inst_R_pins<1>";
PIN DCM_CLKGEN_inst_pins<2> = BEL "DCM_CLKGEN_inst" PINNAME CLKIN;
TIMEGRP clk_200M_i = PIN "DCM_CLKGEN_inst_pins<2>";
PIN ODDR2_inst_B_pins<2> = BEL "ODDR2_inst_B" PINNAME CK1;
PIN ODDR2_inst_G_pins<2> = BEL "ODDR2_inst_G" PINNAME CK1;
PIN ODDR2_inst_R_pins<2> = BEL "ODDR2_inst_R" PINNAME CK1;
TIMEGRP clk_100M7_180 = BEL "clk_100M7_180_BUFG" PIN "ODDR2_inst_B_pins<2>"
        PIN "ODDR2_inst_G_pins<2>" PIN "ODDR2_inst_R_pins<2>";
TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
TS_clk_100M7_180 = PERIOD TIMEGRP "clk_100M7_180" TS_clk_200M_i * 0.503496503
        PHASE 4.96527778 ns HIGH 50%;
TS_clk_100M7 = PERIOD TIMEGRP "clk_100M7" TS_clk_200M_i * 0.503496503 HIGH
        50%;
SCHEMATIC END;

