// Seed: 1484421197
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  always @(posedge 1 or negedge id_1) begin
    id_2 = id_1;
  end
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
  assign id_2 = 1 ? 1'h0 & id_3 : id_3;
endmodule
