Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 10 17:14:18 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_8_bit_timing_summary_routed.rpt -pb adder_8_bit_timing_summary_routed.pb -rpx adder_8_bit_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_8_bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.933ns  (logic 5.384ns (41.627%)  route 7.550ns (58.373%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.537 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           2.665     9.203    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.731    12.933 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.933    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.866ns  (logic 5.048ns (39.239%)  route 7.817ns (60.761%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.237 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           2.933     9.170    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695    12.866 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.866    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 5.703ns (44.393%)  route 7.143ns (55.607%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.856 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           2.259     9.115    y_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.731    12.846 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.846    y[5]
    V17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.809ns  (logic 5.244ns (40.942%)  route 7.565ns (59.058%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.414 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           2.680     9.095    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.714    12.809 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.809    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.656ns  (logic 5.820ns (45.983%)  route 6.836ns (54.017%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.636 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.907 r  y_OBUF[8]_inst_i_1/CO[0]
                         net (fo=1, routed)           1.952     8.860    y_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.797    12.656 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.656    y[8]
    V16                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.599ns  (logic 5.610ns (44.529%)  route 6.989ns (55.471%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.761 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           2.104     8.866    y_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.733    12.599 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.599    y[6]
    U17                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.540ns  (logic 5.587ns (44.552%)  route 6.953ns (55.448%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.744 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           2.069     8.813    y_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    12.540 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.540    y[4]
    R18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.530ns  (logic 5.688ns (45.398%)  route 6.842ns (54.602%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.522 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.835 r  y_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           1.957     8.793    y_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.737    12.530 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.530    y[7]
    U16                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.252ns  (logic 5.445ns (44.437%)  route 6.808ns (55.563%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.884     5.866    b_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     5.990 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.990    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.596 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.923     8.520    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.733    12.252 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.252    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.759ns (67.337%)  route 0.853ns (32.663%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           0.368     0.628    a_IBUF[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.806 r  y_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.485     1.292    y_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.321     2.612 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.612    y[7]
    U16                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.736ns (66.024%)  route 0.893ns (33.976%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           0.368     0.628    a_IBUF[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.785 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.525     1.311    y_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.319     2.629 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.629    y[6]
    U17                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.690ns (63.461%)  route 0.973ns (36.539%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           0.475     0.735    a_IBUF[4]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.780 r  y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.780    y_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.850 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.498     1.348    y_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.663 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.663    y[4]
    R18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.827ns (68.441%)  route 0.842ns (31.559%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           0.368     0.628    a_IBUF[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.789 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.865 r  y_OBUF[8]_inst_i_1/CO[0]
                         net (fo=1, routed)           0.474     1.340    y_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.329     2.669 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.669    y[8]
    V16                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.699ns (63.602%)  route 0.972ns (36.398%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           0.368     0.628    a_IBUF[4]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.752 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.604     1.356    y_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.314     2.671 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.671    y[5]
    V17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.713ns (63.674%)  route 0.977ns (36.326%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.540     0.793    a_IBUF[2]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.838 r  y_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.838    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.937 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.437     1.374    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.316     2.691 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.691    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.680ns (56.719%)  route 1.282ns (43.281%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.540     0.793    a_IBUF[2]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.838 r  y_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.838    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.904 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.742     1.646    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.316     2.962 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.962    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.656ns (53.580%)  route 1.434ns (46.420%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.667     0.914    a_IBUF[1]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.959 r  y_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.959    y_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.024 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.767     1.792    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     3.090 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.090    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.644ns (49.308%)  route 1.690ns (50.692%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.067    a_IBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.112 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.112    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.182 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.868     2.050    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     3.334 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.334    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





