

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_MUL_LOOP23'
================================================================
* Date:           Tue Mar  4 21:31:44 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_1_fu_238  |MUL_MOD_1  |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_MUL_LOOP  |     4111|     4111|        20|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1401|   1016|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    432|    -|
|Register         |        -|    -|    1655|    544|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    3056|   2044|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+------+-----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------+----------------+---------+----+------+-----+-----+
    |grp_MUL_MOD_1_fu_238  |MUL_MOD_1       |        0|  12|  1401|  936|    0|
    |mux_4_2_32_1_1_U195   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    |mux_4_2_32_1_1_U196   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    |mux_4_2_32_1_1_U197   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    |mux_4_2_32_1_1_U198   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    +----------------------+----------------+---------+----+------+-----+-----+
    |Total                 |                |        0|  12|  1401| 1016|    0|
    +----------------------+----------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_352_p2   |         +|   0|  0|  14|          13|           3|
    |or_ln155_3_fu_363_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln155_4_fu_376_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln155_fu_338_p2    |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  52|          50|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |DataRAM_10_address0              |  25|          5|   12|         60|
    |DataRAM_10_address1              |  25|          5|   12|         60|
    |DataRAM_10_d0                    |  14|          3|   32|         96|
    |DataRAM_10_d1                    |  14|          3|   32|         96|
    |DataRAM_1_address0               |  25|          5|   12|         60|
    |DataRAM_1_address1               |  25|          5|   12|         60|
    |DataRAM_1_d0                     |  14|          3|   32|         96|
    |DataRAM_1_d1                     |  14|          3|   32|         96|
    |DataRAM_4_address0               |  25|          5|   12|         60|
    |DataRAM_4_address1               |  25|          5|   12|         60|
    |DataRAM_4_d0                     |  14|          3|   32|         96|
    |DataRAM_4_d1                     |  14|          3|   32|         96|
    |DataRAM_7_address0               |  25|          5|   12|         60|
    |DataRAM_7_address1               |  25|          5|   12|         60|
    |DataRAM_7_d0                     |  14|          3|   32|         96|
    |DataRAM_7_d1                     |  14|          3|   32|         96|
    |ap_NS_fsm                        |  25|          5|    1|          5|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_j               |   9|          2|   13|         26|
    |grp_MUL_MOD_1_fu_238_input1_val  |  25|          5|   32|        160|
    |grp_MUL_MOD_1_fu_238_input2_val  |  25|          5|   32|        160|
    |j_13_fu_58                       |   9|          2|   13|         26|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 432|         89|  446|       1631|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_4_reg_453         |  11|   0|   12|          1|
    |DataRAM_10_addr_5_reg_483         |  11|   0|   12|          1|
    |DataRAM_10_addr_6_reg_503         |  10|   0|   12|          2|
    |DataRAM_10_addr_reg_433           |  12|   0|   12|          0|
    |DataRAM_1_addr_4_reg_438          |  11|   0|   12|          1|
    |DataRAM_1_addr_5_reg_468          |  11|   0|   12|          1|
    |DataRAM_1_addr_6_reg_488          |  10|   0|   12|          2|
    |DataRAM_1_addr_reg_418            |  12|   0|   12|          0|
    |DataRAM_4_addr_4_reg_443          |  11|   0|   12|          1|
    |DataRAM_4_addr_5_reg_473          |  11|   0|   12|          1|
    |DataRAM_4_addr_6_reg_493          |  10|   0|   12|          2|
    |DataRAM_4_addr_reg_423            |  12|   0|   12|          0|
    |DataRAM_7_addr_4_reg_448          |  11|   0|   12|          1|
    |DataRAM_7_addr_5_reg_478          |  11|   0|   12|          1|
    |DataRAM_7_addr_6_reg_498          |  10|   0|   12|          2|
    |DataRAM_7_addr_reg_428            |  12|   0|   12|          0|
    |MulInput1_4_reg_508               |  32|   0|   32|          0|
    |MulInput1_5_reg_518               |  32|   0|   32|          0|
    |MulInput1_6_reg_528               |  32|   0|   32|          0|
    |MulInput1_reg_458                 |  32|   0|   32|          0|
    |MulInput2_4_reg_513               |  32|   0|   32|          0|
    |MulInput2_5_reg_523               |  32|   0|   32|          0|
    |MulInput2_6_reg_533               |  32|   0|   32|          0|
    |MulInput2_reg_463                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |call_ret5_reg_538                 |  32|   0|   32|          0|
    |call_ret6_reg_546                 |  32|   0|   32|          0|
    |empty_reg_412                     |  12|   0|   12|          0|
    |j_13_fu_58                        |  13|   0|   13|          0|
    |reg_298                           |  32|   0|   32|          0|
    |tmp_reg_408                       |   1|   0|    1|          0|
    |DataRAM_10_addr_4_reg_453         |  64|  32|   12|          1|
    |DataRAM_10_addr_5_reg_483         |  64|  32|   12|          1|
    |DataRAM_10_addr_6_reg_503         |  64|  32|   12|          2|
    |DataRAM_10_addr_reg_433           |  64|  32|   12|          0|
    |DataRAM_1_addr_4_reg_438          |  64|  32|   12|          1|
    |DataRAM_1_addr_5_reg_468          |  64|  32|   12|          1|
    |DataRAM_1_addr_6_reg_488          |  64|  32|   12|          2|
    |DataRAM_1_addr_reg_418            |  64|  32|   12|          0|
    |DataRAM_4_addr_4_reg_443          |  64|  32|   12|          1|
    |DataRAM_4_addr_5_reg_473          |  64|  32|   12|          1|
    |DataRAM_4_addr_6_reg_493          |  64|  32|   12|          2|
    |DataRAM_4_addr_reg_423            |  64|  32|   12|          0|
    |DataRAM_7_addr_4_reg_448          |  64|  32|   12|          1|
    |DataRAM_7_addr_5_reg_478          |  64|  32|   12|          1|
    |DataRAM_7_addr_6_reg_498          |  64|  32|   12|          2|
    |DataRAM_7_addr_reg_428            |  64|  32|   12|          0|
    |tmp_reg_408                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1655| 544|  776|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|DataRAM_1_address0   |  out|   12|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_address1   |  out|   12|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce1        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we1        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d1         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q1         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_4_address0   |  out|   12|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_address1   |  out|   12|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce1        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we1        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d1         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q1         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_7_address0   |  out|   12|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_address1   |  out|   12|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce1        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we1        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d1         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q1         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_10_address0  |  out|   12|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_address1  |  out|   12|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce1       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we1       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d1        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q1        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|RAMSel_cast          |   in|    2|     ap_none|                      RAMSel_cast|        scalar|
|RAMSel1_cast         |   in|    2|     ap_none|                     RAMSel1_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

