
104TeamProject01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095d8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000670  080096e8  080096e8  000196e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d58  08009d58  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08009d58  08009d58  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009d58  08009d58  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d58  08009d58  00019d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d5c  08009d5c  00019d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009d60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000af0  200001d4  08009f34  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cc4  08009f34  00020cc4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012e92  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f22  00000000  00000000  000330d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  00035ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d72  00000000  00000000  00037128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019dc9  00000000  00000000  00037e9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015c70  00000000  00000000  00051c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f700  00000000  00000000  000678d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d40  00000000  00000000  000f6fd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000fcd14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080096d0 	.word	0x080096d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080096d0 	.word	0x080096d0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	605a      	str	r2, [r3, #4]
 8000be8:	609a      	str	r2, [r3, #8]
 8000bea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bec:	4b56      	ldr	r3, [pc, #344]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a55      	ldr	r2, [pc, #340]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	6193      	str	r3, [r2, #24]
 8000bf8:	4b53      	ldr	r3, [pc, #332]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	f003 0310 	and.w	r3, r3, #16
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c04:	4b50      	ldr	r3, [pc, #320]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a4f      	ldr	r2, [pc, #316]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c0a:	f043 0320 	orr.w	r3, r3, #32
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b4d      	ldr	r3, [pc, #308]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0320 	and.w	r3, r3, #32
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1c:	4b4a      	ldr	r3, [pc, #296]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	4a49      	ldr	r2, [pc, #292]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c22:	f043 0304 	orr.w	r3, r3, #4
 8000c26:	6193      	str	r3, [r2, #24]
 8000c28:	4b47      	ldr	r3, [pc, #284]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c34:	4b44      	ldr	r3, [pc, #272]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a43      	ldr	r2, [pc, #268]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c3a:	f043 0308 	orr.w	r3, r3, #8
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b41      	ldr	r3, [pc, #260]	; (8000d48 <MX_GPIO_Init+0x170>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0308 	and.w	r3, r3, #8
 8000c48:	603b      	str	r3, [r7, #0]
 8000c4a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Sonar_Water_Tissue_Trig_Pin, GPIO_PIN_RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 6102 	mov.w	r1, #2080	; 0x820
 8000c52:	483e      	ldr	r0, [pc, #248]	; (8000d4c <MX_GPIO_Init+0x174>)
 8000c54:	f001 f922 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Green_Pin|LED_Yellow_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8000c5e:	483c      	ldr	r0, [pc, #240]	; (8000d50 <MX_GPIO_Init+0x178>)
 8000c60:	f001 f91c 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Sonar_Tissue_Trig_Pin|Sonar_Cover_Trig_Pin, GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f640 0102 	movw	r1, #2050	; 0x802
 8000c6a:	483a      	ldr	r0, [pc, #232]	; (8000d54 <MX_GPIO_Init+0x17c>)
 8000c6c:	f001 f916 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c76:	4b38      	ldr	r3, [pc, #224]	; (8000d58 <MX_GPIO_Init+0x180>)
 8000c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	f107 0310 	add.w	r3, r7, #16
 8000c82:	4619      	mov	r1, r3
 8000c84:	4832      	ldr	r0, [pc, #200]	; (8000d50 <MX_GPIO_Init+0x178>)
 8000c86:	f000 ff85 	bl	8001b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|Sonar_Water_Tissue_Trig_Pin;
 8000c8a:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8000c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c90:	2301      	movs	r3, #1
 8000c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9c:	f107 0310 	add.w	r3, r7, #16
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	482a      	ldr	r0, [pc, #168]	; (8000d4c <MX_GPIO_Init+0x174>)
 8000ca4:	f000 ff76 	bl	8001b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_Yellow_Pin|LED_RED_Pin;
 8000ca8:	f44f 73b0 	mov.w	r3, #352	; 0x160
 8000cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4823      	ldr	r0, [pc, #140]	; (8000d50 <MX_GPIO_Init+0x178>)
 8000cc2:	f000 ff67 	bl	8001b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Sonar_Tissue_Trig_Pin|Sonar_Cover_Trig_Pin;
 8000cc6:	f640 0302 	movw	r3, #2050	; 0x802
 8000cca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd8:	f107 0310 	add.w	r3, r7, #16
 8000cdc:	4619      	mov	r1, r3
 8000cde:	481d      	ldr	r0, [pc, #116]	; (8000d54 <MX_GPIO_Init+0x17c>)
 8000ce0:	f000 ff58 	bl	8001b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Sonar_Tissue_Echo_Pin|Sonar_Cover_Echo_Pin|Magnetic_Pin;
 8000ce4:	f241 0314 	movw	r3, #4116	; 0x1014
 8000ce8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4816      	ldr	r0, [pc, #88]	; (8000d54 <MX_GPIO_Init+0x17c>)
 8000cfa:	f000 ff4b 	bl	8001b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Sonar_Water_Tissue_Echo_Pin;
 8000cfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Sonar_Water_Tissue_Echo_GPIO_Port, &GPIO_InitStruct);
 8000d0c:	f107 0310 	add.w	r3, r7, #16
 8000d10:	4619      	mov	r1, r3
 8000d12:	480e      	ldr	r0, [pc, #56]	; (8000d4c <MX_GPIO_Init+0x174>)
 8000d14:	f000 ff3e 	bl	8001b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Tilt_Pin;
 8000d18:	2320      	movs	r3, #32
 8000d1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Tilt_GPIO_Port, &GPIO_InitStruct);
 8000d24:	f107 0310 	add.w	r3, r7, #16
 8000d28:	4619      	mov	r1, r3
 8000d2a:	480a      	ldr	r0, [pc, #40]	; (8000d54 <MX_GPIO_Init+0x17c>)
 8000d2c:	f000 ff32 	bl	8001b94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2100      	movs	r1, #0
 8000d34:	2028      	movs	r0, #40	; 0x28
 8000d36:	f000 fe44 	bl	80019c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d3a:	2028      	movs	r0, #40	; 0x28
 8000d3c:	f000 fe5d 	bl	80019fa <HAL_NVIC_EnableIRQ>

}
 8000d40:	bf00      	nop
 8000d42:	3720      	adds	r7, #32
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40010800 	.word	0x40010800
 8000d50:	40011000 	.word	0x40011000
 8000d54:	40010c00 	.word	0x40010c00
 8000d58:	10110000 	.word	0x10110000

08000d5c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d60:	4b12      	ldr	r3, [pc, #72]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d62:	4a13      	ldr	r2, [pc, #76]	; (8000db0 <MX_I2C1_Init+0x54>)
 8000d64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d66:	4b11      	ldr	r3, [pc, #68]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d68:	4a12      	ldr	r2, [pc, #72]	; (8000db4 <MX_I2C1_Init+0x58>)
 8000d6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d80:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d8c:	4b07      	ldr	r3, [pc, #28]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d98:	4804      	ldr	r0, [pc, #16]	; (8000dac <MX_I2C1_Init+0x50>)
 8000d9a:	f001 f8b9 	bl	8001f10 <HAL_I2C_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000da4:	f000 f927 	bl	8000ff6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200001f0 	.word	0x200001f0
 8000db0:	40005400 	.word	0x40005400
 8000db4:	000186a0 	.word	0x000186a0

08000db8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	; 0x28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a1d      	ldr	r2, [pc, #116]	; (8000e48 <HAL_I2C_MspInit+0x90>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d132      	bne.n	8000e3e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd8:	4b1c      	ldr	r3, [pc, #112]	; (8000e4c <HAL_I2C_MspInit+0x94>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	4a1b      	ldr	r2, [pc, #108]	; (8000e4c <HAL_I2C_MspInit+0x94>)
 8000dde:	f043 0308 	orr.w	r3, r3, #8
 8000de2:	6193      	str	r3, [r2, #24]
 8000de4:	4b19      	ldr	r3, [pc, #100]	; (8000e4c <HAL_I2C_MspInit+0x94>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	f003 0308 	and.w	r3, r3, #8
 8000dec:	613b      	str	r3, [r7, #16]
 8000dee:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IR_SCL_Pin|IR_SDA_Pin;
 8000df0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000df6:	2312      	movs	r3, #18
 8000df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	4812      	ldr	r0, [pc, #72]	; (8000e50 <HAL_I2C_MspInit+0x98>)
 8000e06:	f000 fec5 	bl	8001b94 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000e0a:	4b12      	ldr	r3, [pc, #72]	; (8000e54 <HAL_I2C_MspInit+0x9c>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e12:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
 8000e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1a:	f043 0302 	orr.w	r3, r3, #2
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e20:	4a0c      	ldr	r2, [pc, #48]	; (8000e54 <HAL_I2C_MspInit+0x9c>)
 8000e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e24:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <HAL_I2C_MspInit+0x94>)
 8000e28:	69db      	ldr	r3, [r3, #28]
 8000e2a:	4a08      	ldr	r2, [pc, #32]	; (8000e4c <HAL_I2C_MspInit+0x94>)
 8000e2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e30:	61d3      	str	r3, [r2, #28]
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_I2C_MspInit+0x94>)
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e3e:	bf00      	nop
 8000e40:	3728      	adds	r7, #40	; 0x28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40005400 	.word	0x40005400
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40010c00 	.word	0x40010c00
 8000e54:	40010000 	.word	0x40010000

08000e58 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int fd, char *ptr, int len)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6c:	68b9      	ldr	r1, [r7, #8]
 8000e6e:	4804      	ldr	r0, [pc, #16]	; (8000e80 <_write+0x28>)
 8000e70:	f002 fd58 	bl	8003924 <HAL_UART_Transmit>
	return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000320 	.word	0x20000320

08000e84 <_read>:

int _read(int file, char *ptr, int len)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
	HAL_UART_Receive(&huart2, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	f04f 33ff 	mov.w	r3, #4294967295
 8000e98:	68b9      	ldr	r1, [r7, #8]
 8000e9a:	4804      	ldr	r0, [pc, #16]	; (8000eac <_read+0x28>)
 8000e9c:	f002 fdc5 	bl	8003a2a <HAL_UART_Receive>
	return len;
 8000ea0:	687b      	ldr	r3, [r7, #4]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000320 	.word	0x20000320

08000eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	f5ad 6db4 	sub.w	sp, sp, #1440	; 0x5a0
 8000eb6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	setvbuf(stdin, NULL, _IONBF, 0);
 8000eb8:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <main+0xc0>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	6858      	ldr	r0, [r3, #4]
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	2202      	movs	r2, #2
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	f004 fe86 	bl	8005bd4 <setvbuf>
	setvbuf(stdout, NULL, _IONBF, 0);
 8000ec8:	4b29      	ldr	r3, [pc, #164]	; (8000f70 <main+0xc0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6898      	ldr	r0, [r3, #8]
 8000ece:	2300      	movs	r3, #0
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	f004 fe7e 	bl	8005bd4 <setvbuf>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ed8:	f000 fc16 	bl	8001708 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000edc:	f000 f850 	bl	8000f80 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ee0:	f7ff fe7a 	bl	8000bd8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000ee4:	f000 fb40 	bl	8001568 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8000ee8:	f000 f998 	bl	800121c <MX_TIM1_Init>
	MX_TIM2_Init();
 8000eec:	f000 f9e6 	bl	80012bc <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8000ef0:	f000 fb10 	bl	8001514 <MX_USART1_UART_Init>
	MX_I2C1_Init();
 8000ef4:	f7ff ff32 	bl	8000d5c <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	TS stall;
	initStalls(&stall);
 8000ef8:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 8000efc:	4618      	mov	r0, r3
 8000efe:	f003 fd95 	bl	8004a2c <initStalls>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_TIM_Base_Init(&htim1);         // ?��?��?��?��?�� ?��?��
 8000f02:	481c      	ldr	r0, [pc, #112]	; (8000f74 <main+0xc4>)
 8000f04:	f001 fd58 	bl	80029b8 <HAL_TIM_Base_Init>
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // ?��?��?��?��?�� ?��?��
 8000f08:	4b1a      	ldr	r3, [pc, #104]	; (8000f74 <main+0xc4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim1);     // ?��?��?��?��?�� ?��?��
 8000f10:	4818      	ldr	r0, [pc, #96]	; (8000f74 <main+0xc4>)
 8000f12:	f001 fda1 	bl	8002a58 <HAL_TIM_Base_Start_IT>


	printf("start STM32F103Rb\r\n");
 8000f16:	4818      	ldr	r0, [pc, #96]	; (8000f78 <main+0xc8>)
 8000f18:	f004 fe54 	bl	8005bc4 <puts>

  // Wait for Interrupt
	setInterrupt();
 8000f1c:	f003 fd4c 	bl	80049b8 <setInterrupt>

	SendAT();
 8000f20:	f003 fc70 	bl	8004804 <SendAT>
	HAL_Delay(100);
 8000f24:	2064      	movs	r0, #100	; 0x64
 8000f26:	f000 fc51 	bl	80017cc <HAL_Delay>

	WifiAccess();
 8000f2a:	f003 fc83 	bl	8004834 <WifiAccess>
	HAL_Delay(5000);
 8000f2e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f32:	f000 fc4b 	bl	80017cc <HAL_Delay>


	RaspiTCPSocketAccess();
 8000f36:	f003 fcfb 	bl	8004930 <RaspiTCPSocketAccess>

	HAL_Delay(100);
 8000f3a:	2064      	movs	r0, #100	; 0x64
 8000f3c:	f000 fc46 	bl	80017cc <HAL_Delay>

	// SendData(uint8_t size, uint8_t is_MUX, uint8_t target, uint8_t * data)

	SendData(strlen((char *)"ABCDEFG\r\n"), 0, 0, (uint8_t *)"ABCDEFG\r\n");
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <main+0xcc>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	2100      	movs	r1, #0
 8000f46:	2009      	movs	r0, #9
 8000f48:	f003 fc8c 	bl	8004864 <SendData>
//
//
//
//	  printf("\r\n");

	  uint8_t data = ReadBuffer();
 8000f4c:	f003 fbda 	bl	8004704 <ReadBuffer>
 8000f50:	4603      	mov	r3, r0
 8000f52:	f887 359f 	strb.w	r3, [r7, #1439]	; 0x59f
	  	if(data != 0)
 8000f56:	f897 359f 	ldrb.w	r3, [r7, #1439]	; 0x59f
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d004      	beq.n	8000f68 <main+0xb8>
	  		printf("%c", data);
 8000f5e:	f897 359f 	ldrb.w	r3, [r7, #1439]	; 0x59f
 8000f62:	4618      	mov	r0, r3
 8000f64:	f004 fdd2 	bl	8005b0c <putchar>
//	  printf("magnetic: %-5u, water_tissue_dist: %10.3f\r\n", mag, water_dist);
//	  printf("magnetic: %-5u, water_tissue_dist: %10.3f, tissue_dist: %10.3f\r\n", mag, water_dist, tissue_dist);
//	  printf("magnetic: %-5u, water_tissue_dist: %10.3f, tissue_dist: %10.3f, temperature: %10.3f\r\n", mag, water_dist, tissue_dist, temperature);
//	  printf("magnetic: %-5u, water_tissue_dist: %10.3f, tissue_dist: %10.3f, temperature: %10.3f tilt: %3u\r\n", mag, water_dist, tissue_dist, temperature, is_horizon);
//	  printf("magnetic: %-5u, water_tissue_dist: %10.3f, tissue_dist: %10.3f, temperature: %10.3f tilt: %3u, dung: %10.3f\r\n", mag, water_dist, tissue_dist, temperature, is_horizon, dung_dist);
	  HAL_Delay(100);
 8000f68:	2064      	movs	r0, #100	; 0x64
 8000f6a:	f000 fc2f 	bl	80017cc <HAL_Delay>
  {
 8000f6e:	e7ed      	b.n	8000f4c <main+0x9c>
 8000f70:	20000064 	.word	0x20000064
 8000f74:	20000248 	.word	0x20000248
 8000f78:	080096e8 	.word	0x080096e8
 8000f7c:	080096fc 	.word	0x080096fc

08000f80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b090      	sub	sp, #64	; 0x40
 8000f84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f86:	f107 0318 	add.w	r3, r7, #24
 8000f8a:	2228      	movs	r2, #40	; 0x28
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 ffc6 	bl	8005f20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000faa:	2310      	movs	r3, #16
 8000fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb2:	f107 0318 	add.w	r3, r7, #24
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 f8ee 	bl	8002198 <HAL_RCC_OscConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fc2:	f000 f818 	bl	8000ff6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 fb5c 	bl	800269c <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fea:	f000 f804 	bl	8000ff6 <Error_Handler>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3740      	adds	r7, #64	; 0x40
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ffa:	b672      	cpsid	i
}
 8000ffc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ffe:	e7fe      	b.n	8000ffe <Error_Handler+0x8>

08001000 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001006:	4b15      	ldr	r3, [pc, #84]	; (800105c <HAL_MspInit+0x5c>)
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	4a14      	ldr	r2, [pc, #80]	; (800105c <HAL_MspInit+0x5c>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6193      	str	r3, [r2, #24]
 8001012:	4b12      	ldr	r3, [pc, #72]	; (800105c <HAL_MspInit+0x5c>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <HAL_MspInit+0x5c>)
 8001020:	69db      	ldr	r3, [r3, #28]
 8001022:	4a0e      	ldr	r2, [pc, #56]	; (800105c <HAL_MspInit+0x5c>)
 8001024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001028:	61d3      	str	r3, [r2, #28]
 800102a:	4b0c      	ldr	r3, [pc, #48]	; (800105c <HAL_MspInit+0x5c>)
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001036:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <HAL_MspInit+0x60>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_MspInit+0x60>)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	40021000 	.word	0x40021000
 8001060:	40010000 	.word	0x40010000

08001064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001068:	e7fe      	b.n	8001068 <NMI_Handler+0x4>

0800106a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106e:	e7fe      	b.n	800106e <HardFault_Handler+0x4>

08001070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001074:	e7fe      	b.n	8001074 <MemManage_Handler+0x4>

08001076 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800107a:	e7fe      	b.n	800107a <BusFault_Handler+0x4>

0800107c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001080:	e7fe      	b.n	8001080 <UsageFault_Handler+0x4>

08001082 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr

0800108e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800108e:	b480      	push	{r7}
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr

0800109a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr

080010a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010aa:	f000 fb73 	bl	8001794 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <TIM1_UP_IRQHandler+0x10>)
 80010ba:	f001 fe19 	bl	8002cf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000248 	.word	0x20000248

080010c8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <TIM1_CC_IRQHandler+0x10>)
 80010ce:	f001 fe0f 	bl	8002cf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000248 	.word	0x20000248

080010dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <USART1_IRQHandler+0x10>)
 80010e2:	f002 fd59 	bl	8003b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200002d8 	.word	0x200002d8

080010f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80010f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010f8:	f000 fee8 	bl	8001ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}

08001100 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return 1;
 8001104:	2301      	movs	r3, #1
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr

0800110e <_kill>:

int _kill(int pid, int sig)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
 8001116:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001118:	f004 ff6a 	bl	8005ff0 <__errno>
 800111c:	4603      	mov	r3, r0
 800111e:	2216      	movs	r2, #22
 8001120:	601a      	str	r2, [r3, #0]
  return -1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <_exit>:

void _exit (int status)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001136:	f04f 31ff 	mov.w	r1, #4294967295
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ffe7 	bl	800110e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001140:	e7fe      	b.n	8001140 <_exit+0x12>

08001142 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001168:	605a      	str	r2, [r3, #4]
  return 0;
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr

08001176 <_isatty>:

int _isatty(int file)
{
 8001176:	b480      	push	{r7}
 8001178:	b083      	sub	sp, #12
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800117e:	2301      	movs	r3, #1
}
 8001180:	4618      	mov	r0, r3
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800118a:	b480      	push	{r7}
 800118c:	b085      	sub	sp, #20
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	bc80      	pop	{r7}
 80011a0:	4770      	bx	lr
	...

080011a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ac:	4a14      	ldr	r2, [pc, #80]	; (8001200 <_sbrk+0x5c>)
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <_sbrk+0x60>)
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <_sbrk+0x64>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <_sbrk+0x64>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	; (800120c <_sbrk+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <_sbrk+0x64>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d207      	bcs.n	80011e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011d4:	f004 ff0c 	bl	8005ff0 <__errno>
 80011d8:	4603      	mov	r3, r0
 80011da:	220c      	movs	r2, #12
 80011dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	e009      	b.n	80011f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	4a05      	ldr	r2, [pc, #20]	; (8001208 <_sbrk+0x64>)
 80011f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011f6:	68fb      	ldr	r3, [r7, #12]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20005000 	.word	0x20005000
 8001204:	00000400 	.word	0x00000400
 8001208:	20000244 	.word	0x20000244
 800120c:	20000cc8 	.word	0x20000cc8

08001210 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001222:	f107 0308 	add.w	r3, r7, #8
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001230:	463b      	mov	r3, r7
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001238:	4b1e      	ldr	r3, [pc, #120]	; (80012b4 <MX_TIM1_Init+0x98>)
 800123a:	4a1f      	ldr	r2, [pc, #124]	; (80012b8 <MX_TIM1_Init+0x9c>)
 800123c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 800123e:	4b1d      	ldr	r3, [pc, #116]	; (80012b4 <MX_TIM1_Init+0x98>)
 8001240:	2207      	movs	r2, #7
 8001242:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001244:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <MX_TIM1_Init+0x98>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <MX_TIM1_Init+0x98>)
 800124c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001250:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001252:	4b18      	ldr	r3, [pc, #96]	; (80012b4 <MX_TIM1_Init+0x98>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001258:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <MX_TIM1_Init+0x98>)
 800125a:	2200      	movs	r2, #0
 800125c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <MX_TIM1_Init+0x98>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001264:	4813      	ldr	r0, [pc, #76]	; (80012b4 <MX_TIM1_Init+0x98>)
 8001266:	f001 fba7 	bl	80029b8 <HAL_TIM_Base_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001270:	f7ff fec1 	bl	8000ff6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001278:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	4619      	mov	r1, r3
 8001280:	480c      	ldr	r0, [pc, #48]	; (80012b4 <MX_TIM1_Init+0x98>)
 8001282:	f001 feff 	bl	8003084 <HAL_TIM_ConfigClockSource>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800128c:	f7ff feb3 	bl	8000ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001298:	463b      	mov	r3, r7
 800129a:	4619      	mov	r1, r3
 800129c:	4805      	ldr	r0, [pc, #20]	; (80012b4 <MX_TIM1_Init+0x98>)
 800129e:	f002 fa81 	bl	80037a4 <HAL_TIMEx_MasterConfigSynchronization>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80012a8:	f7ff fea5 	bl	8000ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000248 	.word	0x20000248
 80012b8:	40012c00 	.word	0x40012c00

080012bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	; 0x38
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	f107 0320 	add.w	r3, r7, #32
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]
 80012ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ec:	4b38      	ldr	r3, [pc, #224]	; (80013d0 <MX_TIM2_Init+0x114>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 80012f4:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <MX_TIM2_Init+0x114>)
 80012f6:	220f      	movs	r2, #15
 80012f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b35      	ldr	r3, [pc, #212]	; (80013d0 <MX_TIM2_Init+0x114>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001300:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001302:	f242 720f 	movw	r2, #9999	; 0x270f
 8001306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b31      	ldr	r3, [pc, #196]	; (80013d0 <MX_TIM2_Init+0x114>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b30      	ldr	r3, [pc, #192]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001314:	482e      	ldr	r0, [pc, #184]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001316:	f001 fb4f 	bl	80029b8 <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001320:	f7ff fe69 	bl	8000ff6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800132e:	4619      	mov	r1, r3
 8001330:	4827      	ldr	r0, [pc, #156]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001332:	f001 fea7 	bl	8003084 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800133c:	f7ff fe5b 	bl	8000ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001340:	4823      	ldr	r0, [pc, #140]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001342:	f001 fbdb 	bl	8002afc <HAL_TIM_PWM_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800134c:	f7ff fe53 	bl	8000ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4619      	mov	r1, r3
 800135e:	481c      	ldr	r0, [pc, #112]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001360:	f002 fa20 	bl	80037a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800136a:	f7ff fe44 	bl	8000ff6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	; 0x60
 8001370:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	2200      	movs	r2, #0
 8001382:	4619      	mov	r1, r3
 8001384:	4812      	ldr	r0, [pc, #72]	; (80013d0 <MX_TIM2_Init+0x114>)
 8001386:	f001 fdbb 	bl	8002f00 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001390:	f7ff fe31 	bl	8000ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2204      	movs	r2, #4
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	; (80013d0 <MX_TIM2_Init+0x114>)
 800139c:	f001 fdb0 	bl	8002f00 <HAL_TIM_PWM_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80013a6:	f7ff fe26 	bl	8000ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2208      	movs	r2, #8
 80013ae:	4619      	mov	r1, r3
 80013b0:	4807      	ldr	r0, [pc, #28]	; (80013d0 <MX_TIM2_Init+0x114>)
 80013b2:	f001 fda5 	bl	8002f00 <HAL_TIM_PWM_ConfigChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80013bc:	f7ff fe1b 	bl	8000ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <MX_TIM2_Init+0x114>)
 80013c2:	f000 f847 	bl	8001454 <HAL_TIM_MspPostInit>

}
 80013c6:	bf00      	nop
 80013c8:	3738      	adds	r7, #56	; 0x38
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000290 	.word	0x20000290

080013d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a1a      	ldr	r2, [pc, #104]	; (800144c <HAL_TIM_Base_MspInit+0x78>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d11c      	bne.n	8001420 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_TIM_Base_MspInit+0x7c>)
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	4a19      	ldr	r2, [pc, #100]	; (8001450 <HAL_TIM_Base_MspInit+0x7c>)
 80013ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013f0:	6193      	str	r3, [r2, #24]
 80013f2:	4b17      	ldr	r3, [pc, #92]	; (8001450 <HAL_TIM_Base_MspInit+0x7c>)
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2100      	movs	r1, #0
 8001402:	2019      	movs	r0, #25
 8001404:	f000 fadd 	bl	80019c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001408:	2019      	movs	r0, #25
 800140a:	f000 faf6 	bl	80019fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	201b      	movs	r0, #27
 8001414:	f000 fad5 	bl	80019c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001418:	201b      	movs	r0, #27
 800141a:	f000 faee 	bl	80019fa <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800141e:	e010      	b.n	8001442 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001428:	d10b      	bne.n	8001442 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <HAL_TIM_Base_MspInit+0x7c>)
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	4a08      	ldr	r2, [pc, #32]	; (8001450 <HAL_TIM_Base_MspInit+0x7c>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	61d3      	str	r3, [r2, #28]
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <HAL_TIM_Base_MspInit+0x7c>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40012c00 	.word	0x40012c00
 8001450:	40021000 	.word	0x40021000

08001454 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001472:	d142      	bne.n	80014fa <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001474:	4b23      	ldr	r3, [pc, #140]	; (8001504 <HAL_TIM_MspPostInit+0xb0>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	4a22      	ldr	r2, [pc, #136]	; (8001504 <HAL_TIM_MspPostInit+0xb0>)
 800147a:	f043 0304 	orr.w	r3, r3, #4
 800147e:	6193      	str	r3, [r2, #24]
 8001480:	4b20      	ldr	r3, [pc, #128]	; (8001504 <HAL_TIM_MspPostInit+0xb0>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <HAL_TIM_MspPostInit+0xb0>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	4a1c      	ldr	r2, [pc, #112]	; (8001504 <HAL_TIM_MspPostInit+0xb0>)
 8001492:	f043 0308 	orr.w	r3, r3, #8
 8001496:	6193      	str	r3, [r2, #24]
 8001498:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <HAL_TIM_MspPostInit+0xb0>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0308 	and.w	r3, r3, #8
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Servo_Cover_Pin|Servo_Water_Tissue_Pin;
 80014a4:	2303      	movs	r3, #3
 80014a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2302      	movs	r3, #2
 80014ae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	4619      	mov	r1, r3
 80014b6:	4814      	ldr	r0, [pc, #80]	; (8001508 <HAL_TIM_MspPostInit+0xb4>)
 80014b8:	f000 fb6c 	bl	8001b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Servo_Sonar_Cover_Pin;
 80014bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c2:	2302      	movs	r3, #2
 80014c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2302      	movs	r3, #2
 80014c8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(Servo_Sonar_Cover_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	480e      	ldr	r0, [pc, #56]	; (800150c <HAL_TIM_MspPostInit+0xb8>)
 80014d2:	f000 fb5f 	bl	8001b94 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <HAL_TIM_MspPostInit+0xbc>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
 80014dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
 80014e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
 80014f4:	4a06      	ldr	r2, [pc, #24]	; (8001510 <HAL_TIM_MspPostInit+0xbc>)
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80014fa:	bf00      	nop
 80014fc:	3728      	adds	r7, #40	; 0x28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000
 8001508:	40010800 	.word	0x40010800
 800150c:	40010c00 	.word	0x40010c00
 8001510:	40010000 	.word	0x40010000

08001514 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 800151a:	4a12      	ldr	r2, [pc, #72]	; (8001564 <MX_USART1_UART_Init+0x50>)
 800151c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 8001520:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001524:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800154a:	4805      	ldr	r0, [pc, #20]	; (8001560 <MX_USART1_UART_Init+0x4c>)
 800154c:	f002 f99a 	bl	8003884 <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001556:	f7ff fd4e 	bl	8000ff6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	200002d8 	.word	0x200002d8
 8001564:	40013800 	.word	0x40013800

08001568 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 800156e:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <MX_USART2_UART_Init+0x50>)
 8001570:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 8001574:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001578:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 800158e:	220c      	movs	r2, #12
 8001590:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_USART2_UART_Init+0x4c>)
 80015a0:	f002 f970 	bl	8003884 <HAL_UART_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015aa:	f7ff fd24 	bl	8000ff6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000320 	.word	0x20000320
 80015b8:	40004400 	.word	0x40004400

080015bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	; 0x28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0318 	add.w	r3, r7, #24
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a35      	ldr	r2, [pc, #212]	; (80016ac <HAL_UART_MspInit+0xf0>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d13a      	bne.n	8001652 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015dc:	4b34      	ldr	r3, [pc, #208]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4a33      	ldr	r2, [pc, #204]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 80015e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e6:	6193      	str	r3, [r2, #24]
 80015e8:	4b31      	ldr	r3, [pc, #196]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f4:	4b2e      	ldr	r3, [pc, #184]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	4a2d      	ldr	r2, [pc, #180]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 80015fa:	f043 0304 	orr.w	r3, r3, #4
 80015fe:	6193      	str	r3, [r2, #24]
 8001600:	4b2b      	ldr	r3, [pc, #172]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ESP_TX_Pin;
 800160c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001612:	2302      	movs	r3, #2
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001616:	2303      	movs	r3, #3
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ESP_TX_GPIO_Port, &GPIO_InitStruct);
 800161a:	f107 0318 	add.w	r3, r7, #24
 800161e:	4619      	mov	r1, r3
 8001620:	4824      	ldr	r0, [pc, #144]	; (80016b4 <HAL_UART_MspInit+0xf8>)
 8001622:	f000 fab7 	bl	8001b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ESP_RX_Pin;
 8001626:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800162a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(ESP_RX_GPIO_Port, &GPIO_InitStruct);
 8001634:	f107 0318 	add.w	r3, r7, #24
 8001638:	4619      	mov	r1, r3
 800163a:	481e      	ldr	r0, [pc, #120]	; (80016b4 <HAL_UART_MspInit+0xf8>)
 800163c:	f000 faaa 	bl	8001b94 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	2100      	movs	r1, #0
 8001644:	2025      	movs	r0, #37	; 0x25
 8001646:	f000 f9bc 	bl	80019c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800164a:	2025      	movs	r0, #37	; 0x25
 800164c:	f000 f9d5 	bl	80019fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001650:	e028      	b.n	80016a4 <HAL_UART_MspInit+0xe8>
  else if(uartHandle->Instance==USART2)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <HAL_UART_MspInit+0xfc>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d123      	bne.n	80016a4 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 800165e:	69db      	ldr	r3, [r3, #28]
 8001660:	4a13      	ldr	r2, [pc, #76]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 8001662:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001666:	61d3      	str	r3, [r2, #28]
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 800166a:	69db      	ldr	r3, [r3, #28]
 800166c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 800167a:	f043 0304 	orr.w	r3, r3, #4
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <HAL_UART_MspInit+0xf4>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = COM_TX_Pin|COM_RX_Pin;
 800168c:	230c      	movs	r3, #12
 800168e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2302      	movs	r3, #2
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0318 	add.w	r3, r7, #24
 800169c:	4619      	mov	r1, r3
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <HAL_UART_MspInit+0xf8>)
 80016a0:	f000 fa78 	bl	8001b94 <HAL_GPIO_Init>
}
 80016a4:	bf00      	nop
 80016a6:	3728      	adds	r7, #40	; 0x28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40013800 	.word	0x40013800
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010800 	.word	0x40010800
 80016b8:	40004400 	.word	0x40004400

080016bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016bc:	f7ff fda8 	bl	8001210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016c0:	480b      	ldr	r0, [pc, #44]	; (80016f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016c2:	490c      	ldr	r1, [pc, #48]	; (80016f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016c4:	4a0c      	ldr	r2, [pc, #48]	; (80016f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c8:	e002      	b.n	80016d0 <LoopCopyDataInit>

080016ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ce:	3304      	adds	r3, #4

080016d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d4:	d3f9      	bcc.n	80016ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016d6:	4a09      	ldr	r2, [pc, #36]	; (80016fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016d8:	4c09      	ldr	r4, [pc, #36]	; (8001700 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016dc:	e001      	b.n	80016e2 <LoopFillZerobss>

080016de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016e0:	3204      	adds	r2, #4

080016e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e4:	d3fb      	bcc.n	80016de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016e6:	f004 fc89 	bl	8005ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ea:	f7ff fbe1 	bl	8000eb0 <main>
  bx lr
 80016ee:	4770      	bx	lr
  ldr r0, =_sdata
 80016f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80016f8:	08009d60 	.word	0x08009d60
  ldr r2, =_sbss
 80016fc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001700:	20000cc4 	.word	0x20000cc4

08001704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001704:	e7fe      	b.n	8001704 <ADC1_2_IRQHandler>
	...

08001708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_Init+0x28>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a07      	ldr	r2, [pc, #28]	; (8001730 <HAL_Init+0x28>)
 8001712:	f043 0310 	orr.w	r3, r3, #16
 8001716:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001718:	2003      	movs	r0, #3
 800171a:	f000 f947 	bl	80019ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800171e:	2000      	movs	r0, #0
 8001720:	f000 f808 	bl	8001734 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001724:	f7ff fc6c 	bl	8001000 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40022000 	.word	0x40022000

08001734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800173c:	4b12      	ldr	r3, [pc, #72]	; (8001788 <HAL_InitTick+0x54>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_InitTick+0x58>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800174a:	fbb3 f3f1 	udiv	r3, r3, r1
 800174e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f95f 	bl	8001a16 <HAL_SYSTICK_Config>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e00e      	b.n	8001780 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b0f      	cmp	r3, #15
 8001766:	d80a      	bhi.n	800177e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001768:	2200      	movs	r2, #0
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f000 f927 	bl	80019c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001774:	4a06      	ldr	r2, [pc, #24]	; (8001790 <HAL_InitTick+0x5c>)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
 800177c:	e000      	b.n	8001780 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
}
 8001780:	4618      	mov	r0, r3
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20000000 	.word	0x20000000
 800178c:	20000008 	.word	0x20000008
 8001790:	20000004 	.word	0x20000004

08001794 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <HAL_IncTick+0x1c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <HAL_IncTick+0x20>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4413      	add	r3, r2
 80017a4:	4a03      	ldr	r2, [pc, #12]	; (80017b4 <HAL_IncTick+0x20>)
 80017a6:	6013      	str	r3, [r2, #0]
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	20000008 	.word	0x20000008
 80017b4:	20000368 	.word	0x20000368

080017b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return uwTick;
 80017bc:	4b02      	ldr	r3, [pc, #8]	; (80017c8 <HAL_GetTick+0x10>)
 80017be:	681b      	ldr	r3, [r3, #0]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	20000368 	.word	0x20000368

080017cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017d4:	f7ff fff0 	bl	80017b8 <HAL_GetTick>
 80017d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e4:	d005      	beq.n	80017f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017e6:	4b0a      	ldr	r3, [pc, #40]	; (8001810 <HAL_Delay+0x44>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	461a      	mov	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4413      	add	r3, r2
 80017f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017f2:	bf00      	nop
 80017f4:	f7ff ffe0 	bl	80017b8 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	429a      	cmp	r2, r3
 8001802:	d8f7      	bhi.n	80017f4 <HAL_Delay+0x28>
  {
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000008 	.word	0x20000008

08001814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001830:	4013      	ands	r3, r2
 8001832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800183c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001846:	4a04      	ldr	r2, [pc, #16]	; (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	60d3      	str	r3, [r2, #12]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001860:	4b04      	ldr	r3, [pc, #16]	; (8001874 <__NVIC_GetPriorityGrouping+0x18>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	0a1b      	lsrs	r3, r3, #8
 8001866:	f003 0307 	and.w	r3, r3, #7
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	2b00      	cmp	r3, #0
 8001888:	db0b      	blt.n	80018a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	f003 021f 	and.w	r2, r3, #31
 8001890:	4906      	ldr	r1, [pc, #24]	; (80018ac <__NVIC_EnableIRQ+0x34>)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	095b      	lsrs	r3, r3, #5
 8001898:	2001      	movs	r0, #1
 800189a:	fa00 f202 	lsl.w	r2, r0, r2
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	e000e100 	.word	0xe000e100

080018b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	db0a      	blt.n	80018da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	490c      	ldr	r1, [pc, #48]	; (80018fc <__NVIC_SetPriority+0x4c>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	440b      	add	r3, r1
 80018d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d8:	e00a      	b.n	80018f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4908      	ldr	r1, [pc, #32]	; (8001900 <__NVIC_SetPriority+0x50>)
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	3b04      	subs	r3, #4
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	440b      	add	r3, r1
 80018ee:	761a      	strb	r2, [r3, #24]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	e000e100 	.word	0xe000e100
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001904:	b480      	push	{r7}
 8001906:	b089      	sub	sp, #36	; 0x24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f1c3 0307 	rsb	r3, r3, #7
 800191e:	2b04      	cmp	r3, #4
 8001920:	bf28      	it	cs
 8001922:	2304      	movcs	r3, #4
 8001924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	3304      	adds	r3, #4
 800192a:	2b06      	cmp	r3, #6
 800192c:	d902      	bls.n	8001934 <NVIC_EncodePriority+0x30>
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3b03      	subs	r3, #3
 8001932:	e000      	b.n	8001936 <NVIC_EncodePriority+0x32>
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001938:	f04f 32ff 	mov.w	r2, #4294967295
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43da      	mvns	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	401a      	ands	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800194c:	f04f 31ff 	mov.w	r1, #4294967295
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	fa01 f303 	lsl.w	r3, r1, r3
 8001956:	43d9      	mvns	r1, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	4313      	orrs	r3, r2
         );
}
 800195e:	4618      	mov	r0, r3
 8001960:	3724      	adds	r7, #36	; 0x24
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr

08001968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3b01      	subs	r3, #1
 8001974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001978:	d301      	bcc.n	800197e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800197a:	2301      	movs	r3, #1
 800197c:	e00f      	b.n	800199e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800197e:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <SysTick_Config+0x40>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3b01      	subs	r3, #1
 8001984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001986:	210f      	movs	r1, #15
 8001988:	f04f 30ff 	mov.w	r0, #4294967295
 800198c:	f7ff ff90 	bl	80018b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001990:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <SysTick_Config+0x40>)
 8001992:	2200      	movs	r2, #0
 8001994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001996:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <SysTick_Config+0x40>)
 8001998:	2207      	movs	r2, #7
 800199a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	e000e010 	.word	0xe000e010

080019ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ff2d 	bl	8001814 <__NVIC_SetPriorityGrouping>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
 80019ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d4:	f7ff ff42 	bl	800185c <__NVIC_GetPriorityGrouping>
 80019d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	68b9      	ldr	r1, [r7, #8]
 80019de:	6978      	ldr	r0, [r7, #20]
 80019e0:	f7ff ff90 	bl	8001904 <NVIC_EncodePriority>
 80019e4:	4602      	mov	r2, r0
 80019e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ea:	4611      	mov	r1, r2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff5f 	bl	80018b0 <__NVIC_SetPriority>
}
 80019f2:	bf00      	nop
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	4603      	mov	r3, r0
 8001a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff35 	bl	8001878 <__NVIC_EnableIRQ>
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff ffa2 	bl	8001968 <SysTick_Config>
 8001a24:	4603      	mov	r3, r0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b085      	sub	sp, #20
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d008      	beq.n	8001a58 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2204      	movs	r2, #4
 8001a4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e020      	b.n	8001a9a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 020e 	bic.w	r2, r2, #14
 8001a66:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 0201 	bic.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a80:	2101      	movs	r1, #1
 8001a82:	fa01 f202 	lsl.w	r2, r1, r2
 8001a86:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aac:	2300      	movs	r3, #0
 8001aae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d005      	beq.n	8001ac8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2204      	movs	r2, #4
 8001ac0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	73fb      	strb	r3, [r7, #15]
 8001ac6:	e051      	b.n	8001b6c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 020e 	bic.w	r2, r2, #14
 8001ad6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0201 	bic.w	r2, r2, #1
 8001ae6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a22      	ldr	r2, [pc, #136]	; (8001b78 <HAL_DMA_Abort_IT+0xd4>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d029      	beq.n	8001b46 <HAL_DMA_Abort_IT+0xa2>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a21      	ldr	r2, [pc, #132]	; (8001b7c <HAL_DMA_Abort_IT+0xd8>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d022      	beq.n	8001b42 <HAL_DMA_Abort_IT+0x9e>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a1f      	ldr	r2, [pc, #124]	; (8001b80 <HAL_DMA_Abort_IT+0xdc>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d01a      	beq.n	8001b3c <HAL_DMA_Abort_IT+0x98>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a1e      	ldr	r2, [pc, #120]	; (8001b84 <HAL_DMA_Abort_IT+0xe0>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d012      	beq.n	8001b36 <HAL_DMA_Abort_IT+0x92>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <HAL_DMA_Abort_IT+0xe4>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d00a      	beq.n	8001b30 <HAL_DMA_Abort_IT+0x8c>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a1b      	ldr	r2, [pc, #108]	; (8001b8c <HAL_DMA_Abort_IT+0xe8>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d102      	bne.n	8001b2a <HAL_DMA_Abort_IT+0x86>
 8001b24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b28:	e00e      	b.n	8001b48 <HAL_DMA_Abort_IT+0xa4>
 8001b2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b2e:	e00b      	b.n	8001b48 <HAL_DMA_Abort_IT+0xa4>
 8001b30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b34:	e008      	b.n	8001b48 <HAL_DMA_Abort_IT+0xa4>
 8001b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3a:	e005      	b.n	8001b48 <HAL_DMA_Abort_IT+0xa4>
 8001b3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b40:	e002      	b.n	8001b48 <HAL_DMA_Abort_IT+0xa4>
 8001b42:	2310      	movs	r3, #16
 8001b44:	e000      	b.n	8001b48 <HAL_DMA_Abort_IT+0xa4>
 8001b46:	2301      	movs	r3, #1
 8001b48:	4a11      	ldr	r2, [pc, #68]	; (8001b90 <HAL_DMA_Abort_IT+0xec>)
 8001b4a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	4798      	blx	r3
    } 
  }
  return status;
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40020008 	.word	0x40020008
 8001b7c:	4002001c 	.word	0x4002001c
 8001b80:	40020030 	.word	0x40020030
 8001b84:	40020044 	.word	0x40020044
 8001b88:	40020058 	.word	0x40020058
 8001b8c:	4002006c 	.word	0x4002006c
 8001b90:	40020000 	.word	0x40020000

08001b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b08b      	sub	sp, #44	; 0x2c
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ba6:	e169      	b.n	8001e7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	69fa      	ldr	r2, [r7, #28]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	f040 8158 	bne.w	8001e76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	4a9a      	ldr	r2, [pc, #616]	; (8001e34 <HAL_GPIO_Init+0x2a0>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d05e      	beq.n	8001c8e <HAL_GPIO_Init+0xfa>
 8001bd0:	4a98      	ldr	r2, [pc, #608]	; (8001e34 <HAL_GPIO_Init+0x2a0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d875      	bhi.n	8001cc2 <HAL_GPIO_Init+0x12e>
 8001bd6:	4a98      	ldr	r2, [pc, #608]	; (8001e38 <HAL_GPIO_Init+0x2a4>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d058      	beq.n	8001c8e <HAL_GPIO_Init+0xfa>
 8001bdc:	4a96      	ldr	r2, [pc, #600]	; (8001e38 <HAL_GPIO_Init+0x2a4>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d86f      	bhi.n	8001cc2 <HAL_GPIO_Init+0x12e>
 8001be2:	4a96      	ldr	r2, [pc, #600]	; (8001e3c <HAL_GPIO_Init+0x2a8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d052      	beq.n	8001c8e <HAL_GPIO_Init+0xfa>
 8001be8:	4a94      	ldr	r2, [pc, #592]	; (8001e3c <HAL_GPIO_Init+0x2a8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d869      	bhi.n	8001cc2 <HAL_GPIO_Init+0x12e>
 8001bee:	4a94      	ldr	r2, [pc, #592]	; (8001e40 <HAL_GPIO_Init+0x2ac>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d04c      	beq.n	8001c8e <HAL_GPIO_Init+0xfa>
 8001bf4:	4a92      	ldr	r2, [pc, #584]	; (8001e40 <HAL_GPIO_Init+0x2ac>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d863      	bhi.n	8001cc2 <HAL_GPIO_Init+0x12e>
 8001bfa:	4a92      	ldr	r2, [pc, #584]	; (8001e44 <HAL_GPIO_Init+0x2b0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d046      	beq.n	8001c8e <HAL_GPIO_Init+0xfa>
 8001c00:	4a90      	ldr	r2, [pc, #576]	; (8001e44 <HAL_GPIO_Init+0x2b0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d85d      	bhi.n	8001cc2 <HAL_GPIO_Init+0x12e>
 8001c06:	2b12      	cmp	r3, #18
 8001c08:	d82a      	bhi.n	8001c60 <HAL_GPIO_Init+0xcc>
 8001c0a:	2b12      	cmp	r3, #18
 8001c0c:	d859      	bhi.n	8001cc2 <HAL_GPIO_Init+0x12e>
 8001c0e:	a201      	add	r2, pc, #4	; (adr r2, 8001c14 <HAL_GPIO_Init+0x80>)
 8001c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c14:	08001c8f 	.word	0x08001c8f
 8001c18:	08001c69 	.word	0x08001c69
 8001c1c:	08001c7b 	.word	0x08001c7b
 8001c20:	08001cbd 	.word	0x08001cbd
 8001c24:	08001cc3 	.word	0x08001cc3
 8001c28:	08001cc3 	.word	0x08001cc3
 8001c2c:	08001cc3 	.word	0x08001cc3
 8001c30:	08001cc3 	.word	0x08001cc3
 8001c34:	08001cc3 	.word	0x08001cc3
 8001c38:	08001cc3 	.word	0x08001cc3
 8001c3c:	08001cc3 	.word	0x08001cc3
 8001c40:	08001cc3 	.word	0x08001cc3
 8001c44:	08001cc3 	.word	0x08001cc3
 8001c48:	08001cc3 	.word	0x08001cc3
 8001c4c:	08001cc3 	.word	0x08001cc3
 8001c50:	08001cc3 	.word	0x08001cc3
 8001c54:	08001cc3 	.word	0x08001cc3
 8001c58:	08001c71 	.word	0x08001c71
 8001c5c:	08001c85 	.word	0x08001c85
 8001c60:	4a79      	ldr	r2, [pc, #484]	; (8001e48 <HAL_GPIO_Init+0x2b4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d013      	beq.n	8001c8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c66:	e02c      	b.n	8001cc2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	623b      	str	r3, [r7, #32]
          break;
 8001c6e:	e029      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	3304      	adds	r3, #4
 8001c76:	623b      	str	r3, [r7, #32]
          break;
 8001c78:	e024      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	3308      	adds	r3, #8
 8001c80:	623b      	str	r3, [r7, #32]
          break;
 8001c82:	e01f      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	330c      	adds	r3, #12
 8001c8a:	623b      	str	r3, [r7, #32]
          break;
 8001c8c:	e01a      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d102      	bne.n	8001c9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c96:	2304      	movs	r3, #4
 8001c98:	623b      	str	r3, [r7, #32]
          break;
 8001c9a:	e013      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d105      	bne.n	8001cb0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ca4:	2308      	movs	r3, #8
 8001ca6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69fa      	ldr	r2, [r7, #28]
 8001cac:	611a      	str	r2, [r3, #16]
          break;
 8001cae:	e009      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cb0:	2308      	movs	r3, #8
 8001cb2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	615a      	str	r2, [r3, #20]
          break;
 8001cba:	e003      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
          break;
 8001cc0:	e000      	b.n	8001cc4 <HAL_GPIO_Init+0x130>
          break;
 8001cc2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	2bff      	cmp	r3, #255	; 0xff
 8001cc8:	d801      	bhi.n	8001cce <HAL_GPIO_Init+0x13a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	e001      	b.n	8001cd2 <HAL_GPIO_Init+0x13e>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3304      	adds	r3, #4
 8001cd2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	2bff      	cmp	r3, #255	; 0xff
 8001cd8:	d802      	bhi.n	8001ce0 <HAL_GPIO_Init+0x14c>
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	e002      	b.n	8001ce6 <HAL_GPIO_Init+0x152>
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	3b08      	subs	r3, #8
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	210f      	movs	r1, #15
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	6a39      	ldr	r1, [r7, #32]
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	431a      	orrs	r2, r3
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 80b1 	beq.w	8001e76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d14:	4b4d      	ldr	r3, [pc, #308]	; (8001e4c <HAL_GPIO_Init+0x2b8>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	4a4c      	ldr	r2, [pc, #304]	; (8001e4c <HAL_GPIO_Init+0x2b8>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6193      	str	r3, [r2, #24]
 8001d20:	4b4a      	ldr	r3, [pc, #296]	; (8001e4c <HAL_GPIO_Init+0x2b8>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d2c:	4a48      	ldr	r2, [pc, #288]	; (8001e50 <HAL_GPIO_Init+0x2bc>)
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	089b      	lsrs	r3, r3, #2
 8001d32:	3302      	adds	r3, #2
 8001d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	220f      	movs	r2, #15
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a40      	ldr	r2, [pc, #256]	; (8001e54 <HAL_GPIO_Init+0x2c0>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d013      	beq.n	8001d80 <HAL_GPIO_Init+0x1ec>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a3f      	ldr	r2, [pc, #252]	; (8001e58 <HAL_GPIO_Init+0x2c4>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d00d      	beq.n	8001d7c <HAL_GPIO_Init+0x1e8>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a3e      	ldr	r2, [pc, #248]	; (8001e5c <HAL_GPIO_Init+0x2c8>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d007      	beq.n	8001d78 <HAL_GPIO_Init+0x1e4>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a3d      	ldr	r2, [pc, #244]	; (8001e60 <HAL_GPIO_Init+0x2cc>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d101      	bne.n	8001d74 <HAL_GPIO_Init+0x1e0>
 8001d70:	2303      	movs	r3, #3
 8001d72:	e006      	b.n	8001d82 <HAL_GPIO_Init+0x1ee>
 8001d74:	2304      	movs	r3, #4
 8001d76:	e004      	b.n	8001d82 <HAL_GPIO_Init+0x1ee>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	e002      	b.n	8001d82 <HAL_GPIO_Init+0x1ee>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <HAL_GPIO_Init+0x1ee>
 8001d80:	2300      	movs	r3, #0
 8001d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d84:	f002 0203 	and.w	r2, r2, #3
 8001d88:	0092      	lsls	r2, r2, #2
 8001d8a:	4093      	lsls	r3, r2
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d92:	492f      	ldr	r1, [pc, #188]	; (8001e50 <HAL_GPIO_Init+0x2bc>)
 8001d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d96:	089b      	lsrs	r3, r3, #2
 8001d98:	3302      	adds	r3, #2
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d006      	beq.n	8001dba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001dac:	4b2d      	ldr	r3, [pc, #180]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	492c      	ldr	r1, [pc, #176]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	608b      	str	r3, [r1, #8]
 8001db8:	e006      	b.n	8001dc8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dba:	4b2a      	ldr	r3, [pc, #168]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	4928      	ldr	r1, [pc, #160]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d006      	beq.n	8001de2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001dd4:	4b23      	ldr	r3, [pc, #140]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	4922      	ldr	r1, [pc, #136]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60cb      	str	r3, [r1, #12]
 8001de0:	e006      	b.n	8001df0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001de2:	4b20      	ldr	r3, [pc, #128]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	491e      	ldr	r1, [pc, #120]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d006      	beq.n	8001e0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dfc:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	4918      	ldr	r1, [pc, #96]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
 8001e08:	e006      	b.n	8001e18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e0a:	4b16      	ldr	r3, [pc, #88]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	4914      	ldr	r1, [pc, #80]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d021      	beq.n	8001e68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	490e      	ldr	r1, [pc, #56]	; (8001e64 <HAL_GPIO_Init+0x2d0>)
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	600b      	str	r3, [r1, #0]
 8001e30:	e021      	b.n	8001e76 <HAL_GPIO_Init+0x2e2>
 8001e32:	bf00      	nop
 8001e34:	10320000 	.word	0x10320000
 8001e38:	10310000 	.word	0x10310000
 8001e3c:	10220000 	.word	0x10220000
 8001e40:	10210000 	.word	0x10210000
 8001e44:	10120000 	.word	0x10120000
 8001e48:	10110000 	.word	0x10110000
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40010000 	.word	0x40010000
 8001e54:	40010800 	.word	0x40010800
 8001e58:	40010c00 	.word	0x40010c00
 8001e5c:	40011000 	.word	0x40011000
 8001e60:	40011400 	.word	0x40011400
 8001e64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <HAL_GPIO_Init+0x304>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	4909      	ldr	r1, [pc, #36]	; (8001e98 <HAL_GPIO_Init+0x304>)
 8001e72:	4013      	ands	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	3301      	adds	r3, #1
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	fa22 f303 	lsr.w	r3, r2, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f47f ae8e 	bne.w	8001ba8 <HAL_GPIO_Init+0x14>
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	372c      	adds	r7, #44	; 0x2c
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	40010400 	.word	0x40010400

08001e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eac:	787b      	ldrb	r3, [r7, #1]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb2:	887a      	ldrh	r2, [r7, #2]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001eb8:	e003      	b.n	8001ec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001eba:	887b      	ldrh	r3, [r7, #2]
 8001ebc:	041a      	lsls	r2, r3, #16
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	611a      	str	r2, [r3, #16]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ed6:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ed8:	695a      	ldr	r2, [r3, #20]
 8001eda:	88fb      	ldrh	r3, [r7, #6]
 8001edc:	4013      	ands	r3, r2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d006      	beq.n	8001ef0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ee4:	88fb      	ldrh	r3, [r7, #6]
 8001ee6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 f806 	bl	8001efc <HAL_GPIO_EXTI_Callback>
  }
}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40010400 	.word	0x40010400

08001efc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr

08001f10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e12b      	b.n	800217a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d106      	bne.n	8001f3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7fe ff3e 	bl	8000db8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2224      	movs	r2, #36	; 0x24
 8001f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0201 	bic.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f74:	f000 fcda 	bl	800292c <HAL_RCC_GetPCLK1Freq>
 8001f78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4a81      	ldr	r2, [pc, #516]	; (8002184 <HAL_I2C_Init+0x274>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d807      	bhi.n	8001f94 <HAL_I2C_Init+0x84>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4a80      	ldr	r2, [pc, #512]	; (8002188 <HAL_I2C_Init+0x278>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	bf94      	ite	ls
 8001f8c:	2301      	movls	r3, #1
 8001f8e:	2300      	movhi	r3, #0
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	e006      	b.n	8001fa2 <HAL_I2C_Init+0x92>
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4a7d      	ldr	r2, [pc, #500]	; (800218c <HAL_I2C_Init+0x27c>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	bf94      	ite	ls
 8001f9c:	2301      	movls	r3, #1
 8001f9e:	2300      	movhi	r3, #0
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e0e7      	b.n	800217a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4a78      	ldr	r2, [pc, #480]	; (8002190 <HAL_I2C_Init+0x280>)
 8001fae:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb2:	0c9b      	lsrs	r3, r3, #18
 8001fb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	4a6a      	ldr	r2, [pc, #424]	; (8002184 <HAL_I2C_Init+0x274>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d802      	bhi.n	8001fe4 <HAL_I2C_Init+0xd4>
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	e009      	b.n	8001ff8 <HAL_I2C_Init+0xe8>
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fea:	fb02 f303 	mul.w	r3, r2, r3
 8001fee:	4a69      	ldr	r2, [pc, #420]	; (8002194 <HAL_I2C_Init+0x284>)
 8001ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff4:	099b      	lsrs	r3, r3, #6
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800200a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	495c      	ldr	r1, [pc, #368]	; (8002184 <HAL_I2C_Init+0x274>)
 8002014:	428b      	cmp	r3, r1
 8002016:	d819      	bhi.n	800204c <HAL_I2C_Init+0x13c>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1e59      	subs	r1, r3, #1
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	fbb1 f3f3 	udiv	r3, r1, r3
 8002026:	1c59      	adds	r1, r3, #1
 8002028:	f640 73fc 	movw	r3, #4092	; 0xffc
 800202c:	400b      	ands	r3, r1
 800202e:	2b00      	cmp	r3, #0
 8002030:	d00a      	beq.n	8002048 <HAL_I2C_Init+0x138>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1e59      	subs	r1, r3, #1
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002040:	3301      	adds	r3, #1
 8002042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002046:	e051      	b.n	80020ec <HAL_I2C_Init+0x1dc>
 8002048:	2304      	movs	r3, #4
 800204a:	e04f      	b.n	80020ec <HAL_I2C_Init+0x1dc>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d111      	bne.n	8002078 <HAL_I2C_Init+0x168>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1e58      	subs	r0, r3, #1
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6859      	ldr	r1, [r3, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	440b      	add	r3, r1
 8002062:	fbb0 f3f3 	udiv	r3, r0, r3
 8002066:	3301      	adds	r3, #1
 8002068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800206c:	2b00      	cmp	r3, #0
 800206e:	bf0c      	ite	eq
 8002070:	2301      	moveq	r3, #1
 8002072:	2300      	movne	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	e012      	b.n	800209e <HAL_I2C_Init+0x18e>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	1e58      	subs	r0, r3, #1
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6859      	ldr	r1, [r3, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	0099      	lsls	r1, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	fbb0 f3f3 	udiv	r3, r0, r3
 800208e:	3301      	adds	r3, #1
 8002090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002094:	2b00      	cmp	r3, #0
 8002096:	bf0c      	ite	eq
 8002098:	2301      	moveq	r3, #1
 800209a:	2300      	movne	r3, #0
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_I2C_Init+0x196>
 80020a2:	2301      	movs	r3, #1
 80020a4:	e022      	b.n	80020ec <HAL_I2C_Init+0x1dc>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10e      	bne.n	80020cc <HAL_I2C_Init+0x1bc>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	1e58      	subs	r0, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6859      	ldr	r1, [r3, #4]
 80020b6:	460b      	mov	r3, r1
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	440b      	add	r3, r1
 80020bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80020c0:	3301      	adds	r3, #1
 80020c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020ca:	e00f      	b.n	80020ec <HAL_I2C_Init+0x1dc>
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1e58      	subs	r0, r3, #1
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6859      	ldr	r1, [r3, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	440b      	add	r3, r1
 80020da:	0099      	lsls	r1, r3, #2
 80020dc:	440b      	add	r3, r1
 80020de:	fbb0 f3f3 	udiv	r3, r0, r3
 80020e2:	3301      	adds	r3, #1
 80020e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	6809      	ldr	r1, [r1, #0]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69da      	ldr	r2, [r3, #28]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800211a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	6911      	ldr	r1, [r2, #16]
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	68d2      	ldr	r2, [r2, #12]
 8002126:	4311      	orrs	r1, r2
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	430b      	orrs	r3, r1
 800212e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	695a      	ldr	r2, [r3, #20]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2220      	movs	r2, #32
 8002166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	000186a0 	.word	0x000186a0
 8002188:	001e847f 	.word	0x001e847f
 800218c:	003d08ff 	.word	0x003d08ff
 8002190:	431bde83 	.word	0x431bde83
 8002194:	10624dd3 	.word	0x10624dd3

08002198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e272      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8087 	beq.w	80022c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b8:	4b92      	ldr	r3, [pc, #584]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 030c 	and.w	r3, r3, #12
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d00c      	beq.n	80021de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021c4:	4b8f      	ldr	r3, [pc, #572]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 030c 	and.w	r3, r3, #12
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d112      	bne.n	80021f6 <HAL_RCC_OscConfig+0x5e>
 80021d0:	4b8c      	ldr	r3, [pc, #560]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021dc:	d10b      	bne.n	80021f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021de:	4b89      	ldr	r3, [pc, #548]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d06c      	beq.n	80022c4 <HAL_RCC_OscConfig+0x12c>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d168      	bne.n	80022c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e24c      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fe:	d106      	bne.n	800220e <HAL_RCC_OscConfig+0x76>
 8002200:	4b80      	ldr	r3, [pc, #512]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a7f      	ldr	r2, [pc, #508]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800220a:	6013      	str	r3, [r2, #0]
 800220c:	e02e      	b.n	800226c <HAL_RCC_OscConfig+0xd4>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10c      	bne.n	8002230 <HAL_RCC_OscConfig+0x98>
 8002216:	4b7b      	ldr	r3, [pc, #492]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a7a      	ldr	r2, [pc, #488]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800221c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	4b78      	ldr	r3, [pc, #480]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a77      	ldr	r2, [pc, #476]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002228:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	e01d      	b.n	800226c <HAL_RCC_OscConfig+0xd4>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002238:	d10c      	bne.n	8002254 <HAL_RCC_OscConfig+0xbc>
 800223a:	4b72      	ldr	r3, [pc, #456]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a71      	ldr	r2, [pc, #452]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002244:	6013      	str	r3, [r2, #0]
 8002246:	4b6f      	ldr	r3, [pc, #444]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a6e      	ldr	r2, [pc, #440]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800224c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	e00b      	b.n	800226c <HAL_RCC_OscConfig+0xd4>
 8002254:	4b6b      	ldr	r3, [pc, #428]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a6a      	ldr	r2, [pc, #424]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800225a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b68      	ldr	r3, [pc, #416]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a67      	ldr	r2, [pc, #412]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800226a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d013      	beq.n	800229c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff faa0 	bl	80017b8 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff fa9c 	bl	80017b8 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	; 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e200      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228e:	4b5d      	ldr	r3, [pc, #372]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0xe4>
 800229a:	e014      	b.n	80022c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7ff fa8c 	bl	80017b8 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a4:	f7ff fa88 	bl	80017b8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b64      	cmp	r3, #100	; 0x64
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e1ec      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b6:	4b53      	ldr	r3, [pc, #332]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x10c>
 80022c2:	e000      	b.n	80022c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d063      	beq.n	800239a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022d2:	4b4c      	ldr	r3, [pc, #304]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 030c 	and.w	r3, r3, #12
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00b      	beq.n	80022f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022de:	4b49      	ldr	r3, [pc, #292]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d11c      	bne.n	8002324 <HAL_RCC_OscConfig+0x18c>
 80022ea:	4b46      	ldr	r3, [pc, #280]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d116      	bne.n	8002324 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f6:	4b43      	ldr	r3, [pc, #268]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d005      	beq.n	800230e <HAL_RCC_OscConfig+0x176>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e1c0      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800230e:	4b3d      	ldr	r3, [pc, #244]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4939      	ldr	r1, [pc, #228]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800231e:	4313      	orrs	r3, r2
 8002320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002322:	e03a      	b.n	800239a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d020      	beq.n	800236e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800232c:	4b36      	ldr	r3, [pc, #216]	; (8002408 <HAL_RCC_OscConfig+0x270>)
 800232e:	2201      	movs	r2, #1
 8002330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002332:	f7ff fa41 	bl	80017b8 <HAL_GetTick>
 8002336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002338:	e008      	b.n	800234c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800233a:	f7ff fa3d 	bl	80017b8 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e1a1      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0302 	and.w	r3, r3, #2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d0f0      	beq.n	800233a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002358:	4b2a      	ldr	r3, [pc, #168]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	695b      	ldr	r3, [r3, #20]
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4927      	ldr	r1, [pc, #156]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002368:	4313      	orrs	r3, r2
 800236a:	600b      	str	r3, [r1, #0]
 800236c:	e015      	b.n	800239a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800236e:	4b26      	ldr	r3, [pc, #152]	; (8002408 <HAL_RCC_OscConfig+0x270>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7ff fa20 	bl	80017b8 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800237c:	f7ff fa1c 	bl	80017b8 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e180      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238e:	4b1d      	ldr	r3, [pc, #116]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d03a      	beq.n	800241c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d019      	beq.n	80023e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ae:	4b17      	ldr	r3, [pc, #92]	; (800240c <HAL_RCC_OscConfig+0x274>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b4:	f7ff fa00 	bl	80017b8 <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023bc:	f7ff f9fc 	bl	80017b8 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e160      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ce:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0f0      	beq.n	80023bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023da:	2001      	movs	r0, #1
 80023dc:	f000 face 	bl	800297c <RCC_Delay>
 80023e0:	e01c      	b.n	800241c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_RCC_OscConfig+0x274>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e8:	f7ff f9e6 	bl	80017b8 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ee:	e00f      	b.n	8002410 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023f0:	f7ff f9e2 	bl	80017b8 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d908      	bls.n	8002410 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e146      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
 8002402:	bf00      	nop
 8002404:	40021000 	.word	0x40021000
 8002408:	42420000 	.word	0x42420000
 800240c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002410:	4b92      	ldr	r3, [pc, #584]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e9      	bne.n	80023f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80a6 	beq.w	8002576 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800242e:	4b8b      	ldr	r3, [pc, #556]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10d      	bne.n	8002456 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800243a:	4b88      	ldr	r3, [pc, #544]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	4a87      	ldr	r2, [pc, #540]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002444:	61d3      	str	r3, [r2, #28]
 8002446:	4b85      	ldr	r3, [pc, #532]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244e:	60bb      	str	r3, [r7, #8]
 8002450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002452:	2301      	movs	r3, #1
 8002454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002456:	4b82      	ldr	r3, [pc, #520]	; (8002660 <HAL_RCC_OscConfig+0x4c8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800245e:	2b00      	cmp	r3, #0
 8002460:	d118      	bne.n	8002494 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002462:	4b7f      	ldr	r3, [pc, #508]	; (8002660 <HAL_RCC_OscConfig+0x4c8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a7e      	ldr	r2, [pc, #504]	; (8002660 <HAL_RCC_OscConfig+0x4c8>)
 8002468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800246c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800246e:	f7ff f9a3 	bl	80017b8 <HAL_GetTick>
 8002472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002474:	e008      	b.n	8002488 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002476:	f7ff f99f 	bl	80017b8 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	2b64      	cmp	r3, #100	; 0x64
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e103      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002488:	4b75      	ldr	r3, [pc, #468]	; (8002660 <HAL_RCC_OscConfig+0x4c8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f0      	beq.n	8002476 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d106      	bne.n	80024aa <HAL_RCC_OscConfig+0x312>
 800249c:	4b6f      	ldr	r3, [pc, #444]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	4a6e      	ldr	r2, [pc, #440]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6213      	str	r3, [r2, #32]
 80024a8:	e02d      	b.n	8002506 <HAL_RCC_OscConfig+0x36e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0x334>
 80024b2:	4b6a      	ldr	r3, [pc, #424]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a69      	ldr	r2, [pc, #420]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	f023 0301 	bic.w	r3, r3, #1
 80024bc:	6213      	str	r3, [r2, #32]
 80024be:	4b67      	ldr	r3, [pc, #412]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	4a66      	ldr	r2, [pc, #408]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	f023 0304 	bic.w	r3, r3, #4
 80024c8:	6213      	str	r3, [r2, #32]
 80024ca:	e01c      	b.n	8002506 <HAL_RCC_OscConfig+0x36e>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	2b05      	cmp	r3, #5
 80024d2:	d10c      	bne.n	80024ee <HAL_RCC_OscConfig+0x356>
 80024d4:	4b61      	ldr	r3, [pc, #388]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4a60      	ldr	r2, [pc, #384]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024da:	f043 0304 	orr.w	r3, r3, #4
 80024de:	6213      	str	r3, [r2, #32]
 80024e0:	4b5e      	ldr	r3, [pc, #376]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	4a5d      	ldr	r2, [pc, #372]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	6213      	str	r3, [r2, #32]
 80024ec:	e00b      	b.n	8002506 <HAL_RCC_OscConfig+0x36e>
 80024ee:	4b5b      	ldr	r3, [pc, #364]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	4a5a      	ldr	r2, [pc, #360]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	f023 0301 	bic.w	r3, r3, #1
 80024f8:	6213      	str	r3, [r2, #32]
 80024fa:	4b58      	ldr	r3, [pc, #352]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	4a57      	ldr	r2, [pc, #348]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002500:	f023 0304 	bic.w	r3, r3, #4
 8002504:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d015      	beq.n	800253a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250e:	f7ff f953 	bl	80017b8 <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002514:	e00a      	b.n	800252c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002516:	f7ff f94f 	bl	80017b8 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	f241 3288 	movw	r2, #5000	; 0x1388
 8002524:	4293      	cmp	r3, r2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e0b1      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800252c:	4b4b      	ldr	r3, [pc, #300]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0ee      	beq.n	8002516 <HAL_RCC_OscConfig+0x37e>
 8002538:	e014      	b.n	8002564 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253a:	f7ff f93d 	bl	80017b8 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002540:	e00a      	b.n	8002558 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002542:	f7ff f939 	bl	80017b8 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002550:	4293      	cmp	r3, r2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e09b      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002558:	4b40      	ldr	r3, [pc, #256]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1ee      	bne.n	8002542 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002564:	7dfb      	ldrb	r3, [r7, #23]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d105      	bne.n	8002576 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800256a:	4b3c      	ldr	r3, [pc, #240]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	4a3b      	ldr	r2, [pc, #236]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002574:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 8087 	beq.w	800268e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002580:	4b36      	ldr	r3, [pc, #216]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b08      	cmp	r3, #8
 800258a:	d061      	beq.n	8002650 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	2b02      	cmp	r3, #2
 8002592:	d146      	bne.n	8002622 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002594:	4b33      	ldr	r3, [pc, #204]	; (8002664 <HAL_RCC_OscConfig+0x4cc>)
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259a:	f7ff f90d 	bl	80017b8 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a2:	f7ff f909 	bl	80017b8 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e06d      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b4:	4b29      	ldr	r3, [pc, #164]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1f0      	bne.n	80025a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025c8:	d108      	bne.n	80025dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025ca:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	4921      	ldr	r1, [pc, #132]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025dc:	4b1f      	ldr	r3, [pc, #124]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a19      	ldr	r1, [r3, #32]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ec:	430b      	orrs	r3, r1
 80025ee:	491b      	ldr	r1, [pc, #108]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025f4:	4b1b      	ldr	r3, [pc, #108]	; (8002664 <HAL_RCC_OscConfig+0x4cc>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fa:	f7ff f8dd 	bl	80017b8 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002602:	f7ff f8d9 	bl	80017b8 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e03d      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002614:	4b11      	ldr	r3, [pc, #68]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x46a>
 8002620:	e035      	b.n	800268e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <HAL_RCC_OscConfig+0x4cc>)
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7ff f8c6 	bl	80017b8 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002630:	f7ff f8c2 	bl	80017b8 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e026      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_RCC_OscConfig+0x4c4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x498>
 800264e:	e01e      	b.n	800268e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d107      	bne.n	8002668 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e019      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
 800265c:	40021000 	.word	0x40021000
 8002660:	40007000 	.word	0x40007000
 8002664:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002668:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <HAL_RCC_OscConfig+0x500>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	429a      	cmp	r2, r3
 800267a:	d106      	bne.n	800268a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002686:	429a      	cmp	r2, r3
 8002688:	d001      	beq.n	800268e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40021000 	.word	0x40021000

0800269c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e0d0      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026b0:	4b6a      	ldr	r3, [pc, #424]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d910      	bls.n	80026e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026be:	4b67      	ldr	r3, [pc, #412]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f023 0207 	bic.w	r2, r3, #7
 80026c6:	4965      	ldr	r1, [pc, #404]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ce:	4b63      	ldr	r3, [pc, #396]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d001      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e0b8      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d020      	beq.n	800272e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0304 	and.w	r3, r3, #4
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d005      	beq.n	8002704 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026f8:	4b59      	ldr	r3, [pc, #356]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	4a58      	ldr	r2, [pc, #352]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002702:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0308 	and.w	r3, r3, #8
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002710:	4b53      	ldr	r3, [pc, #332]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	4a52      	ldr	r2, [pc, #328]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800271a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800271c:	4b50      	ldr	r3, [pc, #320]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	494d      	ldr	r1, [pc, #308]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800272a:	4313      	orrs	r3, r2
 800272c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d040      	beq.n	80027bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d107      	bne.n	8002752 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002742:	4b47      	ldr	r3, [pc, #284]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d115      	bne.n	800277a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e07f      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b02      	cmp	r3, #2
 8002758:	d107      	bne.n	800276a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800275a:	4b41      	ldr	r3, [pc, #260]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d109      	bne.n	800277a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e073      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800276a:	4b3d      	ldr	r3, [pc, #244]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e06b      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800277a:	4b39      	ldr	r3, [pc, #228]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f023 0203 	bic.w	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	4936      	ldr	r1, [pc, #216]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	4313      	orrs	r3, r2
 800278a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800278c:	f7ff f814 	bl	80017b8 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002792:	e00a      	b.n	80027aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002794:	f7ff f810 	bl	80017b8 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e053      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027aa:	4b2d      	ldr	r3, [pc, #180]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 020c 	and.w	r2, r3, #12
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d1eb      	bne.n	8002794 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027bc:	4b27      	ldr	r3, [pc, #156]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d210      	bcs.n	80027ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ca:	4b24      	ldr	r3, [pc, #144]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f023 0207 	bic.w	r2, r3, #7
 80027d2:	4922      	ldr	r1, [pc, #136]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027da:	4b20      	ldr	r3, [pc, #128]	; (800285c <HAL_RCC_ClockConfig+0x1c0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d001      	beq.n	80027ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e032      	b.n	8002852 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027f8:	4b19      	ldr	r3, [pc, #100]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	4916      	ldr	r1, [pc, #88]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	4313      	orrs	r3, r2
 8002808:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d009      	beq.n	800282a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002816:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	490e      	ldr	r1, [pc, #56]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002826:	4313      	orrs	r3, r2
 8002828:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800282a:	f000 f821 	bl	8002870 <HAL_RCC_GetSysClockFreq>
 800282e:	4602      	mov	r2, r0
 8002830:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <HAL_RCC_ClockConfig+0x1c4>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	091b      	lsrs	r3, r3, #4
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	490a      	ldr	r1, [pc, #40]	; (8002864 <HAL_RCC_ClockConfig+0x1c8>)
 800283c:	5ccb      	ldrb	r3, [r1, r3]
 800283e:	fa22 f303 	lsr.w	r3, r2, r3
 8002842:	4a09      	ldr	r2, [pc, #36]	; (8002868 <HAL_RCC_ClockConfig+0x1cc>)
 8002844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002846:	4b09      	ldr	r3, [pc, #36]	; (800286c <HAL_RCC_ClockConfig+0x1d0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe ff72 	bl	8001734 <HAL_InitTick>

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40022000 	.word	0x40022000
 8002860:	40021000 	.word	0x40021000
 8002864:	08009900 	.word	0x08009900
 8002868:	20000000 	.word	0x20000000
 800286c:	20000004 	.word	0x20000004

08002870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002870:	b480      	push	{r7}
 8002872:	b087      	sub	sp, #28
 8002874:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	2300      	movs	r3, #0
 8002884:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800288a:	4b1e      	ldr	r3, [pc, #120]	; (8002904 <HAL_RCC_GetSysClockFreq+0x94>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b04      	cmp	r3, #4
 8002898:	d002      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0x30>
 800289a:	2b08      	cmp	r3, #8
 800289c:	d003      	beq.n	80028a6 <HAL_RCC_GetSysClockFreq+0x36>
 800289e:	e027      	b.n	80028f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <HAL_RCC_GetSysClockFreq+0x98>)
 80028a2:	613b      	str	r3, [r7, #16]
      break;
 80028a4:	e027      	b.n	80028f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	0c9b      	lsrs	r3, r3, #18
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	4a17      	ldr	r2, [pc, #92]	; (800290c <HAL_RCC_GetSysClockFreq+0x9c>)
 80028b0:	5cd3      	ldrb	r3, [r2, r3]
 80028b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d010      	beq.n	80028e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028be:	4b11      	ldr	r3, [pc, #68]	; (8002904 <HAL_RCC_GetSysClockFreq+0x94>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	0c5b      	lsrs	r3, r3, #17
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	4a11      	ldr	r2, [pc, #68]	; (8002910 <HAL_RCC_GetSysClockFreq+0xa0>)
 80028ca:	5cd3      	ldrb	r3, [r2, r3]
 80028cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a0d      	ldr	r2, [pc, #52]	; (8002908 <HAL_RCC_GetSysClockFreq+0x98>)
 80028d2:	fb03 f202 	mul.w	r2, r3, r2
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	e004      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a0c      	ldr	r2, [pc, #48]	; (8002914 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028e4:	fb02 f303 	mul.w	r3, r2, r3
 80028e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	613b      	str	r3, [r7, #16]
      break;
 80028ee:	e002      	b.n	80028f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <HAL_RCC_GetSysClockFreq+0x98>)
 80028f2:	613b      	str	r3, [r7, #16]
      break;
 80028f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028f6:	693b      	ldr	r3, [r7, #16]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	371c      	adds	r7, #28
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40021000 	.word	0x40021000
 8002908:	007a1200 	.word	0x007a1200
 800290c:	08009918 	.word	0x08009918
 8002910:	08009928 	.word	0x08009928
 8002914:	003d0900 	.word	0x003d0900

08002918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800291c:	4b02      	ldr	r3, [pc, #8]	; (8002928 <HAL_RCC_GetHCLKFreq+0x10>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr
 8002928:	20000000 	.word	0x20000000

0800292c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002930:	f7ff fff2 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 8002934:	4602      	mov	r2, r0
 8002936:	4b05      	ldr	r3, [pc, #20]	; (800294c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	0a1b      	lsrs	r3, r3, #8
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	4903      	ldr	r1, [pc, #12]	; (8002950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002942:	5ccb      	ldrb	r3, [r1, r3]
 8002944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	08009910 	.word	0x08009910

08002954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002958:	f7ff ffde 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 800295c:	4602      	mov	r2, r0
 800295e:	4b05      	ldr	r3, [pc, #20]	; (8002974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	0adb      	lsrs	r3, r3, #11
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	4903      	ldr	r1, [pc, #12]	; (8002978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800296a:	5ccb      	ldrb	r3, [r1, r3]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002970:	4618      	mov	r0, r3
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40021000 	.word	0x40021000
 8002978:	08009910 	.word	0x08009910

0800297c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002984:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <RCC_Delay+0x34>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0a      	ldr	r2, [pc, #40]	; (80029b4 <RCC_Delay+0x38>)
 800298a:	fba2 2303 	umull	r2, r3, r2, r3
 800298e:	0a5b      	lsrs	r3, r3, #9
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002998:	bf00      	nop
  }
  while (Delay --);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	1e5a      	subs	r2, r3, #1
 800299e:	60fa      	str	r2, [r7, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f9      	bne.n	8002998 <RCC_Delay+0x1c>
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	20000000 	.word	0x20000000
 80029b4:	10624dd3 	.word	0x10624dd3

080029b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e041      	b.n	8002a4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fe fcf8 	bl	80013d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3304      	adds	r3, #4
 80029f4:	4619      	mov	r1, r3
 80029f6:	4610      	mov	r0, r2
 80029f8:	f000 fc30 	bl	800325c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d001      	beq.n	8002a70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e03a      	b.n	8002ae6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2202      	movs	r2, #2
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68da      	ldr	r2, [r3, #12]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0201 	orr.w	r2, r2, #1
 8002a86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a18      	ldr	r2, [pc, #96]	; (8002af0 <HAL_TIM_Base_Start_IT+0x98>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00e      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x58>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a9a:	d009      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x58>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a14      	ldr	r2, [pc, #80]	; (8002af4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d004      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x58>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a13      	ldr	r2, [pc, #76]	; (8002af8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d111      	bne.n	8002ad4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d010      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f042 0201 	orr.w	r2, r2, #1
 8002ad0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ad2:	e007      	b.n	8002ae4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	40012c00 	.word	0x40012c00
 8002af4:	40000400 	.word	0x40000400
 8002af8:	40000800 	.word	0x40000800

08002afc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e041      	b.n	8002b92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d106      	bne.n	8002b28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f839 	bl	8002b9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3304      	adds	r3, #4
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	f000 fb8e 	bl	800325c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr

08002bac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d109      	bne.n	8002bd0 <HAL_TIM_PWM_Start+0x24>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	bf14      	ite	ne
 8002bc8:	2301      	movne	r3, #1
 8002bca:	2300      	moveq	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	e022      	b.n	8002c16 <HAL_TIM_PWM_Start+0x6a>
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d109      	bne.n	8002bea <HAL_TIM_PWM_Start+0x3e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	bf14      	ite	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	2300      	moveq	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	e015      	b.n	8002c16 <HAL_TIM_PWM_Start+0x6a>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d109      	bne.n	8002c04 <HAL_TIM_PWM_Start+0x58>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	e008      	b.n	8002c16 <HAL_TIM_PWM_Start+0x6a>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	bf14      	ite	ne
 8002c10:	2301      	movne	r3, #1
 8002c12:	2300      	moveq	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e05e      	b.n	8002cdc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d104      	bne.n	8002c2e <HAL_TIM_PWM_Start+0x82>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c2c:	e013      	b.n	8002c56 <HAL_TIM_PWM_Start+0xaa>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2b04      	cmp	r3, #4
 8002c32:	d104      	bne.n	8002c3e <HAL_TIM_PWM_Start+0x92>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c3c:	e00b      	b.n	8002c56 <HAL_TIM_PWM_Start+0xaa>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d104      	bne.n	8002c4e <HAL_TIM_PWM_Start+0xa2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c4c:	e003      	b.n	8002c56 <HAL_TIM_PWM_Start+0xaa>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2202      	movs	r2, #2
 8002c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	6839      	ldr	r1, [r7, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 fd7c 	bl	800375c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1e      	ldr	r2, [pc, #120]	; (8002ce4 <HAL_TIM_PWM_Start+0x138>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d107      	bne.n	8002c7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a18      	ldr	r2, [pc, #96]	; (8002ce4 <HAL_TIM_PWM_Start+0x138>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d00e      	beq.n	8002ca6 <HAL_TIM_PWM_Start+0xfa>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c90:	d009      	beq.n	8002ca6 <HAL_TIM_PWM_Start+0xfa>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a14      	ldr	r2, [pc, #80]	; (8002ce8 <HAL_TIM_PWM_Start+0x13c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d004      	beq.n	8002ca6 <HAL_TIM_PWM_Start+0xfa>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a12      	ldr	r2, [pc, #72]	; (8002cec <HAL_TIM_PWM_Start+0x140>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d111      	bne.n	8002cca <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b06      	cmp	r3, #6
 8002cb6:	d010      	beq.n	8002cda <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cc8:	e007      	b.n	8002cda <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f042 0201 	orr.w	r2, r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40000800 	.word	0x40000800

08002cf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d122      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d11b      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f06f 0202 	mvn.w	r2, #2
 8002d1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 fa76 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002d38:	e005      	b.n	8002d46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 fa69 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 fa78 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d122      	bne.n	8002da0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	f003 0304 	and.w	r3, r3, #4
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d11b      	bne.n	8002da0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f06f 0204 	mvn.w	r2, #4
 8002d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2202      	movs	r2, #2
 8002d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 fa4c 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002d8c:	e005      	b.n	8002d9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 fa3f 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 fa4e 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d122      	bne.n	8002df4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d11b      	bne.n	8002df4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0208 	mvn.w	r2, #8
 8002dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2204      	movs	r2, #4
 8002dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fa22 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002de0:	e005      	b.n	8002dee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fa15 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fa24 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f003 0310 	and.w	r3, r3, #16
 8002dfe:	2b10      	cmp	r3, #16
 8002e00:	d122      	bne.n	8002e48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	2b10      	cmp	r3, #16
 8002e0e:	d11b      	bne.n	8002e48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f06f 0210 	mvn.w	r2, #16
 8002e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2208      	movs	r2, #8
 8002e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d003      	beq.n	8002e36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f9f8 	bl	8003224 <HAL_TIM_IC_CaptureCallback>
 8002e34:	e005      	b.n	8002e42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f9eb 	bl	8003212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 f9fa 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d10e      	bne.n	8002e74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d107      	bne.n	8002e74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0201 	mvn.w	r2, #1
 8002e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f001 fdb0 	bl	80049d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e7e:	2b80      	cmp	r3, #128	; 0x80
 8002e80:	d10e      	bne.n	8002ea0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e8c:	2b80      	cmp	r3, #128	; 0x80
 8002e8e:	d107      	bne.n	8002ea0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fce9 	bl	8003872 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eaa:	2b40      	cmp	r3, #64	; 0x40
 8002eac:	d10e      	bne.n	8002ecc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eb8:	2b40      	cmp	r3, #64	; 0x40
 8002eba:	d107      	bne.n	8002ecc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f9be 	bl	8003248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	2b20      	cmp	r3, #32
 8002ed8:	d10e      	bne.n	8002ef8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	f003 0320 	and.w	r3, r3, #32
 8002ee4:	2b20      	cmp	r3, #32
 8002ee6:	d107      	bne.n	8002ef8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f06f 0220 	mvn.w	r2, #32
 8002ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 fcb4 	bl	8003860 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ef8:	bf00      	nop
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d101      	bne.n	8002f1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e0ae      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2b0c      	cmp	r3, #12
 8002f2a:	f200 809f 	bhi.w	800306c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f2e:	a201      	add	r2, pc, #4	; (adr r2, 8002f34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f34:	08002f69 	.word	0x08002f69
 8002f38:	0800306d 	.word	0x0800306d
 8002f3c:	0800306d 	.word	0x0800306d
 8002f40:	0800306d 	.word	0x0800306d
 8002f44:	08002fa9 	.word	0x08002fa9
 8002f48:	0800306d 	.word	0x0800306d
 8002f4c:	0800306d 	.word	0x0800306d
 8002f50:	0800306d 	.word	0x0800306d
 8002f54:	08002feb 	.word	0x08002feb
 8002f58:	0800306d 	.word	0x0800306d
 8002f5c:	0800306d 	.word	0x0800306d
 8002f60:	0800306d 	.word	0x0800306d
 8002f64:	0800302b 	.word	0x0800302b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f9d6 	bl	8003320 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699a      	ldr	r2, [r3, #24]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0208 	orr.w	r2, r2, #8
 8002f82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699a      	ldr	r2, [r3, #24]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f022 0204 	bic.w	r2, r2, #4
 8002f92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6999      	ldr	r1, [r3, #24]
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	619a      	str	r2, [r3, #24]
      break;
 8002fa6:	e064      	b.n	8003072 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68b9      	ldr	r1, [r7, #8]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 fa1c 	bl	80033ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699a      	ldr	r2, [r3, #24]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699a      	ldr	r2, [r3, #24]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6999      	ldr	r1, [r3, #24]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	021a      	lsls	r2, r3, #8
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	619a      	str	r2, [r3, #24]
      break;
 8002fe8:	e043      	b.n	8003072 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68b9      	ldr	r1, [r7, #8]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f000 fa65 	bl	80034c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	69da      	ldr	r2, [r3, #28]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0208 	orr.w	r2, r2, #8
 8003004:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	69da      	ldr	r2, [r3, #28]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0204 	bic.w	r2, r2, #4
 8003014:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	69d9      	ldr	r1, [r3, #28]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	61da      	str	r2, [r3, #28]
      break;
 8003028:	e023      	b.n	8003072 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68b9      	ldr	r1, [r7, #8]
 8003030:	4618      	mov	r0, r3
 8003032:	f000 faaf 	bl	8003594 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	69da      	ldr	r2, [r3, #28]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003044:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	69da      	ldr	r2, [r3, #28]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003054:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	69d9      	ldr	r1, [r3, #28]
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	021a      	lsls	r2, r3, #8
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	61da      	str	r2, [r3, #28]
      break;
 800306a:	e002      	b.n	8003072 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	75fb      	strb	r3, [r7, #23]
      break;
 8003070:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800307a:	7dfb      	ldrb	r3, [r7, #23]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <HAL_TIM_ConfigClockSource+0x1c>
 800309c:	2302      	movs	r3, #2
 800309e:	e0b4      	b.n	800320a <HAL_TIM_ConfigClockSource+0x186>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80030be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030d8:	d03e      	beq.n	8003158 <HAL_TIM_ConfigClockSource+0xd4>
 80030da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030de:	f200 8087 	bhi.w	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 80030e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e6:	f000 8086 	beq.w	80031f6 <HAL_TIM_ConfigClockSource+0x172>
 80030ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ee:	d87f      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 80030f0:	2b70      	cmp	r3, #112	; 0x70
 80030f2:	d01a      	beq.n	800312a <HAL_TIM_ConfigClockSource+0xa6>
 80030f4:	2b70      	cmp	r3, #112	; 0x70
 80030f6:	d87b      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 80030f8:	2b60      	cmp	r3, #96	; 0x60
 80030fa:	d050      	beq.n	800319e <HAL_TIM_ConfigClockSource+0x11a>
 80030fc:	2b60      	cmp	r3, #96	; 0x60
 80030fe:	d877      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003100:	2b50      	cmp	r3, #80	; 0x50
 8003102:	d03c      	beq.n	800317e <HAL_TIM_ConfigClockSource+0xfa>
 8003104:	2b50      	cmp	r3, #80	; 0x50
 8003106:	d873      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003108:	2b40      	cmp	r3, #64	; 0x40
 800310a:	d058      	beq.n	80031be <HAL_TIM_ConfigClockSource+0x13a>
 800310c:	2b40      	cmp	r3, #64	; 0x40
 800310e:	d86f      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003110:	2b30      	cmp	r3, #48	; 0x30
 8003112:	d064      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 8003114:	2b30      	cmp	r3, #48	; 0x30
 8003116:	d86b      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003118:	2b20      	cmp	r3, #32
 800311a:	d060      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 800311c:	2b20      	cmp	r3, #32
 800311e:	d867      	bhi.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003120:	2b00      	cmp	r3, #0
 8003122:	d05c      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 8003124:	2b10      	cmp	r3, #16
 8003126:	d05a      	beq.n	80031de <HAL_TIM_ConfigClockSource+0x15a>
 8003128:	e062      	b.n	80031f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800313a:	f000 faf0 	bl	800371e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800314c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	609a      	str	r2, [r3, #8]
      break;
 8003156:	e04f      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003168:	f000 fad9 	bl	800371e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800317a:	609a      	str	r2, [r3, #8]
      break;
 800317c:	e03c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800318a:	461a      	mov	r2, r3
 800318c:	f000 fa50 	bl	8003630 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2150      	movs	r1, #80	; 0x50
 8003196:	4618      	mov	r0, r3
 8003198:	f000 faa7 	bl	80036ea <TIM_ITRx_SetConfig>
      break;
 800319c:	e02c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031aa:	461a      	mov	r2, r3
 80031ac:	f000 fa6e 	bl	800368c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2160      	movs	r1, #96	; 0x60
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 fa97 	bl	80036ea <TIM_ITRx_SetConfig>
      break;
 80031bc:	e01c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ca:	461a      	mov	r2, r3
 80031cc:	f000 fa30 	bl	8003630 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2140      	movs	r1, #64	; 0x40
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fa87 	bl	80036ea <TIM_ITRx_SetConfig>
      break;
 80031dc:	e00c      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4619      	mov	r1, r3
 80031e8:	4610      	mov	r0, r2
 80031ea:	f000 fa7e 	bl	80036ea <TIM_ITRx_SetConfig>
      break;
 80031ee:	e003      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
      break;
 80031f4:	e000      	b.n	80031f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003208:	7bfb      	ldrb	r3, [r7, #15]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	bc80      	pop	{r7}
 8003246:	4770      	bx	lr

08003248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	bc80      	pop	{r7}
 8003258:	4770      	bx	lr
	...

0800325c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a29      	ldr	r2, [pc, #164]	; (8003314 <TIM_Base_SetConfig+0xb8>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d00b      	beq.n	800328c <TIM_Base_SetConfig+0x30>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800327a:	d007      	beq.n	800328c <TIM_Base_SetConfig+0x30>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a26      	ldr	r2, [pc, #152]	; (8003318 <TIM_Base_SetConfig+0xbc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d003      	beq.n	800328c <TIM_Base_SetConfig+0x30>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a25      	ldr	r2, [pc, #148]	; (800331c <TIM_Base_SetConfig+0xc0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d108      	bne.n	800329e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	4313      	orrs	r3, r2
 800329c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a1c      	ldr	r2, [pc, #112]	; (8003314 <TIM_Base_SetConfig+0xb8>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00b      	beq.n	80032be <TIM_Base_SetConfig+0x62>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ac:	d007      	beq.n	80032be <TIM_Base_SetConfig+0x62>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a19      	ldr	r2, [pc, #100]	; (8003318 <TIM_Base_SetConfig+0xbc>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d003      	beq.n	80032be <TIM_Base_SetConfig+0x62>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a18      	ldr	r2, [pc, #96]	; (800331c <TIM_Base_SetConfig+0xc0>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d108      	bne.n	80032d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	4313      	orrs	r3, r2
 80032dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a07      	ldr	r2, [pc, #28]	; (8003314 <TIM_Base_SetConfig+0xb8>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d103      	bne.n	8003304 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	691a      	ldr	r2, [r3, #16]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	615a      	str	r2, [r3, #20]
}
 800330a:	bf00      	nop
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40000400 	.word	0x40000400
 800331c:	40000800 	.word	0x40000800

08003320 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	f023 0201 	bic.w	r2, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f023 0303 	bic.w	r3, r3, #3
 8003356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	4313      	orrs	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	f023 0302 	bic.w	r3, r3, #2
 8003368:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	4313      	orrs	r3, r2
 8003372:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a1c      	ldr	r2, [pc, #112]	; (80033e8 <TIM_OC1_SetConfig+0xc8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d10c      	bne.n	8003396 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f023 0308 	bic.w	r3, r3, #8
 8003382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	4313      	orrs	r3, r2
 800338c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f023 0304 	bic.w	r3, r3, #4
 8003394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a13      	ldr	r2, [pc, #76]	; (80033e8 <TIM_OC1_SetConfig+0xc8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d111      	bne.n	80033c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	621a      	str	r2, [r3, #32]
}
 80033dc:	bf00      	nop
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40012c00 	.word	0x40012c00

080033ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	f023 0210 	bic.w	r2, r3, #16
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800341a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	021b      	lsls	r3, r3, #8
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f023 0320 	bic.w	r3, r3, #32
 8003436:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a1d      	ldr	r2, [pc, #116]	; (80034bc <TIM_OC2_SetConfig+0xd0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d10d      	bne.n	8003468 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4313      	orrs	r3, r2
 800345e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003466:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a14      	ldr	r2, [pc, #80]	; (80034bc <TIM_OC2_SetConfig+0xd0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d113      	bne.n	8003498 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003476:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800347e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	621a      	str	r2, [r3, #32]
}
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	40012c00 	.word	0x40012c00

080034c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a1b      	ldr	r3, [r3, #32]
 80034ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f023 0303 	bic.w	r3, r3, #3
 80034f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	021b      	lsls	r3, r3, #8
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	4313      	orrs	r3, r2
 8003514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a1d      	ldr	r2, [pc, #116]	; (8003590 <TIM_OC3_SetConfig+0xd0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d10d      	bne.n	800353a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003524:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	021b      	lsls	r3, r3, #8
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	4313      	orrs	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a14      	ldr	r2, [pc, #80]	; (8003590 <TIM_OC3_SetConfig+0xd0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d113      	bne.n	800356a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	011b      	lsls	r3, r3, #4
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4313      	orrs	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	621a      	str	r2, [r3, #32]
}
 8003584:	bf00      	nop
 8003586:	371c      	adds	r7, #28
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40012c00 	.word	0x40012c00

08003594 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	021b      	lsls	r3, r3, #8
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	031b      	lsls	r3, r3, #12
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a0f      	ldr	r2, [pc, #60]	; (800362c <TIM_OC4_SetConfig+0x98>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d109      	bne.n	8003608 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	019b      	lsls	r3, r3, #6
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	4313      	orrs	r3, r2
 8003606:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	621a      	str	r2, [r3, #32]
}
 8003622:	bf00      	nop
 8003624:	371c      	adds	r7, #28
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr
 800362c:	40012c00 	.word	0x40012c00

08003630 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6a1b      	ldr	r3, [r3, #32]
 8003646:	f023 0201 	bic.w	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800365a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f023 030a 	bic.w	r3, r3, #10
 800366c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	4313      	orrs	r3, r2
 8003674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	621a      	str	r2, [r3, #32]
}
 8003682:	bf00      	nop
 8003684:	371c      	adds	r7, #28
 8003686:	46bd      	mov	sp, r7
 8003688:	bc80      	pop	{r7}
 800368a:	4770      	bx	lr

0800368c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	f023 0210 	bic.w	r2, r3, #16
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	031b      	lsls	r3, r3, #12
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	011b      	lsls	r3, r3, #4
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	621a      	str	r2, [r3, #32]
}
 80036e0:	bf00      	nop
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr

080036ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b085      	sub	sp, #20
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003700:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4313      	orrs	r3, r2
 8003708:	f043 0307 	orr.w	r3, r3, #7
 800370c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	609a      	str	r2, [r3, #8]
}
 8003714:	bf00      	nop
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800371e:	b480      	push	{r7}
 8003720:	b087      	sub	sp, #28
 8003722:	af00      	add	r7, sp, #0
 8003724:	60f8      	str	r0, [r7, #12]
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
 800372a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003738:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	021a      	lsls	r2, r3, #8
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	431a      	orrs	r2, r3
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	4313      	orrs	r3, r2
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	609a      	str	r2, [r3, #8]
}
 8003752:	bf00      	nop
 8003754:	371c      	adds	r7, #28
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800375c:	b480      	push	{r7}
 800375e:	b087      	sub	sp, #28
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	f003 031f 	and.w	r3, r3, #31
 800376e:	2201      	movs	r2, #1
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a1a      	ldr	r2, [r3, #32]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	43db      	mvns	r3, r3
 800377e:	401a      	ands	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a1a      	ldr	r2, [r3, #32]
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	f003 031f 	and.w	r3, r3, #31
 800378e:	6879      	ldr	r1, [r7, #4]
 8003790:	fa01 f303 	lsl.w	r3, r1, r3
 8003794:	431a      	orrs	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	621a      	str	r2, [r3, #32]
}
 800379a:	bf00      	nop
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr

080037a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e046      	b.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a16      	ldr	r2, [pc, #88]	; (8003854 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d00e      	beq.n	800381e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003808:	d009      	beq.n	800381e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a12      	ldr	r2, [pc, #72]	; (8003858 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d004      	beq.n	800381e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a10      	ldr	r2, [pc, #64]	; (800385c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d10c      	bne.n	8003838 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003824:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	4313      	orrs	r3, r2
 800382e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3714      	adds	r7, #20
 800384e:	46bd      	mov	sp, r7
 8003850:	bc80      	pop	{r7}
 8003852:	4770      	bx	lr
 8003854:	40012c00 	.word	0x40012c00
 8003858:	40000400 	.word	0x40000400
 800385c:	40000800 	.word	0x40000800

08003860 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr

08003872 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003872:	b480      	push	{r7}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	bc80      	pop	{r7}
 8003882:	4770      	bx	lr

08003884 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e042      	b.n	800391c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fd fe86 	bl	80015bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2224      	movs	r2, #36	; 0x24
 80038b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 fe57 	bl	800457c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68da      	ldr	r2, [r3, #12]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08a      	sub	sp, #40	; 0x28
 8003928:	af02      	add	r7, sp, #8
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	4613      	mov	r3, r2
 8003932:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003934:	2300      	movs	r3, #0
 8003936:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b20      	cmp	r3, #32
 8003942:	d16d      	bne.n	8003a20 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d002      	beq.n	8003950 <HAL_UART_Transmit+0x2c>
 800394a:	88fb      	ldrh	r3, [r7, #6]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e066      	b.n	8003a22 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2221      	movs	r2, #33	; 0x21
 800395e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003962:	f7fd ff29 	bl	80017b8 <HAL_GetTick>
 8003966:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	88fa      	ldrh	r2, [r7, #6]
 800396c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	88fa      	ldrh	r2, [r7, #6]
 8003972:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800397c:	d108      	bne.n	8003990 <HAL_UART_Transmit+0x6c>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d104      	bne.n	8003990 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	61bb      	str	r3, [r7, #24]
 800398e:	e003      	b.n	8003998 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003994:	2300      	movs	r3, #0
 8003996:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003998:	e02a      	b.n	80039f0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2200      	movs	r2, #0
 80039a2:	2180      	movs	r1, #128	; 0x80
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 fba6 	bl	80040f6 <UART_WaitOnFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e036      	b.n	8003a22 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10b      	bne.n	80039d2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	3302      	adds	r3, #2
 80039ce:	61bb      	str	r3, [r7, #24]
 80039d0:	e007      	b.n	80039e2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	781a      	ldrb	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	3301      	adds	r3, #1
 80039e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b01      	subs	r3, #1
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1cf      	bne.n	800399a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2200      	movs	r2, #0
 8003a02:	2140      	movs	r1, #64	; 0x40
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 fb76 	bl	80040f6 <UART_WaitOnFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e006      	b.n	8003a22 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2220      	movs	r2, #32
 8003a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	e000      	b.n	8003a22 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3720      	adds	r7, #32
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b08a      	sub	sp, #40	; 0x28
 8003a2e:	af02      	add	r7, sp, #8
 8003a30:	60f8      	str	r0, [r7, #12]
 8003a32:	60b9      	str	r1, [r7, #8]
 8003a34:	603b      	str	r3, [r7, #0]
 8003a36:	4613      	mov	r3, r2
 8003a38:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b20      	cmp	r3, #32
 8003a48:	d17c      	bne.n	8003b44 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <HAL_UART_Receive+0x2c>
 8003a50:	88fb      	ldrh	r3, [r7, #6]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e075      	b.n	8003b46 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2222      	movs	r2, #34	; 0x22
 8003a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a6e:	f7fd fea3 	bl	80017b8 <HAL_GetTick>
 8003a72:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	88fa      	ldrh	r2, [r7, #6]
 8003a7e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a88:	d108      	bne.n	8003a9c <HAL_UART_Receive+0x72>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d104      	bne.n	8003a9c <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	61bb      	str	r3, [r7, #24]
 8003a9a:	e003      	b.n	8003aa4 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003aa4:	e043      	b.n	8003b2e <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2200      	movs	r2, #0
 8003aae:	2120      	movs	r1, #32
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 fb20 	bl	80040f6 <UART_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e042      	b.n	8003b46 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10c      	bne.n	8003ae0 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	3302      	adds	r3, #2
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	e01f      	b.n	8003b20 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ae8:	d007      	beq.n	8003afa <HAL_UART_Receive+0xd0>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10a      	bne.n	8003b08 <HAL_UART_Receive+0xde>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	701a      	strb	r2, [r3, #0]
 8003b06:	e008      	b.n	8003b1a <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1b6      	bne.n	8003aa6 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8003b40:	2300      	movs	r3, #0
 8003b42:	e000      	b.n	8003b46 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b44:	2302      	movs	r3, #2
  }
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d112      	bne.n	8003b8e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d002      	beq.n	8003b74 <HAL_UART_Receive_IT+0x26>
 8003b6e:	88fb      	ldrh	r3, [r7, #6]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e00b      	b.n	8003b90 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b7e:	88fb      	ldrh	r3, [r7, #6]
 8003b80:	461a      	mov	r2, r3
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 fb24 	bl	80041d2 <UART_Start_Receive_IT>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	e000      	b.n	8003b90 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003b8e:	2302      	movs	r3, #2
  }
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b0ba      	sub	sp, #232	; 0xe8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003bd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10f      	bne.n	8003bfe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003be2:	f003 0320 	and.w	r3, r3, #32
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d009      	beq.n	8003bfe <HAL_UART_IRQHandler+0x66>
 8003bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 fc01 	bl	80043fe <UART_Receive_IT>
      return;
 8003bfc:	e25b      	b.n	80040b6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003bfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	f000 80de 	beq.w	8003dc4 <HAL_UART_IRQHandler+0x22c>
 8003c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d106      	bne.n	8003c22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c18:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80d1 	beq.w	8003dc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00b      	beq.n	8003c46 <HAL_UART_IRQHandler+0xae>
 8003c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3e:	f043 0201 	orr.w	r2, r3, #1
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00b      	beq.n	8003c6a <HAL_UART_IRQHandler+0xd2>
 8003c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d005      	beq.n	8003c6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c62:	f043 0202 	orr.w	r2, r3, #2
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00b      	beq.n	8003c8e <HAL_UART_IRQHandler+0xf6>
 8003c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d005      	beq.n	8003c8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	f043 0204 	orr.w	r2, r3, #4
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c92:	f003 0308 	and.w	r3, r3, #8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d011      	beq.n	8003cbe <HAL_UART_IRQHandler+0x126>
 8003c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c9e:	f003 0320 	and.w	r3, r3, #32
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d105      	bne.n	8003cb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ca6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d005      	beq.n	8003cbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb6:	f043 0208 	orr.w	r2, r3, #8
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 81f2 	beq.w	80040ac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ccc:	f003 0320 	and.w	r3, r3, #32
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x14e>
 8003cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cd8:	f003 0320 	and.w	r3, r3, #32
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d002      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 fb8c 	bl	80043fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bf14      	ite	ne
 8003cf4:	2301      	movne	r3, #1
 8003cf6:	2300      	moveq	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d02:	f003 0308 	and.w	r3, r3, #8
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d103      	bne.n	8003d12 <HAL_UART_IRQHandler+0x17a>
 8003d0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d04f      	beq.n	8003db2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fa96 	bl	8004244 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d041      	beq.n	8003daa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	3314      	adds	r3, #20
 8003d2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d34:	e853 3f00 	ldrex	r3, [r3]
 8003d38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	3314      	adds	r3, #20
 8003d4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d62:	e841 2300 	strex	r3, r2, [r1]
 8003d66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1d9      	bne.n	8003d26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d013      	beq.n	8003da2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7e:	4a7e      	ldr	r2, [pc, #504]	; (8003f78 <HAL_UART_IRQHandler+0x3e0>)
 8003d80:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7fd fe8c 	bl	8001aa4 <HAL_DMA_Abort_IT>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d016      	beq.n	8003dc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da0:	e00e      	b.n	8003dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f993 	bl	80040ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da8:	e00a      	b.n	8003dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f98f 	bl	80040ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db0:	e006      	b.n	8003dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f98b 	bl	80040ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003dbe:	e175      	b.n	80040ac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc0:	bf00      	nop
    return;
 8003dc2:	e173      	b.n	80040ac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	f040 814f 	bne.w	800406c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dd2:	f003 0310 	and.w	r3, r3, #16
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 8148 	beq.w	800406c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003de0:	f003 0310 	and.w	r3, r3, #16
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 8141 	beq.w	800406c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dea:	2300      	movs	r3, #0
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	60bb      	str	r3, [r7, #8]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 80b6 	beq.w	8003f7c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 8145 	beq.w	80040b0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	f080 813e 	bcs.w	80040b0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e3a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	2b20      	cmp	r3, #32
 8003e44:	f000 8088 	beq.w	8003f58 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	330c      	adds	r3, #12
 8003e4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e56:	e853 3f00 	ldrex	r3, [r3]
 8003e5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e66:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	330c      	adds	r3, #12
 8003e70:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e74:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e78:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e80:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e84:	e841 2300 	strex	r3, r2, [r1]
 8003e88:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1d9      	bne.n	8003e48 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3314      	adds	r3, #20
 8003e9a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e9e:	e853 3f00 	ldrex	r3, [r3]
 8003ea2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003ea4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ea6:	f023 0301 	bic.w	r3, r3, #1
 8003eaa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3314      	adds	r3, #20
 8003eb4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003eb8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003ebc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ebe:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ec0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003ec4:	e841 2300 	strex	r3, r2, [r1]
 8003ec8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003eca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1e1      	bne.n	8003e94 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3314      	adds	r3, #20
 8003ed6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003eda:	e853 3f00 	ldrex	r3, [r3]
 8003ede:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003ee0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ee6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3314      	adds	r3, #20
 8003ef0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003ef4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ef6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003efa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003efc:	e841 2300 	strex	r3, r2, [r1]
 8003f00:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1e3      	bne.n	8003ed0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	330c      	adds	r3, #12
 8003f1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f20:	e853 3f00 	ldrex	r3, [r3]
 8003f24:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f28:	f023 0310 	bic.w	r3, r3, #16
 8003f2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	330c      	adds	r3, #12
 8003f36:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f3a:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f3c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f42:	e841 2300 	strex	r3, r2, [r1]
 8003f46:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1e3      	bne.n	8003f16 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fd fd6b 	bl	8001a2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f8b6 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f74:	e09c      	b.n	80040b0 <HAL_UART_IRQHandler+0x518>
 8003f76:	bf00      	nop
 8003f78:	08004309 	.word	0x08004309
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f000 808e 	beq.w	80040b4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003f98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 8089 	beq.w	80040b4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	330c      	adds	r3, #12
 8003fa8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fac:	e853 3f00 	ldrex	r3, [r3]
 8003fb0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003fb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fb8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	330c      	adds	r3, #12
 8003fc2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003fc6:	647a      	str	r2, [r7, #68]	; 0x44
 8003fc8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003fcc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fce:	e841 2300 	strex	r3, r2, [r1]
 8003fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1e3      	bne.n	8003fa2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	3314      	adds	r3, #20
 8003fe0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe4:	e853 3f00 	ldrex	r3, [r3]
 8003fe8:	623b      	str	r3, [r7, #32]
   return(result);
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	f023 0301 	bic.w	r3, r3, #1
 8003ff0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	3314      	adds	r3, #20
 8003ffa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ffe:	633a      	str	r2, [r7, #48]	; 0x30
 8004000:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004002:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004004:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004006:	e841 2300 	strex	r3, r2, [r1]
 800400a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800400c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1e3      	bne.n	8003fda <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	e853 3f00 	ldrex	r3, [r3]
 800402e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f023 0310 	bic.w	r3, r3, #16
 8004036:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	330c      	adds	r3, #12
 8004040:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004044:	61fa      	str	r2, [r7, #28]
 8004046:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004048:	69b9      	ldr	r1, [r7, #24]
 800404a:	69fa      	ldr	r2, [r7, #28]
 800404c:	e841 2300 	strex	r3, r2, [r1]
 8004050:	617b      	str	r3, [r7, #20]
   return(result);
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1e3      	bne.n	8004020 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800405e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004062:	4619      	mov	r1, r3
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f83b 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800406a:	e023      	b.n	80040b4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800406c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004074:	2b00      	cmp	r3, #0
 8004076:	d009      	beq.n	800408c <HAL_UART_IRQHandler+0x4f4>
 8004078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800407c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 f953 	bl	8004330 <UART_Transmit_IT>
    return;
 800408a:	e014      	b.n	80040b6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800408c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00e      	beq.n	80040b6 <HAL_UART_IRQHandler+0x51e>
 8004098:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800409c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d008      	beq.n	80040b6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 f992 	bl	80043ce <UART_EndTransmit_IT>
    return;
 80040aa:	e004      	b.n	80040b6 <HAL_UART_IRQHandler+0x51e>
    return;
 80040ac:	bf00      	nop
 80040ae:	e002      	b.n	80040b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80040b0:	bf00      	nop
 80040b2:	e000      	b.n	80040b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80040b4:	bf00      	nop
  }
}
 80040b6:	37e8      	adds	r7, #232	; 0xe8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr

080040ce <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr

080040e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bc80      	pop	{r7}
 80040f4:	4770      	bx	lr

080040f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b090      	sub	sp, #64	; 0x40
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	603b      	str	r3, [r7, #0]
 8004102:	4613      	mov	r3, r2
 8004104:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004106:	e050      	b.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004108:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800410a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410e:	d04c      	beq.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004110:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <UART_WaitOnFlagUntilTimeout+0x30>
 8004116:	f7fd fb4f 	bl	80017b8 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004122:	429a      	cmp	r2, r3
 8004124:	d241      	bcs.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	330c      	adds	r3, #12
 800412c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004130:	e853 3f00 	ldrex	r3, [r3]
 8004134:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800413c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	330c      	adds	r3, #12
 8004144:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004146:	637a      	str	r2, [r7, #52]	; 0x34
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800414c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800414e:	e841 2300 	strex	r3, r2, [r1]
 8004152:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1e5      	bne.n	8004126 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3314      	adds	r3, #20
 8004160:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	e853 3f00 	ldrex	r3, [r3]
 8004168:	613b      	str	r3, [r7, #16]
   return(result);
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f023 0301 	bic.w	r3, r3, #1
 8004170:	63bb      	str	r3, [r7, #56]	; 0x38
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	3314      	adds	r3, #20
 8004178:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800417a:	623a      	str	r2, [r7, #32]
 800417c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417e:	69f9      	ldr	r1, [r7, #28]
 8004180:	6a3a      	ldr	r2, [r7, #32]
 8004182:	e841 2300 	strex	r3, r2, [r1]
 8004186:	61bb      	str	r3, [r7, #24]
   return(result);
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1e5      	bne.n	800415a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2220      	movs	r2, #32
 8004192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2220      	movs	r2, #32
 800419a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e00f      	b.n	80041ca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	4013      	ands	r3, r2
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	bf0c      	ite	eq
 80041ba:	2301      	moveq	r3, #1
 80041bc:	2300      	movne	r3, #0
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	461a      	mov	r2, r3
 80041c2:	79fb      	ldrb	r3, [r7, #7]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d09f      	beq.n	8004108 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3740      	adds	r7, #64	; 0x40
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b085      	sub	sp, #20
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	60f8      	str	r0, [r7, #12]
 80041da:	60b9      	str	r1, [r7, #8]
 80041dc:	4613      	mov	r3, r2
 80041de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	88fa      	ldrh	r2, [r7, #6]
 80041ea:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	88fa      	ldrh	r2, [r7, #6]
 80041f0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2222      	movs	r2, #34	; 0x22
 80041fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68da      	ldr	r2, [r3, #12]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004216:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695a      	ldr	r2, [r3, #20]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0220 	orr.w	r2, r2, #32
 8004236:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3714      	adds	r7, #20
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr

08004244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004244:	b480      	push	{r7}
 8004246:	b095      	sub	sp, #84	; 0x54
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004256:	e853 3f00 	ldrex	r3, [r3]
 800425a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800426c:	643a      	str	r2, [r7, #64]	; 0x40
 800426e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004270:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004272:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004274:	e841 2300 	strex	r3, r2, [r1]
 8004278:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800427a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e5      	bne.n	800424c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3314      	adds	r3, #20
 8004286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f023 0301 	bic.w	r3, r3, #1
 8004296:	64bb      	str	r3, [r7, #72]	; 0x48
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	3314      	adds	r3, #20
 800429e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e5      	bne.n	8004280 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d119      	bne.n	80042f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f023 0310 	bic.w	r3, r3, #16
 80042d2:	647b      	str	r3, [r7, #68]	; 0x44
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042dc:	61ba      	str	r2, [r7, #24]
 80042de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	6979      	ldr	r1, [r7, #20]
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	613b      	str	r3, [r7, #16]
   return(result);
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e5      	bne.n	80042bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2220      	movs	r2, #32
 80042f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80042fe:	bf00      	nop
 8004300:	3754      	adds	r7, #84	; 0x54
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr

08004308 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004314:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f7ff fed3 	bl	80040ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004328:	bf00      	nop
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b21      	cmp	r3, #33	; 0x21
 8004342:	d13e      	bne.n	80043c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800434c:	d114      	bne.n	8004378 <UART_Transmit_IT+0x48>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d110      	bne.n	8004378 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	881b      	ldrh	r3, [r3, #0]
 8004360:	461a      	mov	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800436a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	1c9a      	adds	r2, r3, #2
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	621a      	str	r2, [r3, #32]
 8004376:	e008      	b.n	800438a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a1b      	ldr	r3, [r3, #32]
 800437c:	1c59      	adds	r1, r3, #1
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6211      	str	r1, [r2, #32]
 8004382:	781a      	ldrb	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29b      	uxth	r3, r3
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	4619      	mov	r1, r3
 8004398:	84d1      	strh	r1, [r2, #38]	; 0x26
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10f      	bne.n	80043be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043be:	2300      	movs	r3, #0
 80043c0:	e000      	b.n	80043c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043c2:	2302      	movs	r3, #2
  }
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3714      	adds	r7, #20
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr

080043ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2220      	movs	r2, #32
 80043ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff fe64 	bl	80040bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80043fe:	b580      	push	{r7, lr}
 8004400:	b08c      	sub	sp, #48	; 0x30
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b22      	cmp	r3, #34	; 0x22
 8004410:	f040 80ae 	bne.w	8004570 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800441c:	d117      	bne.n	800444e <UART_Receive_IT+0x50>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d113      	bne.n	800444e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004426:	2300      	movs	r3, #0
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	b29b      	uxth	r3, r3
 8004438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443c:	b29a      	uxth	r2, r3
 800443e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004440:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004446:	1c9a      	adds	r2, r3, #2
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	629a      	str	r2, [r3, #40]	; 0x28
 800444c:	e026      	b.n	800449c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004452:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004454:	2300      	movs	r3, #0
 8004456:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004460:	d007      	beq.n	8004472 <UART_Receive_IT+0x74>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10a      	bne.n	8004480 <UART_Receive_IT+0x82>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d106      	bne.n	8004480 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	b2da      	uxtb	r2, r3
 800447a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800447c:	701a      	strb	r2, [r3, #0]
 800447e:	e008      	b.n	8004492 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800448c:	b2da      	uxtb	r2, r3
 800448e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004490:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	4619      	mov	r1, r3
 80044aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d15d      	bne.n	800456c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68da      	ldr	r2, [r3, #12]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0220 	bic.w	r2, r2, #32
 80044be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68da      	ldr	r2, [r3, #12]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695a      	ldr	r2, [r3, #20]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0201 	bic.w	r2, r2, #1
 80044de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d135      	bne.n	8004562 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	330c      	adds	r3, #12
 8004502:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	613b      	str	r3, [r7, #16]
   return(result);
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	f023 0310 	bic.w	r3, r3, #16
 8004512:	627b      	str	r3, [r7, #36]	; 0x24
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	330c      	adds	r3, #12
 800451a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800451c:	623a      	str	r2, [r7, #32]
 800451e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004520:	69f9      	ldr	r1, [r7, #28]
 8004522:	6a3a      	ldr	r2, [r7, #32]
 8004524:	e841 2300 	strex	r3, r2, [r1]
 8004528:	61bb      	str	r3, [r7, #24]
   return(result);
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e5      	bne.n	80044fc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0310 	and.w	r3, r3, #16
 800453a:	2b10      	cmp	r3, #16
 800453c:	d10a      	bne.n	8004554 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	60fb      	str	r3, [r7, #12]
 8004552:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004558:	4619      	mov	r1, r3
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7ff fdc0 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
 8004560:	e002      	b.n	8004568 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f9fc 	bl	8004960 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	e002      	b.n	8004572 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800456c:	2300      	movs	r3, #0
 800456e:	e000      	b.n	8004572 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004570:	2302      	movs	r3, #2
  }
}
 8004572:	4618      	mov	r0, r3
 8004574:	3730      	adds	r7, #48	; 0x30
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80045b6:	f023 030c 	bic.w	r3, r3, #12
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6812      	ldr	r2, [r2, #0]
 80045be:	68b9      	ldr	r1, [r7, #8]
 80045c0:	430b      	orrs	r3, r1
 80045c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	699a      	ldr	r2, [r3, #24]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a2c      	ldr	r2, [pc, #176]	; (8004690 <UART_SetConfig+0x114>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d103      	bne.n	80045ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045e4:	f7fe f9b6 	bl	8002954 <HAL_RCC_GetPCLK2Freq>
 80045e8:	60f8      	str	r0, [r7, #12]
 80045ea:	e002      	b.n	80045f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045ec:	f7fe f99e 	bl	800292c <HAL_RCC_GetPCLK1Freq>
 80045f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4613      	mov	r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	4413      	add	r3, r2
 80045fa:	009a      	lsls	r2, r3, #2
 80045fc:	441a      	add	r2, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	fbb2 f3f3 	udiv	r3, r2, r3
 8004608:	4a22      	ldr	r2, [pc, #136]	; (8004694 <UART_SetConfig+0x118>)
 800460a:	fba2 2303 	umull	r2, r3, r2, r3
 800460e:	095b      	lsrs	r3, r3, #5
 8004610:	0119      	lsls	r1, r3, #4
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	009a      	lsls	r2, r3, #2
 800461c:	441a      	add	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	fbb2 f2f3 	udiv	r2, r2, r3
 8004628:	4b1a      	ldr	r3, [pc, #104]	; (8004694 <UART_SetConfig+0x118>)
 800462a:	fba3 0302 	umull	r0, r3, r3, r2
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	2064      	movs	r0, #100	; 0x64
 8004632:	fb00 f303 	mul.w	r3, r0, r3
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	3332      	adds	r3, #50	; 0x32
 800463c:	4a15      	ldr	r2, [pc, #84]	; (8004694 <UART_SetConfig+0x118>)
 800463e:	fba2 2303 	umull	r2, r3, r2, r3
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004648:	4419      	add	r1, r3
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4613      	mov	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	009a      	lsls	r2, r3, #2
 8004654:	441a      	add	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004660:	4b0c      	ldr	r3, [pc, #48]	; (8004694 <UART_SetConfig+0x118>)
 8004662:	fba3 0302 	umull	r0, r3, r3, r2
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	2064      	movs	r0, #100	; 0x64
 800466a:	fb00 f303 	mul.w	r3, r0, r3
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	3332      	adds	r3, #50	; 0x32
 8004674:	4a07      	ldr	r2, [pc, #28]	; (8004694 <UART_SetConfig+0x118>)
 8004676:	fba2 2303 	umull	r2, r3, r2, r3
 800467a:	095b      	lsrs	r3, r3, #5
 800467c:	f003 020f 	and.w	r2, r3, #15
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	440a      	add	r2, r1
 8004686:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40013800 	.word	0x40013800
 8004694:	51eb851f 	.word	0x51eb851f

08004698 <WriteBuffer>:

uint8_t Rx_buffer[1024];
uint16_t Rx_Head = 0;
uint16_t Rx_Tail = 0;

void WriteBuffer(uint8_t buff){
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	4603      	mov	r3, r0
 80046a0:	71fb      	strb	r3, [r7, #7]
	Rx_buffer[Rx_Head] = buff;
 80046a2:	4b15      	ldr	r3, [pc, #84]	; (80046f8 <WriteBuffer+0x60>)
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	4619      	mov	r1, r3
 80046a8:	4a14      	ldr	r2, [pc, #80]	; (80046fc <WriteBuffer+0x64>)
 80046aa:	79fb      	ldrb	r3, [r7, #7]
 80046ac:	5453      	strb	r3, [r2, r1]
	Rx_Head = (Rx_Head + 1) % UART_RX_BUFFER_SIZE;
 80046ae:	4b12      	ldr	r3, [pc, #72]	; (80046f8 <WriteBuffer+0x60>)
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	3301      	adds	r3, #1
 80046b4:	425a      	negs	r2, r3
 80046b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046ba:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80046be:	bf58      	it	pl
 80046c0:	4253      	negpl	r3, r2
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	4b0c      	ldr	r3, [pc, #48]	; (80046f8 <WriteBuffer+0x60>)
 80046c6:	801a      	strh	r2, [r3, #0]
	if(Rx_Head == Rx_Tail)
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <WriteBuffer+0x60>)
 80046ca:	881a      	ldrh	r2, [r3, #0]
 80046cc:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <WriteBuffer+0x68>)
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d10c      	bne.n	80046ee <WriteBuffer+0x56>
		Rx_Tail = (Rx_Tail + 1) % UART_RX_BUFFER_SIZE;
 80046d4:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <WriteBuffer+0x68>)
 80046d6:	881b      	ldrh	r3, [r3, #0]
 80046d8:	3301      	adds	r3, #1
 80046da:	425a      	negs	r2, r3
 80046dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046e0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80046e4:	bf58      	it	pl
 80046e6:	4253      	negpl	r3, r2
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	4b05      	ldr	r3, [pc, #20]	; (8004700 <WriteBuffer+0x68>)
 80046ec:	801a      	strh	r2, [r3, #0]
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bc80      	pop	{r7}
 80046f6:	4770      	bx	lr
 80046f8:	20000b70 	.word	0x20000b70
 80046fc:	20000770 	.word	0x20000770
 8004700:	20000b72 	.word	0x20000b72

08004704 <ReadBuffer>:

uint8_t ReadBuffer(){
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
	if(Rx_Tail == Rx_Head)
 800470a:	4b10      	ldr	r3, [pc, #64]	; (800474c <ReadBuffer+0x48>)
 800470c:	881a      	ldrh	r2, [r3, #0]
 800470e:	4b10      	ldr	r3, [pc, #64]	; (8004750 <ReadBuffer+0x4c>)
 8004710:	881b      	ldrh	r3, [r3, #0]
 8004712:	429a      	cmp	r2, r3
 8004714:	d101      	bne.n	800471a <ReadBuffer+0x16>
		return 0;
 8004716:	2300      	movs	r3, #0
 8004718:	e013      	b.n	8004742 <ReadBuffer+0x3e>
	uint8_t data = Rx_buffer[Rx_Tail];
 800471a:	4b0c      	ldr	r3, [pc, #48]	; (800474c <ReadBuffer+0x48>)
 800471c:	881b      	ldrh	r3, [r3, #0]
 800471e:	461a      	mov	r2, r3
 8004720:	4b0c      	ldr	r3, [pc, #48]	; (8004754 <ReadBuffer+0x50>)
 8004722:	5c9b      	ldrb	r3, [r3, r2]
 8004724:	71fb      	strb	r3, [r7, #7]
	Rx_Tail = (Rx_Tail + 1) % UART_RX_BUFFER_SIZE;
 8004726:	4b09      	ldr	r3, [pc, #36]	; (800474c <ReadBuffer+0x48>)
 8004728:	881b      	ldrh	r3, [r3, #0]
 800472a:	3301      	adds	r3, #1
 800472c:	425a      	negs	r2, r3
 800472e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004732:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004736:	bf58      	it	pl
 8004738:	4253      	negpl	r3, r2
 800473a:	b29a      	uxth	r2, r3
 800473c:	4b03      	ldr	r3, [pc, #12]	; (800474c <ReadBuffer+0x48>)
 800473e:	801a      	strh	r2, [r3, #0]
	return data;
 8004740:	79fb      	ldrb	r3, [r7, #7]
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr
 800474c:	20000b72 	.word	0x20000b72
 8004750:	20000b70 	.word	0x20000b70
 8004754:	20000770 	.word	0x20000770

08004758 <AT_COMMAND>:
uint8_t Send_sign[] = "send fail\r\n";
uint8_t Success_sign[] = "success\r\n";
uint8_t Error_sign[] = "error\r\n";
uint8_t None_sign[] = "none\r\n";

uint8_t AT_COMMAND(uint8_t *cmd, uint8_t repeat, uint16_t timeout){
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	70fb      	strb	r3, [r7, #3]
 8004764:	4613      	mov	r3, r2
 8004766:	803b      	strh	r3, [r7, #0]


	while(repeat > 0){
 8004768:	e018      	b.n	800479c <AT_COMMAND+0x44>
		memset(BBOX, 0, sizeof(BBOX));
 800476a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800476e:	2100      	movs	r1, #0
 8004770:	481f      	ldr	r0, [pc, #124]	; (80047f0 <AT_COMMAND+0x98>)
 8004772:	f001 fbd5 	bl	8005f20 <memset>
		BBOX_count = 0;
 8004776:	4b1f      	ldr	r3, [pc, #124]	; (80047f4 <AT_COMMAND+0x9c>)
 8004778:	2200      	movs	r2, #0
 800477a:	701a      	strb	r2, [r3, #0]
		if(HAL_UART_Transmit(&huart1, cmd, strlen((char *)cmd), 100) == HAL_OK) {
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f7fb fce7 	bl	8000150 <strlen>
 8004782:	4603      	mov	r3, r0
 8004784:	b29a      	uxth	r2, r3
 8004786:	2364      	movs	r3, #100	; 0x64
 8004788:	6879      	ldr	r1, [r7, #4]
 800478a:	481b      	ldr	r0, [pc, #108]	; (80047f8 <AT_COMMAND+0xa0>)
 800478c:	f7ff f8ca 	bl	8003924 <HAL_UART_Transmit>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d006      	beq.n	80047a4 <AT_COMMAND+0x4c>
			break;
		}
		repeat--;
 8004796:	78fb      	ldrb	r3, [r7, #3]
 8004798:	3b01      	subs	r3, #1
 800479a:	70fb      	strb	r3, [r7, #3]
	while(repeat > 0){
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1e3      	bne.n	800476a <AT_COMMAND+0x12>
 80047a2:	e000      	b.n	80047a6 <AT_COMMAND+0x4e>
			break;
 80047a4:	bf00      	nop
	}
	if(repeat == 0){
 80047a6:	78fb      	ldrb	r3, [r7, #3]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d119      	bne.n	80047e0 <AT_COMMAND+0x88>
		//HAL_UART_Transmit(&huart2, Send_sign, strlen((char *)Send_sign), 100);
		//printf("send fail\r\n");
		return false;
 80047ac:	2300      	movs	r3, #0
 80047ae:	e01b      	b.n	80047e8 <AT_COMMAND+0x90>
	}
	while(timeout > 0){

		if (strstr((char *)BBOX, "OK") != 0){
 80047b0:	4912      	ldr	r1, [pc, #72]	; (80047fc <AT_COMMAND+0xa4>)
 80047b2:	480f      	ldr	r0, [pc, #60]	; (80047f0 <AT_COMMAND+0x98>)
 80047b4:	f001 fbbc 	bl	8005f30 <strstr>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <AT_COMMAND+0x6a>
			//HAL_UART_Transmit(&huart2, Success_sign, strlen((char *)Success_sign), 100);
			//printf("\r\nOK\r\n");
			return true;
 80047be:	2301      	movs	r3, #1
 80047c0:	e012      	b.n	80047e8 <AT_COMMAND+0x90>
		}
		// ERROR -> FAIL
		else if (strstr((char *)BBOX, "FAIL") != 0){
 80047c2:	490f      	ldr	r1, [pc, #60]	; (8004800 <AT_COMMAND+0xa8>)
 80047c4:	480a      	ldr	r0, [pc, #40]	; (80047f0 <AT_COMMAND+0x98>)
 80047c6:	f001 fbb3 	bl	8005f30 <strstr>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d001      	beq.n	80047d4 <AT_COMMAND+0x7c>
			//HAL_UART_Transmit(&huart2, Error_sign, strlen((char *)Error_sign), 100);
			//printf("\r\nError\r\n");
			return false;
 80047d0:	2300      	movs	r3, #0
 80047d2:	e009      	b.n	80047e8 <AT_COMMAND+0x90>
		}

		timeout -= 10;
 80047d4:	883b      	ldrh	r3, [r7, #0]
 80047d6:	3b0a      	subs	r3, #10
 80047d8:	803b      	strh	r3, [r7, #0]
		HAL_Delay(10);
 80047da:	200a      	movs	r0, #10
 80047dc:	f7fc fff6 	bl	80017cc <HAL_Delay>
	while(timeout > 0){
 80047e0:	883b      	ldrh	r3, [r7, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1e4      	bne.n	80047b0 <AT_COMMAND+0x58>


	//HAL_UART_Transmit(&huart2, None_sign, strlen((char *)None_sign), 100);
	//HAL_UART_Transmit(&huart2, BBOX, strlen((char *)BBOX), 100);

	return false;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	2000036c 	.word	0x2000036c
 80047f4:	2000076d 	.word	0x2000076d
 80047f8:	200002d8 	.word	0x200002d8
 80047fc:	08009708 	.word	0x08009708
 8004800:	0800970c 	.word	0x0800970c

08004804 <SendAT>:

// AT
uint8_t SendAT() {
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
	uint8_t res = AT_COMMAND((uint8_t *)"AT\r\n", 10, 1000);
 800480a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800480e:	210a      	movs	r1, #10
 8004810:	4807      	ldr	r0, [pc, #28]	; (8004830 <SendAT+0x2c>)
 8004812:	f7ff ffa1 	bl	8004758 <AT_COMMAND>
 8004816:	4603      	mov	r3, r0
 8004818:	71fb      	strb	r3, [r7, #7]
	if(res)
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <SendAT+0x20>
		return false;
 8004820:	2300      	movs	r3, #0
 8004822:	e000      	b.n	8004826 <SendAT+0x22>
	return true;
 8004824:	2301      	movs	r3, #1
}
 8004826:	4618      	mov	r0, r3
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	08009714 	.word	0x08009714

08004834 <WifiAccess>:
}



// AT CWJAP
uint8_t WifiAccess() {
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
	//uint8_t res = AT_COMMAND((uint8_t *)"AT+CWLAP\r\n" , 10, 1000);
	uint8_t res = AT_COMMAND((uint8_t *)"AT+CWJAP=\"801em1\",\"ssafy1357\"\r\n" , 10, 1000);
 800483a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800483e:	210a      	movs	r1, #10
 8004840:	4807      	ldr	r0, [pc, #28]	; (8004860 <WifiAccess+0x2c>)
 8004842:	f7ff ff89 	bl	8004758 <AT_COMMAND>
 8004846:	4603      	mov	r3, r0
 8004848:	71fb      	strb	r3, [r7, #7]
//	uint8_t res = AT_COMMAND((uint8_t *)"AT+CWJAP=\"vnqzl\",\"104vnqzl\"" , 10, 1000);
	if(res)
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <WifiAccess+0x20>
		return false;
 8004850:	2300      	movs	r3, #0
 8004852:	e000      	b.n	8004856 <WifiAccess+0x22>
	return true;
 8004854:	2301      	movs	r3, #1
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	08009728 	.word	0x08009728

08004864 <SendData>:
		return false;
	return true;
}

// Rasp Send data size & data // target => 0 is rasp // 1 is AWS    // data is real data
uint8_t SendData(uint8_t size, uint8_t is_MUX, uint8_t target, uint8_t * data) {
 8004864:	b580      	push	{r7, lr}
 8004866:	b0a4      	sub	sp, #144	; 0x90
 8004868:	af00      	add	r7, sp, #0
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	4603      	mov	r3, r0
 800486e:	71fb      	strb	r3, [r7, #7]
 8004870:	460b      	mov	r3, r1
 8004872:	71bb      	strb	r3, [r7, #6]
 8004874:	4613      	mov	r3, r2
 8004876:	717b      	strb	r3, [r7, #5]
	uint8_t str[128] = {0, };
 8004878:	2300      	movs	r3, #0
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	f107 0310 	add.w	r3, r7, #16
 8004880:	227c      	movs	r2, #124	; 0x7c
 8004882:	2100      	movs	r1, #0
 8004884:	4618      	mov	r0, r3
 8004886:	f001 fb4b 	bl	8005f20 <memset>
	uint8_t res = 0U;
 800488a:	2300      	movs	r3, #0
 800488c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	uint8_t res1 = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e

	if(is_MUX == 0) {
 8004896:	79bb      	ldrb	r3, [r7, #6]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d11b      	bne.n	80048d4 <SendData+0x70>
		sprintf((char *)str, "AT+CIPSEND=%u\r\n", size);
 800489c:	79fa      	ldrb	r2, [r7, #7]
 800489e:	f107 030c 	add.w	r3, r7, #12
 80048a2:	4921      	ldr	r1, [pc, #132]	; (8004928 <SendData+0xc4>)
 80048a4:	4618      	mov	r0, r3
 80048a6:	f001 fa43 	bl	8005d30 <siprintf>

		res = AT_COMMAND(str, 10, 1000);
 80048aa:	f107 030c 	add.w	r3, r7, #12
 80048ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048b2:	210a      	movs	r1, #10
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff ff4f 	bl	8004758 <AT_COMMAND>
 80048ba:	4603      	mov	r3, r0
 80048bc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

		res1 = AT_COMMAND(data, 10, 1000);
 80048c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048c4:	210a      	movs	r1, #10
 80048c6:	6838      	ldr	r0, [r7, #0]
 80048c8:	f7ff ff46 	bl	8004758 <AT_COMMAND>
 80048cc:	4603      	mov	r3, r0
 80048ce:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 80048d2:	e01a      	b.n	800490a <SendData+0xa6>
	}
	else {
		sprintf((char *)str, "AT+CIPSEND=%u,%u\r\n", target, size);
 80048d4:	797a      	ldrb	r2, [r7, #5]
 80048d6:	79fb      	ldrb	r3, [r7, #7]
 80048d8:	f107 000c 	add.w	r0, r7, #12
 80048dc:	4913      	ldr	r1, [pc, #76]	; (800492c <SendData+0xc8>)
 80048de:	f001 fa27 	bl	8005d30 <siprintf>

		res = AT_COMMAND(str, 10, 1000);
 80048e2:	f107 030c 	add.w	r3, r7, #12
 80048e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048ea:	210a      	movs	r1, #10
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff ff33 	bl	8004758 <AT_COMMAND>
 80048f2:	4603      	mov	r3, r0
 80048f4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

		res1 = AT_COMMAND(data, 10, 1000);
 80048f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048fc:	210a      	movs	r1, #10
 80048fe:	6838      	ldr	r0, [r7, #0]
 8004900:	f7ff ff2a 	bl	8004758 <AT_COMMAND>
 8004904:	4603      	mov	r3, r0
 8004906:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
	}


	if(res || res1)
 800490a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800490e:	2b00      	cmp	r3, #0
 8004910:	d103      	bne.n	800491a <SendData+0xb6>
 8004912:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <SendData+0xba>
		return false;
 800491a:	2300      	movs	r3, #0
 800491c:	e000      	b.n	8004920 <SendData+0xbc>
	return true;
 800491e:	2301      	movs	r3, #1
}
 8004920:	4618      	mov	r0, r3
 8004922:	3790      	adds	r7, #144	; 0x90
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	080097c4 	.word	0x080097c4
 800492c:	080097d4 	.word	0x080097d4

08004930 <RaspiTCPSocketAccess>:
		return false;
	return true;
}


uint8_t RaspiTCPSocketAccess() {
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
	uint8_t res = AT_COMMAND((uint8_t *)"AT+CIPSTART=\"TCP\",\"192.168.0.41\",12345\r\n" , 10, 1000);
 8004936:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800493a:	210a      	movs	r1, #10
 800493c:	4807      	ldr	r0, [pc, #28]	; (800495c <RaspiTCPSocketAccess+0x2c>)
 800493e:	f7ff ff0b 	bl	8004758 <AT_COMMAND>
 8004942:	4603      	mov	r3, r0
 8004944:	71fb      	strb	r3, [r7, #7]
//	uint8_t res = AT_COMMAND((uint8_t *)"AT+CIPSTART=0,\"TCP\",\"192.168.0.41\",12345\r\n" , 10, 1000);
	if(res)
 8004946:	79fb      	ldrb	r3, [r7, #7]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d001      	beq.n	8004950 <RaspiTCPSocketAccess+0x20>
		return false;
 800494c:	2300      	movs	r3, #0
 800494e:	e000      	b.n	8004952 <RaspiTCPSocketAccess+0x22>
	return true;
 8004950:	2301      	movs	r3, #1
}
 8004952:	4618      	mov	r0, r3
 8004954:	3708      	adds	r7, #8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	08009798 	.word	0x08009798

08004960 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1) {
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a0e      	ldr	r2, [pc, #56]	; (80049a8 <HAL_UART_RxCpltCallback+0x48>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d115      	bne.n	800499e <HAL_UART_RxCpltCallback+0x3e>
		// !!!- DO not printf Here -!!!
		BBOX[BBOX_count++] = buff;
 8004972:	4b0e      	ldr	r3, [pc, #56]	; (80049ac <HAL_UART_RxCpltCallback+0x4c>)
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	b2db      	uxtb	r3, r3
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	b2d1      	uxtb	r1, r2
 800497c:	4a0b      	ldr	r2, [pc, #44]	; (80049ac <HAL_UART_RxCpltCallback+0x4c>)
 800497e:	7011      	strb	r1, [r2, #0]
 8004980:	461a      	mov	r2, r3
 8004982:	4b0b      	ldr	r3, [pc, #44]	; (80049b0 <HAL_UART_RxCpltCallback+0x50>)
 8004984:	7819      	ldrb	r1, [r3, #0]
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <HAL_UART_RxCpltCallback+0x54>)
 8004988:	5499      	strb	r1, [r3, r2]
		WriteBuffer(buff);
 800498a:	4b09      	ldr	r3, [pc, #36]	; (80049b0 <HAL_UART_RxCpltCallback+0x50>)
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f7ff fe82 	bl	8004698 <WriteBuffer>
		HAL_UART_Receive_IT(huart, &buff, 1);
 8004994:	2201      	movs	r2, #1
 8004996:	4906      	ldr	r1, [pc, #24]	; (80049b0 <HAL_UART_RxCpltCallback+0x50>)
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7ff f8d8 	bl	8003b4e <HAL_UART_Receive_IT>
	}

}
 800499e:	bf00      	nop
 80049a0:	3708      	adds	r7, #8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40013800 	.word	0x40013800
 80049ac:	2000076d 	.word	0x2000076d
 80049b0:	2000076c 	.word	0x2000076c
 80049b4:	2000036c 	.word	0x2000036c

080049b8 <setInterrupt>:


void setInterrupt() {
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &buff, 1);
 80049bc:	2201      	movs	r2, #1
 80049be:	4903      	ldr	r1, [pc, #12]	; (80049cc <setInterrupt+0x14>)
 80049c0:	4803      	ldr	r0, [pc, #12]	; (80049d0 <setInterrupt+0x18>)
 80049c2:	f7ff f8c4 	bl	8003b4e <HAL_UART_Receive_IT>
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	2000076c 	.word	0x2000076c
 80049d0:	200002d8 	.word	0x200002d8

080049d4 <HAL_TIM_PeriodElapsedCallback>:
//extern void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
//extern uint32_t GetMicroSec(void);

uint32_t overflows = 0U;
extern TIM_HandleTypeDef htim1;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { // 제네레이트 없음
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1) {
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a06      	ldr	r2, [pc, #24]	; (80049fc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d104      	bne.n	80049f0 <HAL_TIM_PeriodElapsedCallback+0x1c>
		overflows++;
 80049e6:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	3301      	adds	r3, #1
 80049ec:	4a04      	ldr	r2, [pc, #16]	; (8004a00 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80049ee:	6013      	str	r3, [r2, #0]
	}
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	40012c00 	.word	0x40012c00
 8004a00:	20000b74 	.word	0x20000b74

08004a04 <motor_start>:
void turnLED(GI led, uint8_t is_ON) { // bool 을 uint8_t로 바꾸었습니다.
    HAL_GPIO_WritePin(led.Port, led.PIN_out, is_ON);
}


void motor_start(TI motor) { // 우리는 모터가 두 개라서 두개를 스타트 해야합니다.
 8004a04:	b084      	sub	sp, #16
 8004a06:	b580      	push	{r7, lr}
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	f107 0c08 	add.w	ip, r7, #8
 8004a0e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_TIM_PWM_Start(&(motor.htim), motor.channel);
 8004a12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a14:	4619      	mov	r1, r3
 8004a16:	f107 0008 	add.w	r0, r7, #8
 8004a1a:	f7fe f8c7 	bl	8002bac <HAL_TIM_PWM_Start>
}
 8004a1e:	bf00      	nop
 8004a20:	46bd      	mov	sp, r7
 8004a22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a26:	b004      	add	sp, #16
 8004a28:	4770      	bx	lr
	...

08004a2c <initStalls>:
    printf("Is broken LED ON: %u\r\n",HAL_GPIO_ReadPin(stall->led_broken.Port, stall->led_broken.PIN_out));
#endif
}


void initStalls(TS * stall) {
 8004a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a2e:	b0f1      	sub	sp, #452	; 0x1c4
 8004a30:	af10      	add	r7, sp, #64	; 0x40
 8004a32:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a36:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a3a:	6018      	str	r0, [r3, #0]
	stall->is_occupied = false;
 8004a3c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a40:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]
	stall->last_open_time = 0;
 8004a4a:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a4e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2200      	movs	r2, #0
 8004a56:	605a      	str	r2, [r3, #4]
	stall->tissue_amount = 100;
 8004a58:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a5c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a88      	ldr	r2, [pc, #544]	; (8004c84 <initStalls+0x258>)
 8004a64:	609a      	str	r2, [r3, #8]
	stall->is_cover_down = false;
 8004a66:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a6a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2200      	movs	r2, #0
 8004a72:	731a      	strb	r2, [r3, #12]
	stall->last_ir_time = 0;
 8004a74:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a78:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	611a      	str	r2, [r3, #16]
	stall->last_flush_time = 0;
 8004a82:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a86:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	615a      	str	r2, [r3, #20]
	stall->is_checked_broken = false;
 8004a90:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004a94:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	761a      	strb	r2, [r3, #24]
	stall->last_tissue_time = 0;
 8004a9e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004aa2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	61da      	str	r2, [r3, #28]


	stall->magnetic_door = (GI){ GPIOB,GPIO_PIN_4, 0 };
 8004aac:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004ab0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a74      	ldr	r2, [pc, #464]	; (8004c88 <initStalls+0x25c>)
 8004ab8:	3324      	adds	r3, #36	; 0x24
 8004aba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004abe:	e883 0003 	stmia.w	r3, {r0, r1}

	stall->sonar_water_tissue = (GI){ GPIOA, GPIO_PIN_12, GPIO_PIN_11 };
 8004ac2:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004ac6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a6f      	ldr	r2, [pc, #444]	; (8004c8c <initStalls+0x260>)
 8004ace:	3334      	adds	r3, #52	; 0x34
 8004ad0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004ad4:	e883 0003 	stmia.w	r3, {r0, r1}
	stall->servo_water_tissue = (TI){ htim2, TIM_CHANNEL_2 };
 8004ad8:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004adc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a6b      	ldr	r2, [pc, #428]	; (8004c90 <initStalls+0x264>)
 8004ae4:	33b0      	adds	r3, #176	; 0xb0
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	2248      	movs	r2, #72	; 0x48
 8004aea:	4618      	mov	r0, r3
 8004aec:	f001 fabb 	bl	8006066 <memcpy>
 8004af0:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004af4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2204      	movs	r2, #4
 8004afc:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

	stall->sonar_tissue = (GI){ GPIOB, GPIO_PIN_2, GPIO_PIN_1 };
 8004b00:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b04:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a62      	ldr	r2, [pc, #392]	; (8004c94 <initStalls+0x268>)
 8004b0c:	332c      	adds	r3, #44	; 0x2c
 8004b0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b12:	e883 0003 	stmia.w	r3, {r0, r1}

	stall->ir_untact = (II){ hi2c1 };
 8004b16:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b1a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a5d      	ldr	r2, [pc, #372]	; (8004c98 <initStalls+0x26c>)
 8004b22:	3344      	adds	r3, #68	; 0x44
 8004b24:	4611      	mov	r1, r2
 8004b26:	2254      	movs	r2, #84	; 0x54
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f001 fa9c 	bl	8006066 <memcpy>
	stall->servo_toilet_cover = (TI){  htim2, TIM_CHANNEL_1 };
 8004b2e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b32:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a55      	ldr	r2, [pc, #340]	; (8004c90 <initStalls+0x264>)
 8004b3a:	33fc      	adds	r3, #252	; 0xfc
 8004b3c:	4611      	mov	r1, r2
 8004b3e:	2248      	movs	r2, #72	; 0x48
 8004b40:	4618      	mov	r0, r3
 8004b42:	f001 fa90 	bl	8006066 <memcpy>
 8004b46:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b4a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144


	stall->tilt_toilet_cover = (GI){ GPIOB, GPIO_PIN_5, 0 };
 8004b56:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b5a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a4e      	ldr	r2, [pc, #312]	; (8004c9c <initStalls+0x270>)
 8004b62:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 8004b66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b6a:	e883 0003 	stmia.w	r3, {r0, r1}
	stall->servo_sonar_cover = (TI){ htim2, TIM_CHANNEL_3 };
 8004b6e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b72:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a45      	ldr	r2, [pc, #276]	; (8004c90 <initStalls+0x264>)
 8004b7a:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8004b7e:	4611      	mov	r1, r2
 8004b80:	2248      	movs	r2, #72	; 0x48
 8004b82:	4618      	mov	r0, r3
 8004b84:	f001 fa6f 	bl	8006066 <memcpy>
 8004b88:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b8c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2208      	movs	r2, #8
 8004b94:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	stall->sonar_toilet_broken = (GI){ GPIOB, GPIO_PIN_12, GPIO_PIN_11 };
 8004b98:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004b9c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a3f      	ldr	r2, [pc, #252]	; (8004ca0 <initStalls+0x274>)
 8004ba4:	333c      	adds	r3, #60	; 0x3c
 8004ba6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004baa:	e883 0003 	stmia.w	r3, {r0, r1}

	stall->led_usable = (GI){ GPIOC, 0, GPIO_PIN_5 };
 8004bae:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004bb2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a3a      	ldr	r2, [pc, #232]	; (8004ca4 <initStalls+0x278>)
 8004bba:	3398      	adds	r3, #152	; 0x98
 8004bbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bc0:	e883 0003 	stmia.w	r3, {r0, r1}
	stall->led_broken = (GI){ GPIOC, 0, GPIO_PIN_8 };
 8004bc4:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004bc8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a36      	ldr	r2, [pc, #216]	; (8004ca8 <initStalls+0x27c>)
 8004bd0:	33a0      	adds	r3, #160	; 0xa0
 8004bd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bd6:	e883 0003 	stmia.w	r3, {r0, r1}
	stall->led_tissue = (GI){ GPIOC, 0, GPIO_PIN_6 };
 8004bda:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004bde:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a31      	ldr	r2, [pc, #196]	; (8004cac <initStalls+0x280>)
 8004be6:	33a8      	adds	r3, #168	; 0xa8
 8004be8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bec:	e883 0003 	stmia.w	r3, {r0, r1}

	motor_start(stall->servo_water_tissue);
 8004bf0:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004bf4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004bf8:	681e      	ldr	r6, [r3, #0]
 8004bfa:	466d      	mov	r5, sp
 8004bfc:	f106 04c0 	add.w	r4, r6, #192	; 0xc0
 8004c00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c0c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004c10:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004c14:	f106 03b0 	add.w	r3, r6, #176	; 0xb0
 8004c18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c1a:	f7ff fef3 	bl	8004a04 <motor_start>
	motor_start(stall->servo_sonar_cover);
 8004c1e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004c22:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004c26:	681e      	ldr	r6, [r3, #0]
 8004c28:	466d      	mov	r5, sp
 8004c2a:	f506 74ac 	add.w	r4, r6, #344	; 0x158
 8004c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c3a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004c3e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004c42:	f506 73a4 	add.w	r3, r6, #328	; 0x148
 8004c46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c48:	f7ff fedc 	bl	8004a04 <motor_start>
	motor_start(stall->servo_toilet_cover);
 8004c4c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8004c50:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004c54:	681e      	ldr	r6, [r3, #0]
 8004c56:	466d      	mov	r5, sp
 8004c58:	f506 7486 	add.w	r4, r6, #268	; 0x10c
 8004c5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c68:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004c6c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004c70:	f106 03fc 	add.w	r3, r6, #252	; 0xfc
 8004c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c76:	f7ff fec5 	bl	8004a04 <motor_start>

}
 8004c7a:	bf00      	nop
 8004c7c:	f507 77c2 	add.w	r7, r7, #388	; 0x184
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c84:	42c80000 	.word	0x42c80000
 8004c88:	080098c0 	.word	0x080098c0
 8004c8c:	080098c8 	.word	0x080098c8
 8004c90:	20000290 	.word	0x20000290
 8004c94:	080098d0 	.word	0x080098d0
 8004c98:	200001f0 	.word	0x200001f0
 8004c9c:	080098d8 	.word	0x080098d8
 8004ca0:	080098e0 	.word	0x080098e0
 8004ca4:	080098e8 	.word	0x080098e8
 8004ca8:	080098f0 	.word	0x080098f0
 8004cac:	080098f8 	.word	0x080098f8

08004cb0 <__cvt>:
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cb6:	461f      	mov	r7, r3
 8004cb8:	bfbb      	ittet	lt
 8004cba:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004cbe:	461f      	movlt	r7, r3
 8004cc0:	2300      	movge	r3, #0
 8004cc2:	232d      	movlt	r3, #45	; 0x2d
 8004cc4:	b088      	sub	sp, #32
 8004cc6:	4614      	mov	r4, r2
 8004cc8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004cca:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004ccc:	7013      	strb	r3, [r2, #0]
 8004cce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004cd0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004cd4:	f023 0820 	bic.w	r8, r3, #32
 8004cd8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004cdc:	d005      	beq.n	8004cea <__cvt+0x3a>
 8004cde:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ce2:	d100      	bne.n	8004ce6 <__cvt+0x36>
 8004ce4:	3501      	adds	r5, #1
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	e000      	b.n	8004cec <__cvt+0x3c>
 8004cea:	2303      	movs	r3, #3
 8004cec:	aa07      	add	r2, sp, #28
 8004cee:	9204      	str	r2, [sp, #16]
 8004cf0:	aa06      	add	r2, sp, #24
 8004cf2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004cf6:	e9cd 3500 	strd	r3, r5, [sp]
 8004cfa:	4622      	mov	r2, r4
 8004cfc:	463b      	mov	r3, r7
 8004cfe:	f001 fa4f 	bl	80061a0 <_dtoa_r>
 8004d02:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d06:	4606      	mov	r6, r0
 8004d08:	d102      	bne.n	8004d10 <__cvt+0x60>
 8004d0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d0c:	07db      	lsls	r3, r3, #31
 8004d0e:	d522      	bpl.n	8004d56 <__cvt+0xa6>
 8004d10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d14:	eb06 0905 	add.w	r9, r6, r5
 8004d18:	d110      	bne.n	8004d3c <__cvt+0x8c>
 8004d1a:	7833      	ldrb	r3, [r6, #0]
 8004d1c:	2b30      	cmp	r3, #48	; 0x30
 8004d1e:	d10a      	bne.n	8004d36 <__cvt+0x86>
 8004d20:	2200      	movs	r2, #0
 8004d22:	2300      	movs	r3, #0
 8004d24:	4620      	mov	r0, r4
 8004d26:	4639      	mov	r1, r7
 8004d28:	f7fb fe3e 	bl	80009a8 <__aeabi_dcmpeq>
 8004d2c:	b918      	cbnz	r0, 8004d36 <__cvt+0x86>
 8004d2e:	f1c5 0501 	rsb	r5, r5, #1
 8004d32:	f8ca 5000 	str.w	r5, [sl]
 8004d36:	f8da 3000 	ldr.w	r3, [sl]
 8004d3a:	4499      	add	r9, r3
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2300      	movs	r3, #0
 8004d40:	4620      	mov	r0, r4
 8004d42:	4639      	mov	r1, r7
 8004d44:	f7fb fe30 	bl	80009a8 <__aeabi_dcmpeq>
 8004d48:	b108      	cbz	r0, 8004d4e <__cvt+0x9e>
 8004d4a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004d4e:	2230      	movs	r2, #48	; 0x30
 8004d50:	9b07      	ldr	r3, [sp, #28]
 8004d52:	454b      	cmp	r3, r9
 8004d54:	d307      	bcc.n	8004d66 <__cvt+0xb6>
 8004d56:	4630      	mov	r0, r6
 8004d58:	9b07      	ldr	r3, [sp, #28]
 8004d5a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004d5c:	1b9b      	subs	r3, r3, r6
 8004d5e:	6013      	str	r3, [r2, #0]
 8004d60:	b008      	add	sp, #32
 8004d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d66:	1c59      	adds	r1, r3, #1
 8004d68:	9107      	str	r1, [sp, #28]
 8004d6a:	701a      	strb	r2, [r3, #0]
 8004d6c:	e7f0      	b.n	8004d50 <__cvt+0xa0>

08004d6e <__exponent>:
 8004d6e:	4603      	mov	r3, r0
 8004d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d72:	2900      	cmp	r1, #0
 8004d74:	f803 2b02 	strb.w	r2, [r3], #2
 8004d78:	bfb6      	itet	lt
 8004d7a:	222d      	movlt	r2, #45	; 0x2d
 8004d7c:	222b      	movge	r2, #43	; 0x2b
 8004d7e:	4249      	neglt	r1, r1
 8004d80:	2909      	cmp	r1, #9
 8004d82:	7042      	strb	r2, [r0, #1]
 8004d84:	dd2a      	ble.n	8004ddc <__exponent+0x6e>
 8004d86:	f10d 0207 	add.w	r2, sp, #7
 8004d8a:	4617      	mov	r7, r2
 8004d8c:	260a      	movs	r6, #10
 8004d8e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004d92:	4694      	mov	ip, r2
 8004d94:	fb06 1415 	mls	r4, r6, r5, r1
 8004d98:	3430      	adds	r4, #48	; 0x30
 8004d9a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004d9e:	460c      	mov	r4, r1
 8004da0:	2c63      	cmp	r4, #99	; 0x63
 8004da2:	4629      	mov	r1, r5
 8004da4:	f102 32ff 	add.w	r2, r2, #4294967295
 8004da8:	dcf1      	bgt.n	8004d8e <__exponent+0x20>
 8004daa:	3130      	adds	r1, #48	; 0x30
 8004dac:	f1ac 0402 	sub.w	r4, ip, #2
 8004db0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004db4:	4622      	mov	r2, r4
 8004db6:	1c41      	adds	r1, r0, #1
 8004db8:	42ba      	cmp	r2, r7
 8004dba:	d30a      	bcc.n	8004dd2 <__exponent+0x64>
 8004dbc:	f10d 0209 	add.w	r2, sp, #9
 8004dc0:	eba2 020c 	sub.w	r2, r2, ip
 8004dc4:	42bc      	cmp	r4, r7
 8004dc6:	bf88      	it	hi
 8004dc8:	2200      	movhi	r2, #0
 8004dca:	4413      	add	r3, r2
 8004dcc:	1a18      	subs	r0, r3, r0
 8004dce:	b003      	add	sp, #12
 8004dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004dd6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004dda:	e7ed      	b.n	8004db8 <__exponent+0x4a>
 8004ddc:	2330      	movs	r3, #48	; 0x30
 8004dde:	3130      	adds	r1, #48	; 0x30
 8004de0:	7083      	strb	r3, [r0, #2]
 8004de2:	70c1      	strb	r1, [r0, #3]
 8004de4:	1d03      	adds	r3, r0, #4
 8004de6:	e7f1      	b.n	8004dcc <__exponent+0x5e>

08004de8 <_printf_float>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	b091      	sub	sp, #68	; 0x44
 8004dee:	460c      	mov	r4, r1
 8004df0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004df4:	4616      	mov	r6, r2
 8004df6:	461f      	mov	r7, r3
 8004df8:	4605      	mov	r5, r0
 8004dfa:	f001 f8af 	bl	8005f5c <_localeconv_r>
 8004dfe:	6803      	ldr	r3, [r0, #0]
 8004e00:	4618      	mov	r0, r3
 8004e02:	9309      	str	r3, [sp, #36]	; 0x24
 8004e04:	f7fb f9a4 	bl	8000150 <strlen>
 8004e08:	2300      	movs	r3, #0
 8004e0a:	930e      	str	r3, [sp, #56]	; 0x38
 8004e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8004e10:	900a      	str	r0, [sp, #40]	; 0x28
 8004e12:	3307      	adds	r3, #7
 8004e14:	f023 0307 	bic.w	r3, r3, #7
 8004e18:	f103 0208 	add.w	r2, r3, #8
 8004e1c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004e20:	f8d4 b000 	ldr.w	fp, [r4]
 8004e24:	f8c8 2000 	str.w	r2, [r8]
 8004e28:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004e2c:	4652      	mov	r2, sl
 8004e2e:	4643      	mov	r3, r8
 8004e30:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004e34:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004e38:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3e:	4650      	mov	r0, sl
 8004e40:	4b9c      	ldr	r3, [pc, #624]	; (80050b4 <_printf_float+0x2cc>)
 8004e42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e44:	f7fb fde2 	bl	8000a0c <__aeabi_dcmpun>
 8004e48:	bb70      	cbnz	r0, 8004ea8 <_printf_float+0xc0>
 8004e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e4e:	4650      	mov	r0, sl
 8004e50:	4b98      	ldr	r3, [pc, #608]	; (80050b4 <_printf_float+0x2cc>)
 8004e52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e54:	f7fb fdbc 	bl	80009d0 <__aeabi_dcmple>
 8004e58:	bb30      	cbnz	r0, 8004ea8 <_printf_float+0xc0>
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	4650      	mov	r0, sl
 8004e60:	4641      	mov	r1, r8
 8004e62:	f7fb fdab 	bl	80009bc <__aeabi_dcmplt>
 8004e66:	b110      	cbz	r0, 8004e6e <_printf_float+0x86>
 8004e68:	232d      	movs	r3, #45	; 0x2d
 8004e6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e6e:	4a92      	ldr	r2, [pc, #584]	; (80050b8 <_printf_float+0x2d0>)
 8004e70:	4b92      	ldr	r3, [pc, #584]	; (80050bc <_printf_float+0x2d4>)
 8004e72:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004e76:	bf94      	ite	ls
 8004e78:	4690      	movls	r8, r2
 8004e7a:	4698      	movhi	r8, r3
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	f04f 0a00 	mov.w	sl, #0
 8004e82:	6123      	str	r3, [r4, #16]
 8004e84:	f02b 0304 	bic.w	r3, fp, #4
 8004e88:	6023      	str	r3, [r4, #0]
 8004e8a:	4633      	mov	r3, r6
 8004e8c:	4621      	mov	r1, r4
 8004e8e:	4628      	mov	r0, r5
 8004e90:	9700      	str	r7, [sp, #0]
 8004e92:	aa0f      	add	r2, sp, #60	; 0x3c
 8004e94:	f000 f9d6 	bl	8005244 <_printf_common>
 8004e98:	3001      	adds	r0, #1
 8004e9a:	f040 8090 	bne.w	8004fbe <_printf_float+0x1d6>
 8004e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea2:	b011      	add	sp, #68	; 0x44
 8004ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea8:	4652      	mov	r2, sl
 8004eaa:	4643      	mov	r3, r8
 8004eac:	4650      	mov	r0, sl
 8004eae:	4641      	mov	r1, r8
 8004eb0:	f7fb fdac 	bl	8000a0c <__aeabi_dcmpun>
 8004eb4:	b148      	cbz	r0, 8004eca <_printf_float+0xe2>
 8004eb6:	f1b8 0f00 	cmp.w	r8, #0
 8004eba:	bfb8      	it	lt
 8004ebc:	232d      	movlt	r3, #45	; 0x2d
 8004ebe:	4a80      	ldr	r2, [pc, #512]	; (80050c0 <_printf_float+0x2d8>)
 8004ec0:	bfb8      	it	lt
 8004ec2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004ec6:	4b7f      	ldr	r3, [pc, #508]	; (80050c4 <_printf_float+0x2dc>)
 8004ec8:	e7d3      	b.n	8004e72 <_printf_float+0x8a>
 8004eca:	6863      	ldr	r3, [r4, #4]
 8004ecc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	d142      	bne.n	8004f5a <_printf_float+0x172>
 8004ed4:	2306      	movs	r3, #6
 8004ed6:	6063      	str	r3, [r4, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	9206      	str	r2, [sp, #24]
 8004edc:	aa0e      	add	r2, sp, #56	; 0x38
 8004ede:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004ee2:	aa0d      	add	r2, sp, #52	; 0x34
 8004ee4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004ee8:	9203      	str	r2, [sp, #12]
 8004eea:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004eee:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004ef2:	6023      	str	r3, [r4, #0]
 8004ef4:	6863      	ldr	r3, [r4, #4]
 8004ef6:	4652      	mov	r2, sl
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	4628      	mov	r0, r5
 8004efc:	4643      	mov	r3, r8
 8004efe:	910b      	str	r1, [sp, #44]	; 0x2c
 8004f00:	f7ff fed6 	bl	8004cb0 <__cvt>
 8004f04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f06:	4680      	mov	r8, r0
 8004f08:	2947      	cmp	r1, #71	; 0x47
 8004f0a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004f0c:	d108      	bne.n	8004f20 <_printf_float+0x138>
 8004f0e:	1cc8      	adds	r0, r1, #3
 8004f10:	db02      	blt.n	8004f18 <_printf_float+0x130>
 8004f12:	6863      	ldr	r3, [r4, #4]
 8004f14:	4299      	cmp	r1, r3
 8004f16:	dd40      	ble.n	8004f9a <_printf_float+0x1b2>
 8004f18:	f1a9 0902 	sub.w	r9, r9, #2
 8004f1c:	fa5f f989 	uxtb.w	r9, r9
 8004f20:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004f24:	d81f      	bhi.n	8004f66 <_printf_float+0x17e>
 8004f26:	464a      	mov	r2, r9
 8004f28:	3901      	subs	r1, #1
 8004f2a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f2e:	910d      	str	r1, [sp, #52]	; 0x34
 8004f30:	f7ff ff1d 	bl	8004d6e <__exponent>
 8004f34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f36:	4682      	mov	sl, r0
 8004f38:	1813      	adds	r3, r2, r0
 8004f3a:	2a01      	cmp	r2, #1
 8004f3c:	6123      	str	r3, [r4, #16]
 8004f3e:	dc02      	bgt.n	8004f46 <_printf_float+0x15e>
 8004f40:	6822      	ldr	r2, [r4, #0]
 8004f42:	07d2      	lsls	r2, r2, #31
 8004f44:	d501      	bpl.n	8004f4a <_printf_float+0x162>
 8004f46:	3301      	adds	r3, #1
 8004f48:	6123      	str	r3, [r4, #16]
 8004f4a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d09b      	beq.n	8004e8a <_printf_float+0xa2>
 8004f52:	232d      	movs	r3, #45	; 0x2d
 8004f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f58:	e797      	b.n	8004e8a <_printf_float+0xa2>
 8004f5a:	2947      	cmp	r1, #71	; 0x47
 8004f5c:	d1bc      	bne.n	8004ed8 <_printf_float+0xf0>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1ba      	bne.n	8004ed8 <_printf_float+0xf0>
 8004f62:	2301      	movs	r3, #1
 8004f64:	e7b7      	b.n	8004ed6 <_printf_float+0xee>
 8004f66:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004f6a:	d118      	bne.n	8004f9e <_printf_float+0x1b6>
 8004f6c:	2900      	cmp	r1, #0
 8004f6e:	6863      	ldr	r3, [r4, #4]
 8004f70:	dd0b      	ble.n	8004f8a <_printf_float+0x1a2>
 8004f72:	6121      	str	r1, [r4, #16]
 8004f74:	b913      	cbnz	r3, 8004f7c <_printf_float+0x194>
 8004f76:	6822      	ldr	r2, [r4, #0]
 8004f78:	07d0      	lsls	r0, r2, #31
 8004f7a:	d502      	bpl.n	8004f82 <_printf_float+0x19a>
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	440b      	add	r3, r1
 8004f80:	6123      	str	r3, [r4, #16]
 8004f82:	f04f 0a00 	mov.w	sl, #0
 8004f86:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f88:	e7df      	b.n	8004f4a <_printf_float+0x162>
 8004f8a:	b913      	cbnz	r3, 8004f92 <_printf_float+0x1aa>
 8004f8c:	6822      	ldr	r2, [r4, #0]
 8004f8e:	07d2      	lsls	r2, r2, #31
 8004f90:	d501      	bpl.n	8004f96 <_printf_float+0x1ae>
 8004f92:	3302      	adds	r3, #2
 8004f94:	e7f4      	b.n	8004f80 <_printf_float+0x198>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e7f2      	b.n	8004f80 <_printf_float+0x198>
 8004f9a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004f9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fa0:	4299      	cmp	r1, r3
 8004fa2:	db05      	blt.n	8004fb0 <_printf_float+0x1c8>
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	6121      	str	r1, [r4, #16]
 8004fa8:	07d8      	lsls	r0, r3, #31
 8004faa:	d5ea      	bpl.n	8004f82 <_printf_float+0x19a>
 8004fac:	1c4b      	adds	r3, r1, #1
 8004fae:	e7e7      	b.n	8004f80 <_printf_float+0x198>
 8004fb0:	2900      	cmp	r1, #0
 8004fb2:	bfcc      	ite	gt
 8004fb4:	2201      	movgt	r2, #1
 8004fb6:	f1c1 0202 	rsble	r2, r1, #2
 8004fba:	4413      	add	r3, r2
 8004fbc:	e7e0      	b.n	8004f80 <_printf_float+0x198>
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	055a      	lsls	r2, r3, #21
 8004fc2:	d407      	bmi.n	8004fd4 <_printf_float+0x1ec>
 8004fc4:	6923      	ldr	r3, [r4, #16]
 8004fc6:	4642      	mov	r2, r8
 8004fc8:	4631      	mov	r1, r6
 8004fca:	4628      	mov	r0, r5
 8004fcc:	47b8      	blx	r7
 8004fce:	3001      	adds	r0, #1
 8004fd0:	d12b      	bne.n	800502a <_printf_float+0x242>
 8004fd2:	e764      	b.n	8004e9e <_printf_float+0xb6>
 8004fd4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004fd8:	f240 80dd 	bls.w	8005196 <_printf_float+0x3ae>
 8004fdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f7fb fce0 	bl	80009a8 <__aeabi_dcmpeq>
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d033      	beq.n	8005054 <_printf_float+0x26c>
 8004fec:	2301      	movs	r3, #1
 8004fee:	4631      	mov	r1, r6
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	4a35      	ldr	r2, [pc, #212]	; (80050c8 <_printf_float+0x2e0>)
 8004ff4:	47b8      	blx	r7
 8004ff6:	3001      	adds	r0, #1
 8004ff8:	f43f af51 	beq.w	8004e9e <_printf_float+0xb6>
 8004ffc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005000:	429a      	cmp	r2, r3
 8005002:	db02      	blt.n	800500a <_printf_float+0x222>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	07d8      	lsls	r0, r3, #31
 8005008:	d50f      	bpl.n	800502a <_printf_float+0x242>
 800500a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800500e:	4631      	mov	r1, r6
 8005010:	4628      	mov	r0, r5
 8005012:	47b8      	blx	r7
 8005014:	3001      	adds	r0, #1
 8005016:	f43f af42 	beq.w	8004e9e <_printf_float+0xb6>
 800501a:	f04f 0800 	mov.w	r8, #0
 800501e:	f104 091a 	add.w	r9, r4, #26
 8005022:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005024:	3b01      	subs	r3, #1
 8005026:	4543      	cmp	r3, r8
 8005028:	dc09      	bgt.n	800503e <_printf_float+0x256>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	079b      	lsls	r3, r3, #30
 800502e:	f100 8104 	bmi.w	800523a <_printf_float+0x452>
 8005032:	68e0      	ldr	r0, [r4, #12]
 8005034:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005036:	4298      	cmp	r0, r3
 8005038:	bfb8      	it	lt
 800503a:	4618      	movlt	r0, r3
 800503c:	e731      	b.n	8004ea2 <_printf_float+0xba>
 800503e:	2301      	movs	r3, #1
 8005040:	464a      	mov	r2, r9
 8005042:	4631      	mov	r1, r6
 8005044:	4628      	mov	r0, r5
 8005046:	47b8      	blx	r7
 8005048:	3001      	adds	r0, #1
 800504a:	f43f af28 	beq.w	8004e9e <_printf_float+0xb6>
 800504e:	f108 0801 	add.w	r8, r8, #1
 8005052:	e7e6      	b.n	8005022 <_printf_float+0x23a>
 8005054:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005056:	2b00      	cmp	r3, #0
 8005058:	dc38      	bgt.n	80050cc <_printf_float+0x2e4>
 800505a:	2301      	movs	r3, #1
 800505c:	4631      	mov	r1, r6
 800505e:	4628      	mov	r0, r5
 8005060:	4a19      	ldr	r2, [pc, #100]	; (80050c8 <_printf_float+0x2e0>)
 8005062:	47b8      	blx	r7
 8005064:	3001      	adds	r0, #1
 8005066:	f43f af1a 	beq.w	8004e9e <_printf_float+0xb6>
 800506a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800506e:	4313      	orrs	r3, r2
 8005070:	d102      	bne.n	8005078 <_printf_float+0x290>
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	07d9      	lsls	r1, r3, #31
 8005076:	d5d8      	bpl.n	800502a <_printf_float+0x242>
 8005078:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800507c:	4631      	mov	r1, r6
 800507e:	4628      	mov	r0, r5
 8005080:	47b8      	blx	r7
 8005082:	3001      	adds	r0, #1
 8005084:	f43f af0b 	beq.w	8004e9e <_printf_float+0xb6>
 8005088:	f04f 0900 	mov.w	r9, #0
 800508c:	f104 0a1a 	add.w	sl, r4, #26
 8005090:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005092:	425b      	negs	r3, r3
 8005094:	454b      	cmp	r3, r9
 8005096:	dc01      	bgt.n	800509c <_printf_float+0x2b4>
 8005098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800509a:	e794      	b.n	8004fc6 <_printf_float+0x1de>
 800509c:	2301      	movs	r3, #1
 800509e:	4652      	mov	r2, sl
 80050a0:	4631      	mov	r1, r6
 80050a2:	4628      	mov	r0, r5
 80050a4:	47b8      	blx	r7
 80050a6:	3001      	adds	r0, #1
 80050a8:	f43f aef9 	beq.w	8004e9e <_printf_float+0xb6>
 80050ac:	f109 0901 	add.w	r9, r9, #1
 80050b0:	e7ee      	b.n	8005090 <_printf_float+0x2a8>
 80050b2:	bf00      	nop
 80050b4:	7fefffff 	.word	0x7fefffff
 80050b8:	0800992a 	.word	0x0800992a
 80050bc:	0800992e 	.word	0x0800992e
 80050c0:	08009932 	.word	0x08009932
 80050c4:	08009936 	.word	0x08009936
 80050c8:	0800993a 	.word	0x0800993a
 80050cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80050ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050d0:	429a      	cmp	r2, r3
 80050d2:	bfa8      	it	ge
 80050d4:	461a      	movge	r2, r3
 80050d6:	2a00      	cmp	r2, #0
 80050d8:	4691      	mov	r9, r2
 80050da:	dc37      	bgt.n	800514c <_printf_float+0x364>
 80050dc:	f04f 0b00 	mov.w	fp, #0
 80050e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050e4:	f104 021a 	add.w	r2, r4, #26
 80050e8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80050ec:	ebaa 0309 	sub.w	r3, sl, r9
 80050f0:	455b      	cmp	r3, fp
 80050f2:	dc33      	bgt.n	800515c <_printf_float+0x374>
 80050f4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80050f8:	429a      	cmp	r2, r3
 80050fa:	db3b      	blt.n	8005174 <_printf_float+0x38c>
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	07da      	lsls	r2, r3, #31
 8005100:	d438      	bmi.n	8005174 <_printf_float+0x38c>
 8005102:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005106:	eba2 0903 	sub.w	r9, r2, r3
 800510a:	eba2 020a 	sub.w	r2, r2, sl
 800510e:	4591      	cmp	r9, r2
 8005110:	bfa8      	it	ge
 8005112:	4691      	movge	r9, r2
 8005114:	f1b9 0f00 	cmp.w	r9, #0
 8005118:	dc34      	bgt.n	8005184 <_printf_float+0x39c>
 800511a:	f04f 0800 	mov.w	r8, #0
 800511e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005122:	f104 0a1a 	add.w	sl, r4, #26
 8005126:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	eba3 0309 	sub.w	r3, r3, r9
 8005130:	4543      	cmp	r3, r8
 8005132:	f77f af7a 	ble.w	800502a <_printf_float+0x242>
 8005136:	2301      	movs	r3, #1
 8005138:	4652      	mov	r2, sl
 800513a:	4631      	mov	r1, r6
 800513c:	4628      	mov	r0, r5
 800513e:	47b8      	blx	r7
 8005140:	3001      	adds	r0, #1
 8005142:	f43f aeac 	beq.w	8004e9e <_printf_float+0xb6>
 8005146:	f108 0801 	add.w	r8, r8, #1
 800514a:	e7ec      	b.n	8005126 <_printf_float+0x33e>
 800514c:	4613      	mov	r3, r2
 800514e:	4631      	mov	r1, r6
 8005150:	4642      	mov	r2, r8
 8005152:	4628      	mov	r0, r5
 8005154:	47b8      	blx	r7
 8005156:	3001      	adds	r0, #1
 8005158:	d1c0      	bne.n	80050dc <_printf_float+0x2f4>
 800515a:	e6a0      	b.n	8004e9e <_printf_float+0xb6>
 800515c:	2301      	movs	r3, #1
 800515e:	4631      	mov	r1, r6
 8005160:	4628      	mov	r0, r5
 8005162:	920b      	str	r2, [sp, #44]	; 0x2c
 8005164:	47b8      	blx	r7
 8005166:	3001      	adds	r0, #1
 8005168:	f43f ae99 	beq.w	8004e9e <_printf_float+0xb6>
 800516c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800516e:	f10b 0b01 	add.w	fp, fp, #1
 8005172:	e7b9      	b.n	80050e8 <_printf_float+0x300>
 8005174:	4631      	mov	r1, r6
 8005176:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800517a:	4628      	mov	r0, r5
 800517c:	47b8      	blx	r7
 800517e:	3001      	adds	r0, #1
 8005180:	d1bf      	bne.n	8005102 <_printf_float+0x31a>
 8005182:	e68c      	b.n	8004e9e <_printf_float+0xb6>
 8005184:	464b      	mov	r3, r9
 8005186:	4631      	mov	r1, r6
 8005188:	4628      	mov	r0, r5
 800518a:	eb08 020a 	add.w	r2, r8, sl
 800518e:	47b8      	blx	r7
 8005190:	3001      	adds	r0, #1
 8005192:	d1c2      	bne.n	800511a <_printf_float+0x332>
 8005194:	e683      	b.n	8004e9e <_printf_float+0xb6>
 8005196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005198:	2a01      	cmp	r2, #1
 800519a:	dc01      	bgt.n	80051a0 <_printf_float+0x3b8>
 800519c:	07db      	lsls	r3, r3, #31
 800519e:	d539      	bpl.n	8005214 <_printf_float+0x42c>
 80051a0:	2301      	movs	r3, #1
 80051a2:	4642      	mov	r2, r8
 80051a4:	4631      	mov	r1, r6
 80051a6:	4628      	mov	r0, r5
 80051a8:	47b8      	blx	r7
 80051aa:	3001      	adds	r0, #1
 80051ac:	f43f ae77 	beq.w	8004e9e <_printf_float+0xb6>
 80051b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051b4:	4631      	mov	r1, r6
 80051b6:	4628      	mov	r0, r5
 80051b8:	47b8      	blx	r7
 80051ba:	3001      	adds	r0, #1
 80051bc:	f43f ae6f 	beq.w	8004e9e <_printf_float+0xb6>
 80051c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051c4:	2200      	movs	r2, #0
 80051c6:	2300      	movs	r3, #0
 80051c8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80051cc:	f7fb fbec 	bl	80009a8 <__aeabi_dcmpeq>
 80051d0:	b9d8      	cbnz	r0, 800520a <_printf_float+0x422>
 80051d2:	f109 33ff 	add.w	r3, r9, #4294967295
 80051d6:	f108 0201 	add.w	r2, r8, #1
 80051da:	4631      	mov	r1, r6
 80051dc:	4628      	mov	r0, r5
 80051de:	47b8      	blx	r7
 80051e0:	3001      	adds	r0, #1
 80051e2:	d10e      	bne.n	8005202 <_printf_float+0x41a>
 80051e4:	e65b      	b.n	8004e9e <_printf_float+0xb6>
 80051e6:	2301      	movs	r3, #1
 80051e8:	464a      	mov	r2, r9
 80051ea:	4631      	mov	r1, r6
 80051ec:	4628      	mov	r0, r5
 80051ee:	47b8      	blx	r7
 80051f0:	3001      	adds	r0, #1
 80051f2:	f43f ae54 	beq.w	8004e9e <_printf_float+0xb6>
 80051f6:	f108 0801 	add.w	r8, r8, #1
 80051fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051fc:	3b01      	subs	r3, #1
 80051fe:	4543      	cmp	r3, r8
 8005200:	dcf1      	bgt.n	80051e6 <_printf_float+0x3fe>
 8005202:	4653      	mov	r3, sl
 8005204:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005208:	e6de      	b.n	8004fc8 <_printf_float+0x1e0>
 800520a:	f04f 0800 	mov.w	r8, #0
 800520e:	f104 091a 	add.w	r9, r4, #26
 8005212:	e7f2      	b.n	80051fa <_printf_float+0x412>
 8005214:	2301      	movs	r3, #1
 8005216:	4642      	mov	r2, r8
 8005218:	e7df      	b.n	80051da <_printf_float+0x3f2>
 800521a:	2301      	movs	r3, #1
 800521c:	464a      	mov	r2, r9
 800521e:	4631      	mov	r1, r6
 8005220:	4628      	mov	r0, r5
 8005222:	47b8      	blx	r7
 8005224:	3001      	adds	r0, #1
 8005226:	f43f ae3a 	beq.w	8004e9e <_printf_float+0xb6>
 800522a:	f108 0801 	add.w	r8, r8, #1
 800522e:	68e3      	ldr	r3, [r4, #12]
 8005230:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005232:	1a5b      	subs	r3, r3, r1
 8005234:	4543      	cmp	r3, r8
 8005236:	dcf0      	bgt.n	800521a <_printf_float+0x432>
 8005238:	e6fb      	b.n	8005032 <_printf_float+0x24a>
 800523a:	f04f 0800 	mov.w	r8, #0
 800523e:	f104 0919 	add.w	r9, r4, #25
 8005242:	e7f4      	b.n	800522e <_printf_float+0x446>

08005244 <_printf_common>:
 8005244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005248:	4616      	mov	r6, r2
 800524a:	4699      	mov	r9, r3
 800524c:	688a      	ldr	r2, [r1, #8]
 800524e:	690b      	ldr	r3, [r1, #16]
 8005250:	4607      	mov	r7, r0
 8005252:	4293      	cmp	r3, r2
 8005254:	bfb8      	it	lt
 8005256:	4613      	movlt	r3, r2
 8005258:	6033      	str	r3, [r6, #0]
 800525a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800525e:	460c      	mov	r4, r1
 8005260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005264:	b10a      	cbz	r2, 800526a <_printf_common+0x26>
 8005266:	3301      	adds	r3, #1
 8005268:	6033      	str	r3, [r6, #0]
 800526a:	6823      	ldr	r3, [r4, #0]
 800526c:	0699      	lsls	r1, r3, #26
 800526e:	bf42      	ittt	mi
 8005270:	6833      	ldrmi	r3, [r6, #0]
 8005272:	3302      	addmi	r3, #2
 8005274:	6033      	strmi	r3, [r6, #0]
 8005276:	6825      	ldr	r5, [r4, #0]
 8005278:	f015 0506 	ands.w	r5, r5, #6
 800527c:	d106      	bne.n	800528c <_printf_common+0x48>
 800527e:	f104 0a19 	add.w	sl, r4, #25
 8005282:	68e3      	ldr	r3, [r4, #12]
 8005284:	6832      	ldr	r2, [r6, #0]
 8005286:	1a9b      	subs	r3, r3, r2
 8005288:	42ab      	cmp	r3, r5
 800528a:	dc2b      	bgt.n	80052e4 <_printf_common+0xa0>
 800528c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005290:	1e13      	subs	r3, r2, #0
 8005292:	6822      	ldr	r2, [r4, #0]
 8005294:	bf18      	it	ne
 8005296:	2301      	movne	r3, #1
 8005298:	0692      	lsls	r2, r2, #26
 800529a:	d430      	bmi.n	80052fe <_printf_common+0xba>
 800529c:	4649      	mov	r1, r9
 800529e:	4638      	mov	r0, r7
 80052a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052a4:	47c0      	blx	r8
 80052a6:	3001      	adds	r0, #1
 80052a8:	d023      	beq.n	80052f2 <_printf_common+0xae>
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	6922      	ldr	r2, [r4, #16]
 80052ae:	f003 0306 	and.w	r3, r3, #6
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	bf14      	ite	ne
 80052b6:	2500      	movne	r5, #0
 80052b8:	6833      	ldreq	r3, [r6, #0]
 80052ba:	f04f 0600 	mov.w	r6, #0
 80052be:	bf08      	it	eq
 80052c0:	68e5      	ldreq	r5, [r4, #12]
 80052c2:	f104 041a 	add.w	r4, r4, #26
 80052c6:	bf08      	it	eq
 80052c8:	1aed      	subeq	r5, r5, r3
 80052ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80052ce:	bf08      	it	eq
 80052d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d4:	4293      	cmp	r3, r2
 80052d6:	bfc4      	itt	gt
 80052d8:	1a9b      	subgt	r3, r3, r2
 80052da:	18ed      	addgt	r5, r5, r3
 80052dc:	42b5      	cmp	r5, r6
 80052de:	d11a      	bne.n	8005316 <_printf_common+0xd2>
 80052e0:	2000      	movs	r0, #0
 80052e2:	e008      	b.n	80052f6 <_printf_common+0xb2>
 80052e4:	2301      	movs	r3, #1
 80052e6:	4652      	mov	r2, sl
 80052e8:	4649      	mov	r1, r9
 80052ea:	4638      	mov	r0, r7
 80052ec:	47c0      	blx	r8
 80052ee:	3001      	adds	r0, #1
 80052f0:	d103      	bne.n	80052fa <_printf_common+0xb6>
 80052f2:	f04f 30ff 	mov.w	r0, #4294967295
 80052f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fa:	3501      	adds	r5, #1
 80052fc:	e7c1      	b.n	8005282 <_printf_common+0x3e>
 80052fe:	2030      	movs	r0, #48	; 0x30
 8005300:	18e1      	adds	r1, r4, r3
 8005302:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005306:	1c5a      	adds	r2, r3, #1
 8005308:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800530c:	4422      	add	r2, r4
 800530e:	3302      	adds	r3, #2
 8005310:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005314:	e7c2      	b.n	800529c <_printf_common+0x58>
 8005316:	2301      	movs	r3, #1
 8005318:	4622      	mov	r2, r4
 800531a:	4649      	mov	r1, r9
 800531c:	4638      	mov	r0, r7
 800531e:	47c0      	blx	r8
 8005320:	3001      	adds	r0, #1
 8005322:	d0e6      	beq.n	80052f2 <_printf_common+0xae>
 8005324:	3601      	adds	r6, #1
 8005326:	e7d9      	b.n	80052dc <_printf_common+0x98>

08005328 <_printf_i>:
 8005328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800532c:	7e0f      	ldrb	r7, [r1, #24]
 800532e:	4691      	mov	r9, r2
 8005330:	2f78      	cmp	r7, #120	; 0x78
 8005332:	4680      	mov	r8, r0
 8005334:	460c      	mov	r4, r1
 8005336:	469a      	mov	sl, r3
 8005338:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800533a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800533e:	d807      	bhi.n	8005350 <_printf_i+0x28>
 8005340:	2f62      	cmp	r7, #98	; 0x62
 8005342:	d80a      	bhi.n	800535a <_printf_i+0x32>
 8005344:	2f00      	cmp	r7, #0
 8005346:	f000 80d5 	beq.w	80054f4 <_printf_i+0x1cc>
 800534a:	2f58      	cmp	r7, #88	; 0x58
 800534c:	f000 80c1 	beq.w	80054d2 <_printf_i+0x1aa>
 8005350:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005354:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005358:	e03a      	b.n	80053d0 <_printf_i+0xa8>
 800535a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800535e:	2b15      	cmp	r3, #21
 8005360:	d8f6      	bhi.n	8005350 <_printf_i+0x28>
 8005362:	a101      	add	r1, pc, #4	; (adr r1, 8005368 <_printf_i+0x40>)
 8005364:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005368:	080053c1 	.word	0x080053c1
 800536c:	080053d5 	.word	0x080053d5
 8005370:	08005351 	.word	0x08005351
 8005374:	08005351 	.word	0x08005351
 8005378:	08005351 	.word	0x08005351
 800537c:	08005351 	.word	0x08005351
 8005380:	080053d5 	.word	0x080053d5
 8005384:	08005351 	.word	0x08005351
 8005388:	08005351 	.word	0x08005351
 800538c:	08005351 	.word	0x08005351
 8005390:	08005351 	.word	0x08005351
 8005394:	080054db 	.word	0x080054db
 8005398:	08005401 	.word	0x08005401
 800539c:	08005495 	.word	0x08005495
 80053a0:	08005351 	.word	0x08005351
 80053a4:	08005351 	.word	0x08005351
 80053a8:	080054fd 	.word	0x080054fd
 80053ac:	08005351 	.word	0x08005351
 80053b0:	08005401 	.word	0x08005401
 80053b4:	08005351 	.word	0x08005351
 80053b8:	08005351 	.word	0x08005351
 80053bc:	0800549d 	.word	0x0800549d
 80053c0:	682b      	ldr	r3, [r5, #0]
 80053c2:	1d1a      	adds	r2, r3, #4
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	602a      	str	r2, [r5, #0]
 80053c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0a0      	b.n	8005516 <_printf_i+0x1ee>
 80053d4:	6820      	ldr	r0, [r4, #0]
 80053d6:	682b      	ldr	r3, [r5, #0]
 80053d8:	0607      	lsls	r7, r0, #24
 80053da:	f103 0104 	add.w	r1, r3, #4
 80053de:	6029      	str	r1, [r5, #0]
 80053e0:	d501      	bpl.n	80053e6 <_printf_i+0xbe>
 80053e2:	681e      	ldr	r6, [r3, #0]
 80053e4:	e003      	b.n	80053ee <_printf_i+0xc6>
 80053e6:	0646      	lsls	r6, r0, #25
 80053e8:	d5fb      	bpl.n	80053e2 <_printf_i+0xba>
 80053ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80053ee:	2e00      	cmp	r6, #0
 80053f0:	da03      	bge.n	80053fa <_printf_i+0xd2>
 80053f2:	232d      	movs	r3, #45	; 0x2d
 80053f4:	4276      	negs	r6, r6
 80053f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053fa:	230a      	movs	r3, #10
 80053fc:	4859      	ldr	r0, [pc, #356]	; (8005564 <_printf_i+0x23c>)
 80053fe:	e012      	b.n	8005426 <_printf_i+0xfe>
 8005400:	682b      	ldr	r3, [r5, #0]
 8005402:	6820      	ldr	r0, [r4, #0]
 8005404:	1d19      	adds	r1, r3, #4
 8005406:	6029      	str	r1, [r5, #0]
 8005408:	0605      	lsls	r5, r0, #24
 800540a:	d501      	bpl.n	8005410 <_printf_i+0xe8>
 800540c:	681e      	ldr	r6, [r3, #0]
 800540e:	e002      	b.n	8005416 <_printf_i+0xee>
 8005410:	0641      	lsls	r1, r0, #25
 8005412:	d5fb      	bpl.n	800540c <_printf_i+0xe4>
 8005414:	881e      	ldrh	r6, [r3, #0]
 8005416:	2f6f      	cmp	r7, #111	; 0x6f
 8005418:	bf0c      	ite	eq
 800541a:	2308      	moveq	r3, #8
 800541c:	230a      	movne	r3, #10
 800541e:	4851      	ldr	r0, [pc, #324]	; (8005564 <_printf_i+0x23c>)
 8005420:	2100      	movs	r1, #0
 8005422:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005426:	6865      	ldr	r5, [r4, #4]
 8005428:	2d00      	cmp	r5, #0
 800542a:	bfa8      	it	ge
 800542c:	6821      	ldrge	r1, [r4, #0]
 800542e:	60a5      	str	r5, [r4, #8]
 8005430:	bfa4      	itt	ge
 8005432:	f021 0104 	bicge.w	r1, r1, #4
 8005436:	6021      	strge	r1, [r4, #0]
 8005438:	b90e      	cbnz	r6, 800543e <_printf_i+0x116>
 800543a:	2d00      	cmp	r5, #0
 800543c:	d04b      	beq.n	80054d6 <_printf_i+0x1ae>
 800543e:	4615      	mov	r5, r2
 8005440:	fbb6 f1f3 	udiv	r1, r6, r3
 8005444:	fb03 6711 	mls	r7, r3, r1, r6
 8005448:	5dc7      	ldrb	r7, [r0, r7]
 800544a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800544e:	4637      	mov	r7, r6
 8005450:	42bb      	cmp	r3, r7
 8005452:	460e      	mov	r6, r1
 8005454:	d9f4      	bls.n	8005440 <_printf_i+0x118>
 8005456:	2b08      	cmp	r3, #8
 8005458:	d10b      	bne.n	8005472 <_printf_i+0x14a>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	07de      	lsls	r6, r3, #31
 800545e:	d508      	bpl.n	8005472 <_printf_i+0x14a>
 8005460:	6923      	ldr	r3, [r4, #16]
 8005462:	6861      	ldr	r1, [r4, #4]
 8005464:	4299      	cmp	r1, r3
 8005466:	bfde      	ittt	le
 8005468:	2330      	movle	r3, #48	; 0x30
 800546a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800546e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005472:	1b52      	subs	r2, r2, r5
 8005474:	6122      	str	r2, [r4, #16]
 8005476:	464b      	mov	r3, r9
 8005478:	4621      	mov	r1, r4
 800547a:	4640      	mov	r0, r8
 800547c:	f8cd a000 	str.w	sl, [sp]
 8005480:	aa03      	add	r2, sp, #12
 8005482:	f7ff fedf 	bl	8005244 <_printf_common>
 8005486:	3001      	adds	r0, #1
 8005488:	d14a      	bne.n	8005520 <_printf_i+0x1f8>
 800548a:	f04f 30ff 	mov.w	r0, #4294967295
 800548e:	b004      	add	sp, #16
 8005490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005494:	6823      	ldr	r3, [r4, #0]
 8005496:	f043 0320 	orr.w	r3, r3, #32
 800549a:	6023      	str	r3, [r4, #0]
 800549c:	2778      	movs	r7, #120	; 0x78
 800549e:	4832      	ldr	r0, [pc, #200]	; (8005568 <_printf_i+0x240>)
 80054a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	6829      	ldr	r1, [r5, #0]
 80054a8:	061f      	lsls	r7, r3, #24
 80054aa:	f851 6b04 	ldr.w	r6, [r1], #4
 80054ae:	d402      	bmi.n	80054b6 <_printf_i+0x18e>
 80054b0:	065f      	lsls	r7, r3, #25
 80054b2:	bf48      	it	mi
 80054b4:	b2b6      	uxthmi	r6, r6
 80054b6:	07df      	lsls	r7, r3, #31
 80054b8:	bf48      	it	mi
 80054ba:	f043 0320 	orrmi.w	r3, r3, #32
 80054be:	6029      	str	r1, [r5, #0]
 80054c0:	bf48      	it	mi
 80054c2:	6023      	strmi	r3, [r4, #0]
 80054c4:	b91e      	cbnz	r6, 80054ce <_printf_i+0x1a6>
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	f023 0320 	bic.w	r3, r3, #32
 80054cc:	6023      	str	r3, [r4, #0]
 80054ce:	2310      	movs	r3, #16
 80054d0:	e7a6      	b.n	8005420 <_printf_i+0xf8>
 80054d2:	4824      	ldr	r0, [pc, #144]	; (8005564 <_printf_i+0x23c>)
 80054d4:	e7e4      	b.n	80054a0 <_printf_i+0x178>
 80054d6:	4615      	mov	r5, r2
 80054d8:	e7bd      	b.n	8005456 <_printf_i+0x12e>
 80054da:	682b      	ldr	r3, [r5, #0]
 80054dc:	6826      	ldr	r6, [r4, #0]
 80054de:	1d18      	adds	r0, r3, #4
 80054e0:	6961      	ldr	r1, [r4, #20]
 80054e2:	6028      	str	r0, [r5, #0]
 80054e4:	0635      	lsls	r5, r6, #24
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	d501      	bpl.n	80054ee <_printf_i+0x1c6>
 80054ea:	6019      	str	r1, [r3, #0]
 80054ec:	e002      	b.n	80054f4 <_printf_i+0x1cc>
 80054ee:	0670      	lsls	r0, r6, #25
 80054f0:	d5fb      	bpl.n	80054ea <_printf_i+0x1c2>
 80054f2:	8019      	strh	r1, [r3, #0]
 80054f4:	2300      	movs	r3, #0
 80054f6:	4615      	mov	r5, r2
 80054f8:	6123      	str	r3, [r4, #16]
 80054fa:	e7bc      	b.n	8005476 <_printf_i+0x14e>
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	2100      	movs	r1, #0
 8005500:	1d1a      	adds	r2, r3, #4
 8005502:	602a      	str	r2, [r5, #0]
 8005504:	681d      	ldr	r5, [r3, #0]
 8005506:	6862      	ldr	r2, [r4, #4]
 8005508:	4628      	mov	r0, r5
 800550a:	f000 fd9e 	bl	800604a <memchr>
 800550e:	b108      	cbz	r0, 8005514 <_printf_i+0x1ec>
 8005510:	1b40      	subs	r0, r0, r5
 8005512:	6060      	str	r0, [r4, #4]
 8005514:	6863      	ldr	r3, [r4, #4]
 8005516:	6123      	str	r3, [r4, #16]
 8005518:	2300      	movs	r3, #0
 800551a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800551e:	e7aa      	b.n	8005476 <_printf_i+0x14e>
 8005520:	462a      	mov	r2, r5
 8005522:	4649      	mov	r1, r9
 8005524:	4640      	mov	r0, r8
 8005526:	6923      	ldr	r3, [r4, #16]
 8005528:	47d0      	blx	sl
 800552a:	3001      	adds	r0, #1
 800552c:	d0ad      	beq.n	800548a <_printf_i+0x162>
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	079b      	lsls	r3, r3, #30
 8005532:	d413      	bmi.n	800555c <_printf_i+0x234>
 8005534:	68e0      	ldr	r0, [r4, #12]
 8005536:	9b03      	ldr	r3, [sp, #12]
 8005538:	4298      	cmp	r0, r3
 800553a:	bfb8      	it	lt
 800553c:	4618      	movlt	r0, r3
 800553e:	e7a6      	b.n	800548e <_printf_i+0x166>
 8005540:	2301      	movs	r3, #1
 8005542:	4632      	mov	r2, r6
 8005544:	4649      	mov	r1, r9
 8005546:	4640      	mov	r0, r8
 8005548:	47d0      	blx	sl
 800554a:	3001      	adds	r0, #1
 800554c:	d09d      	beq.n	800548a <_printf_i+0x162>
 800554e:	3501      	adds	r5, #1
 8005550:	68e3      	ldr	r3, [r4, #12]
 8005552:	9903      	ldr	r1, [sp, #12]
 8005554:	1a5b      	subs	r3, r3, r1
 8005556:	42ab      	cmp	r3, r5
 8005558:	dcf2      	bgt.n	8005540 <_printf_i+0x218>
 800555a:	e7eb      	b.n	8005534 <_printf_i+0x20c>
 800555c:	2500      	movs	r5, #0
 800555e:	f104 0619 	add.w	r6, r4, #25
 8005562:	e7f5      	b.n	8005550 <_printf_i+0x228>
 8005564:	0800993c 	.word	0x0800993c
 8005568:	0800994d 	.word	0x0800994d

0800556c <_scanf_float>:
 800556c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005570:	b087      	sub	sp, #28
 8005572:	9303      	str	r3, [sp, #12]
 8005574:	688b      	ldr	r3, [r1, #8]
 8005576:	4617      	mov	r7, r2
 8005578:	1e5a      	subs	r2, r3, #1
 800557a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800557e:	bf85      	ittet	hi
 8005580:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005584:	195b      	addhi	r3, r3, r5
 8005586:	2300      	movls	r3, #0
 8005588:	9302      	strhi	r3, [sp, #8]
 800558a:	bf88      	it	hi
 800558c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005590:	468b      	mov	fp, r1
 8005592:	f04f 0500 	mov.w	r5, #0
 8005596:	bf8c      	ite	hi
 8005598:	608b      	strhi	r3, [r1, #8]
 800559a:	9302      	strls	r3, [sp, #8]
 800559c:	680b      	ldr	r3, [r1, #0]
 800559e:	4680      	mov	r8, r0
 80055a0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80055a4:	f84b 3b1c 	str.w	r3, [fp], #28
 80055a8:	460c      	mov	r4, r1
 80055aa:	465e      	mov	r6, fp
 80055ac:	46aa      	mov	sl, r5
 80055ae:	46a9      	mov	r9, r5
 80055b0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80055b4:	9501      	str	r5, [sp, #4]
 80055b6:	68a2      	ldr	r2, [r4, #8]
 80055b8:	b152      	cbz	r2, 80055d0 <_scanf_float+0x64>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b4e      	cmp	r3, #78	; 0x4e
 80055c0:	d864      	bhi.n	800568c <_scanf_float+0x120>
 80055c2:	2b40      	cmp	r3, #64	; 0x40
 80055c4:	d83c      	bhi.n	8005640 <_scanf_float+0xd4>
 80055c6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80055ca:	b2c8      	uxtb	r0, r1
 80055cc:	280e      	cmp	r0, #14
 80055ce:	d93a      	bls.n	8005646 <_scanf_float+0xda>
 80055d0:	f1b9 0f00 	cmp.w	r9, #0
 80055d4:	d003      	beq.n	80055de <_scanf_float+0x72>
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055dc:	6023      	str	r3, [r4, #0]
 80055de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055e2:	f1ba 0f01 	cmp.w	sl, #1
 80055e6:	f200 8113 	bhi.w	8005810 <_scanf_float+0x2a4>
 80055ea:	455e      	cmp	r6, fp
 80055ec:	f200 8105 	bhi.w	80057fa <_scanf_float+0x28e>
 80055f0:	2501      	movs	r5, #1
 80055f2:	4628      	mov	r0, r5
 80055f4:	b007      	add	sp, #28
 80055f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055fa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80055fe:	2a0d      	cmp	r2, #13
 8005600:	d8e6      	bhi.n	80055d0 <_scanf_float+0x64>
 8005602:	a101      	add	r1, pc, #4	; (adr r1, 8005608 <_scanf_float+0x9c>)
 8005604:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005608:	08005747 	.word	0x08005747
 800560c:	080055d1 	.word	0x080055d1
 8005610:	080055d1 	.word	0x080055d1
 8005614:	080055d1 	.word	0x080055d1
 8005618:	080057a7 	.word	0x080057a7
 800561c:	0800577f 	.word	0x0800577f
 8005620:	080055d1 	.word	0x080055d1
 8005624:	080055d1 	.word	0x080055d1
 8005628:	08005755 	.word	0x08005755
 800562c:	080055d1 	.word	0x080055d1
 8005630:	080055d1 	.word	0x080055d1
 8005634:	080055d1 	.word	0x080055d1
 8005638:	080055d1 	.word	0x080055d1
 800563c:	0800570d 	.word	0x0800570d
 8005640:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005644:	e7db      	b.n	80055fe <_scanf_float+0x92>
 8005646:	290e      	cmp	r1, #14
 8005648:	d8c2      	bhi.n	80055d0 <_scanf_float+0x64>
 800564a:	a001      	add	r0, pc, #4	; (adr r0, 8005650 <_scanf_float+0xe4>)
 800564c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005650:	080056ff 	.word	0x080056ff
 8005654:	080055d1 	.word	0x080055d1
 8005658:	080056ff 	.word	0x080056ff
 800565c:	08005793 	.word	0x08005793
 8005660:	080055d1 	.word	0x080055d1
 8005664:	080056ad 	.word	0x080056ad
 8005668:	080056e9 	.word	0x080056e9
 800566c:	080056e9 	.word	0x080056e9
 8005670:	080056e9 	.word	0x080056e9
 8005674:	080056e9 	.word	0x080056e9
 8005678:	080056e9 	.word	0x080056e9
 800567c:	080056e9 	.word	0x080056e9
 8005680:	080056e9 	.word	0x080056e9
 8005684:	080056e9 	.word	0x080056e9
 8005688:	080056e9 	.word	0x080056e9
 800568c:	2b6e      	cmp	r3, #110	; 0x6e
 800568e:	d809      	bhi.n	80056a4 <_scanf_float+0x138>
 8005690:	2b60      	cmp	r3, #96	; 0x60
 8005692:	d8b2      	bhi.n	80055fa <_scanf_float+0x8e>
 8005694:	2b54      	cmp	r3, #84	; 0x54
 8005696:	d077      	beq.n	8005788 <_scanf_float+0x21c>
 8005698:	2b59      	cmp	r3, #89	; 0x59
 800569a:	d199      	bne.n	80055d0 <_scanf_float+0x64>
 800569c:	2d07      	cmp	r5, #7
 800569e:	d197      	bne.n	80055d0 <_scanf_float+0x64>
 80056a0:	2508      	movs	r5, #8
 80056a2:	e029      	b.n	80056f8 <_scanf_float+0x18c>
 80056a4:	2b74      	cmp	r3, #116	; 0x74
 80056a6:	d06f      	beq.n	8005788 <_scanf_float+0x21c>
 80056a8:	2b79      	cmp	r3, #121	; 0x79
 80056aa:	e7f6      	b.n	800569a <_scanf_float+0x12e>
 80056ac:	6821      	ldr	r1, [r4, #0]
 80056ae:	05c8      	lsls	r0, r1, #23
 80056b0:	d51a      	bpl.n	80056e8 <_scanf_float+0x17c>
 80056b2:	9b02      	ldr	r3, [sp, #8]
 80056b4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80056b8:	6021      	str	r1, [r4, #0]
 80056ba:	f109 0901 	add.w	r9, r9, #1
 80056be:	b11b      	cbz	r3, 80056c8 <_scanf_float+0x15c>
 80056c0:	3b01      	subs	r3, #1
 80056c2:	3201      	adds	r2, #1
 80056c4:	9302      	str	r3, [sp, #8]
 80056c6:	60a2      	str	r2, [r4, #8]
 80056c8:	68a3      	ldr	r3, [r4, #8]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	60a3      	str	r3, [r4, #8]
 80056ce:	6923      	ldr	r3, [r4, #16]
 80056d0:	3301      	adds	r3, #1
 80056d2:	6123      	str	r3, [r4, #16]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	2b00      	cmp	r3, #0
 80056da:	607b      	str	r3, [r7, #4]
 80056dc:	f340 8084 	ble.w	80057e8 <_scanf_float+0x27c>
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	3301      	adds	r3, #1
 80056e4:	603b      	str	r3, [r7, #0]
 80056e6:	e766      	b.n	80055b6 <_scanf_float+0x4a>
 80056e8:	eb1a 0f05 	cmn.w	sl, r5
 80056ec:	f47f af70 	bne.w	80055d0 <_scanf_float+0x64>
 80056f0:	6822      	ldr	r2, [r4, #0]
 80056f2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80056f6:	6022      	str	r2, [r4, #0]
 80056f8:	f806 3b01 	strb.w	r3, [r6], #1
 80056fc:	e7e4      	b.n	80056c8 <_scanf_float+0x15c>
 80056fe:	6822      	ldr	r2, [r4, #0]
 8005700:	0610      	lsls	r0, r2, #24
 8005702:	f57f af65 	bpl.w	80055d0 <_scanf_float+0x64>
 8005706:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800570a:	e7f4      	b.n	80056f6 <_scanf_float+0x18a>
 800570c:	f1ba 0f00 	cmp.w	sl, #0
 8005710:	d10e      	bne.n	8005730 <_scanf_float+0x1c4>
 8005712:	f1b9 0f00 	cmp.w	r9, #0
 8005716:	d10e      	bne.n	8005736 <_scanf_float+0x1ca>
 8005718:	6822      	ldr	r2, [r4, #0]
 800571a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800571e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005722:	d108      	bne.n	8005736 <_scanf_float+0x1ca>
 8005724:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005728:	f04f 0a01 	mov.w	sl, #1
 800572c:	6022      	str	r2, [r4, #0]
 800572e:	e7e3      	b.n	80056f8 <_scanf_float+0x18c>
 8005730:	f1ba 0f02 	cmp.w	sl, #2
 8005734:	d055      	beq.n	80057e2 <_scanf_float+0x276>
 8005736:	2d01      	cmp	r5, #1
 8005738:	d002      	beq.n	8005740 <_scanf_float+0x1d4>
 800573a:	2d04      	cmp	r5, #4
 800573c:	f47f af48 	bne.w	80055d0 <_scanf_float+0x64>
 8005740:	3501      	adds	r5, #1
 8005742:	b2ed      	uxtb	r5, r5
 8005744:	e7d8      	b.n	80056f8 <_scanf_float+0x18c>
 8005746:	f1ba 0f01 	cmp.w	sl, #1
 800574a:	f47f af41 	bne.w	80055d0 <_scanf_float+0x64>
 800574e:	f04f 0a02 	mov.w	sl, #2
 8005752:	e7d1      	b.n	80056f8 <_scanf_float+0x18c>
 8005754:	b97d      	cbnz	r5, 8005776 <_scanf_float+0x20a>
 8005756:	f1b9 0f00 	cmp.w	r9, #0
 800575a:	f47f af3c 	bne.w	80055d6 <_scanf_float+0x6a>
 800575e:	6822      	ldr	r2, [r4, #0]
 8005760:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005764:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005768:	f47f af39 	bne.w	80055de <_scanf_float+0x72>
 800576c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005770:	2501      	movs	r5, #1
 8005772:	6022      	str	r2, [r4, #0]
 8005774:	e7c0      	b.n	80056f8 <_scanf_float+0x18c>
 8005776:	2d03      	cmp	r5, #3
 8005778:	d0e2      	beq.n	8005740 <_scanf_float+0x1d4>
 800577a:	2d05      	cmp	r5, #5
 800577c:	e7de      	b.n	800573c <_scanf_float+0x1d0>
 800577e:	2d02      	cmp	r5, #2
 8005780:	f47f af26 	bne.w	80055d0 <_scanf_float+0x64>
 8005784:	2503      	movs	r5, #3
 8005786:	e7b7      	b.n	80056f8 <_scanf_float+0x18c>
 8005788:	2d06      	cmp	r5, #6
 800578a:	f47f af21 	bne.w	80055d0 <_scanf_float+0x64>
 800578e:	2507      	movs	r5, #7
 8005790:	e7b2      	b.n	80056f8 <_scanf_float+0x18c>
 8005792:	6822      	ldr	r2, [r4, #0]
 8005794:	0591      	lsls	r1, r2, #22
 8005796:	f57f af1b 	bpl.w	80055d0 <_scanf_float+0x64>
 800579a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800579e:	6022      	str	r2, [r4, #0]
 80057a0:	f8cd 9004 	str.w	r9, [sp, #4]
 80057a4:	e7a8      	b.n	80056f8 <_scanf_float+0x18c>
 80057a6:	6822      	ldr	r2, [r4, #0]
 80057a8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80057ac:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80057b0:	d006      	beq.n	80057c0 <_scanf_float+0x254>
 80057b2:	0550      	lsls	r0, r2, #21
 80057b4:	f57f af0c 	bpl.w	80055d0 <_scanf_float+0x64>
 80057b8:	f1b9 0f00 	cmp.w	r9, #0
 80057bc:	f43f af0f 	beq.w	80055de <_scanf_float+0x72>
 80057c0:	0591      	lsls	r1, r2, #22
 80057c2:	bf58      	it	pl
 80057c4:	9901      	ldrpl	r1, [sp, #4]
 80057c6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80057ca:	bf58      	it	pl
 80057cc:	eba9 0101 	subpl.w	r1, r9, r1
 80057d0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80057d4:	f04f 0900 	mov.w	r9, #0
 80057d8:	bf58      	it	pl
 80057da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80057de:	6022      	str	r2, [r4, #0]
 80057e0:	e78a      	b.n	80056f8 <_scanf_float+0x18c>
 80057e2:	f04f 0a03 	mov.w	sl, #3
 80057e6:	e787      	b.n	80056f8 <_scanf_float+0x18c>
 80057e8:	4639      	mov	r1, r7
 80057ea:	4640      	mov	r0, r8
 80057ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80057f0:	4798      	blx	r3
 80057f2:	2800      	cmp	r0, #0
 80057f4:	f43f aedf 	beq.w	80055b6 <_scanf_float+0x4a>
 80057f8:	e6ea      	b.n	80055d0 <_scanf_float+0x64>
 80057fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80057fe:	463a      	mov	r2, r7
 8005800:	4640      	mov	r0, r8
 8005802:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005806:	4798      	blx	r3
 8005808:	6923      	ldr	r3, [r4, #16]
 800580a:	3b01      	subs	r3, #1
 800580c:	6123      	str	r3, [r4, #16]
 800580e:	e6ec      	b.n	80055ea <_scanf_float+0x7e>
 8005810:	1e6b      	subs	r3, r5, #1
 8005812:	2b06      	cmp	r3, #6
 8005814:	d825      	bhi.n	8005862 <_scanf_float+0x2f6>
 8005816:	2d02      	cmp	r5, #2
 8005818:	d836      	bhi.n	8005888 <_scanf_float+0x31c>
 800581a:	455e      	cmp	r6, fp
 800581c:	f67f aee8 	bls.w	80055f0 <_scanf_float+0x84>
 8005820:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005824:	463a      	mov	r2, r7
 8005826:	4640      	mov	r0, r8
 8005828:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800582c:	4798      	blx	r3
 800582e:	6923      	ldr	r3, [r4, #16]
 8005830:	3b01      	subs	r3, #1
 8005832:	6123      	str	r3, [r4, #16]
 8005834:	e7f1      	b.n	800581a <_scanf_float+0x2ae>
 8005836:	9802      	ldr	r0, [sp, #8]
 8005838:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800583c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005840:	463a      	mov	r2, r7
 8005842:	9002      	str	r0, [sp, #8]
 8005844:	4640      	mov	r0, r8
 8005846:	4798      	blx	r3
 8005848:	6923      	ldr	r3, [r4, #16]
 800584a:	3b01      	subs	r3, #1
 800584c:	6123      	str	r3, [r4, #16]
 800584e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005852:	fa5f fa8a 	uxtb.w	sl, sl
 8005856:	f1ba 0f02 	cmp.w	sl, #2
 800585a:	d1ec      	bne.n	8005836 <_scanf_float+0x2ca>
 800585c:	3d03      	subs	r5, #3
 800585e:	b2ed      	uxtb	r5, r5
 8005860:	1b76      	subs	r6, r6, r5
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	05da      	lsls	r2, r3, #23
 8005866:	d52f      	bpl.n	80058c8 <_scanf_float+0x35c>
 8005868:	055b      	lsls	r3, r3, #21
 800586a:	d510      	bpl.n	800588e <_scanf_float+0x322>
 800586c:	455e      	cmp	r6, fp
 800586e:	f67f aebf 	bls.w	80055f0 <_scanf_float+0x84>
 8005872:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005876:	463a      	mov	r2, r7
 8005878:	4640      	mov	r0, r8
 800587a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800587e:	4798      	blx	r3
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	3b01      	subs	r3, #1
 8005884:	6123      	str	r3, [r4, #16]
 8005886:	e7f1      	b.n	800586c <_scanf_float+0x300>
 8005888:	46aa      	mov	sl, r5
 800588a:	9602      	str	r6, [sp, #8]
 800588c:	e7df      	b.n	800584e <_scanf_float+0x2e2>
 800588e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005892:	6923      	ldr	r3, [r4, #16]
 8005894:	2965      	cmp	r1, #101	; 0x65
 8005896:	f103 33ff 	add.w	r3, r3, #4294967295
 800589a:	f106 35ff 	add.w	r5, r6, #4294967295
 800589e:	6123      	str	r3, [r4, #16]
 80058a0:	d00c      	beq.n	80058bc <_scanf_float+0x350>
 80058a2:	2945      	cmp	r1, #69	; 0x45
 80058a4:	d00a      	beq.n	80058bc <_scanf_float+0x350>
 80058a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058aa:	463a      	mov	r2, r7
 80058ac:	4640      	mov	r0, r8
 80058ae:	4798      	blx	r3
 80058b0:	6923      	ldr	r3, [r4, #16]
 80058b2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	1eb5      	subs	r5, r6, #2
 80058ba:	6123      	str	r3, [r4, #16]
 80058bc:	463a      	mov	r2, r7
 80058be:	4640      	mov	r0, r8
 80058c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058c4:	4798      	blx	r3
 80058c6:	462e      	mov	r6, r5
 80058c8:	6825      	ldr	r5, [r4, #0]
 80058ca:	f015 0510 	ands.w	r5, r5, #16
 80058ce:	d155      	bne.n	800597c <_scanf_float+0x410>
 80058d0:	7035      	strb	r5, [r6, #0]
 80058d2:	6823      	ldr	r3, [r4, #0]
 80058d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80058d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058dc:	d11d      	bne.n	800591a <_scanf_float+0x3ae>
 80058de:	9b01      	ldr	r3, [sp, #4]
 80058e0:	454b      	cmp	r3, r9
 80058e2:	eba3 0209 	sub.w	r2, r3, r9
 80058e6:	d125      	bne.n	8005934 <_scanf_float+0x3c8>
 80058e8:	2200      	movs	r2, #0
 80058ea:	4659      	mov	r1, fp
 80058ec:	4640      	mov	r0, r8
 80058ee:	f002 fdeb 	bl	80084c8 <_strtod_r>
 80058f2:	9b03      	ldr	r3, [sp, #12]
 80058f4:	f8d4 c000 	ldr.w	ip, [r4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f01c 0f02 	tst.w	ip, #2
 80058fe:	4606      	mov	r6, r0
 8005900:	460f      	mov	r7, r1
 8005902:	f103 0204 	add.w	r2, r3, #4
 8005906:	d020      	beq.n	800594a <_scanf_float+0x3de>
 8005908:	9903      	ldr	r1, [sp, #12]
 800590a:	600a      	str	r2, [r1, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	e9c3 6700 	strd	r6, r7, [r3]
 8005912:	68e3      	ldr	r3, [r4, #12]
 8005914:	3301      	adds	r3, #1
 8005916:	60e3      	str	r3, [r4, #12]
 8005918:	e66b      	b.n	80055f2 <_scanf_float+0x86>
 800591a:	9b04      	ldr	r3, [sp, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0e3      	beq.n	80058e8 <_scanf_float+0x37c>
 8005920:	9905      	ldr	r1, [sp, #20]
 8005922:	230a      	movs	r3, #10
 8005924:	462a      	mov	r2, r5
 8005926:	4640      	mov	r0, r8
 8005928:	3101      	adds	r1, #1
 800592a:	f002 fe51 	bl	80085d0 <_strtol_r>
 800592e:	9b04      	ldr	r3, [sp, #16]
 8005930:	9e05      	ldr	r6, [sp, #20]
 8005932:	1ac2      	subs	r2, r0, r3
 8005934:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005938:	429e      	cmp	r6, r3
 800593a:	bf28      	it	cs
 800593c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005940:	4630      	mov	r0, r6
 8005942:	490f      	ldr	r1, [pc, #60]	; (8005980 <_scanf_float+0x414>)
 8005944:	f000 f9f4 	bl	8005d30 <siprintf>
 8005948:	e7ce      	b.n	80058e8 <_scanf_float+0x37c>
 800594a:	f01c 0f04 	tst.w	ip, #4
 800594e:	d1db      	bne.n	8005908 <_scanf_float+0x39c>
 8005950:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005954:	f8cc 2000 	str.w	r2, [ip]
 8005958:	f8d3 8000 	ldr.w	r8, [r3]
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	f7fb f854 	bl	8000a0c <__aeabi_dcmpun>
 8005964:	b128      	cbz	r0, 8005972 <_scanf_float+0x406>
 8005966:	4807      	ldr	r0, [pc, #28]	; (8005984 <_scanf_float+0x418>)
 8005968:	f000 fb8c 	bl	8006084 <nanf>
 800596c:	f8c8 0000 	str.w	r0, [r8]
 8005970:	e7cf      	b.n	8005912 <_scanf_float+0x3a6>
 8005972:	4630      	mov	r0, r6
 8005974:	4639      	mov	r1, r7
 8005976:	f7fb f8a7 	bl	8000ac8 <__aeabi_d2f>
 800597a:	e7f7      	b.n	800596c <_scanf_float+0x400>
 800597c:	2500      	movs	r5, #0
 800597e:	e638      	b.n	80055f2 <_scanf_float+0x86>
 8005980:	0800995e 	.word	0x0800995e
 8005984:	08009cf5 	.word	0x08009cf5

08005988 <std>:
 8005988:	2300      	movs	r3, #0
 800598a:	b510      	push	{r4, lr}
 800598c:	4604      	mov	r4, r0
 800598e:	e9c0 3300 	strd	r3, r3, [r0]
 8005992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005996:	6083      	str	r3, [r0, #8]
 8005998:	8181      	strh	r1, [r0, #12]
 800599a:	6643      	str	r3, [r0, #100]	; 0x64
 800599c:	81c2      	strh	r2, [r0, #14]
 800599e:	6183      	str	r3, [r0, #24]
 80059a0:	4619      	mov	r1, r3
 80059a2:	2208      	movs	r2, #8
 80059a4:	305c      	adds	r0, #92	; 0x5c
 80059a6:	f000 fabb 	bl	8005f20 <memset>
 80059aa:	4b0d      	ldr	r3, [pc, #52]	; (80059e0 <std+0x58>)
 80059ac:	6224      	str	r4, [r4, #32]
 80059ae:	6263      	str	r3, [r4, #36]	; 0x24
 80059b0:	4b0c      	ldr	r3, [pc, #48]	; (80059e4 <std+0x5c>)
 80059b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80059b4:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <std+0x60>)
 80059b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059b8:	4b0c      	ldr	r3, [pc, #48]	; (80059ec <std+0x64>)
 80059ba:	6323      	str	r3, [r4, #48]	; 0x30
 80059bc:	4b0c      	ldr	r3, [pc, #48]	; (80059f0 <std+0x68>)
 80059be:	429c      	cmp	r4, r3
 80059c0:	d006      	beq.n	80059d0 <std+0x48>
 80059c2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80059c6:	4294      	cmp	r4, r2
 80059c8:	d002      	beq.n	80059d0 <std+0x48>
 80059ca:	33d0      	adds	r3, #208	; 0xd0
 80059cc:	429c      	cmp	r4, r3
 80059ce:	d105      	bne.n	80059dc <std+0x54>
 80059d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80059d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d8:	f000 bb34 	b.w	8006044 <__retarget_lock_init_recursive>
 80059dc:	bd10      	pop	{r4, pc}
 80059de:	bf00      	nop
 80059e0:	08005d71 	.word	0x08005d71
 80059e4:	08005d93 	.word	0x08005d93
 80059e8:	08005dcb 	.word	0x08005dcb
 80059ec:	08005def 	.word	0x08005def
 80059f0:	20000b78 	.word	0x20000b78

080059f4 <stdio_exit_handler>:
 80059f4:	4a02      	ldr	r2, [pc, #8]	; (8005a00 <stdio_exit_handler+0xc>)
 80059f6:	4903      	ldr	r1, [pc, #12]	; (8005a04 <stdio_exit_handler+0x10>)
 80059f8:	4803      	ldr	r0, [pc, #12]	; (8005a08 <stdio_exit_handler+0x14>)
 80059fa:	f000 b869 	b.w	8005ad0 <_fwalk_sglue>
 80059fe:	bf00      	nop
 8005a00:	2000000c 	.word	0x2000000c
 8005a04:	08008c0d 	.word	0x08008c0d
 8005a08:	20000018 	.word	0x20000018

08005a0c <cleanup_stdio>:
 8005a0c:	6841      	ldr	r1, [r0, #4]
 8005a0e:	4b0c      	ldr	r3, [pc, #48]	; (8005a40 <cleanup_stdio+0x34>)
 8005a10:	b510      	push	{r4, lr}
 8005a12:	4299      	cmp	r1, r3
 8005a14:	4604      	mov	r4, r0
 8005a16:	d001      	beq.n	8005a1c <cleanup_stdio+0x10>
 8005a18:	f003 f8f8 	bl	8008c0c <_fflush_r>
 8005a1c:	68a1      	ldr	r1, [r4, #8]
 8005a1e:	4b09      	ldr	r3, [pc, #36]	; (8005a44 <cleanup_stdio+0x38>)
 8005a20:	4299      	cmp	r1, r3
 8005a22:	d002      	beq.n	8005a2a <cleanup_stdio+0x1e>
 8005a24:	4620      	mov	r0, r4
 8005a26:	f003 f8f1 	bl	8008c0c <_fflush_r>
 8005a2a:	68e1      	ldr	r1, [r4, #12]
 8005a2c:	4b06      	ldr	r3, [pc, #24]	; (8005a48 <cleanup_stdio+0x3c>)
 8005a2e:	4299      	cmp	r1, r3
 8005a30:	d004      	beq.n	8005a3c <cleanup_stdio+0x30>
 8005a32:	4620      	mov	r0, r4
 8005a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a38:	f003 b8e8 	b.w	8008c0c <_fflush_r>
 8005a3c:	bd10      	pop	{r4, pc}
 8005a3e:	bf00      	nop
 8005a40:	20000b78 	.word	0x20000b78
 8005a44:	20000be0 	.word	0x20000be0
 8005a48:	20000c48 	.word	0x20000c48

08005a4c <global_stdio_init.part.0>:
 8005a4c:	b510      	push	{r4, lr}
 8005a4e:	4b0b      	ldr	r3, [pc, #44]	; (8005a7c <global_stdio_init.part.0+0x30>)
 8005a50:	4c0b      	ldr	r4, [pc, #44]	; (8005a80 <global_stdio_init.part.0+0x34>)
 8005a52:	4a0c      	ldr	r2, [pc, #48]	; (8005a84 <global_stdio_init.part.0+0x38>)
 8005a54:	4620      	mov	r0, r4
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	2104      	movs	r1, #4
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f7ff ff94 	bl	8005988 <std>
 8005a60:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005a64:	2201      	movs	r2, #1
 8005a66:	2109      	movs	r1, #9
 8005a68:	f7ff ff8e 	bl	8005988 <std>
 8005a6c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005a70:	2202      	movs	r2, #2
 8005a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a76:	2112      	movs	r1, #18
 8005a78:	f7ff bf86 	b.w	8005988 <std>
 8005a7c:	20000cb0 	.word	0x20000cb0
 8005a80:	20000b78 	.word	0x20000b78
 8005a84:	080059f5 	.word	0x080059f5

08005a88 <__sfp_lock_acquire>:
 8005a88:	4801      	ldr	r0, [pc, #4]	; (8005a90 <__sfp_lock_acquire+0x8>)
 8005a8a:	f000 badc 	b.w	8006046 <__retarget_lock_acquire_recursive>
 8005a8e:	bf00      	nop
 8005a90:	20000cb9 	.word	0x20000cb9

08005a94 <__sfp_lock_release>:
 8005a94:	4801      	ldr	r0, [pc, #4]	; (8005a9c <__sfp_lock_release+0x8>)
 8005a96:	f000 bad7 	b.w	8006048 <__retarget_lock_release_recursive>
 8005a9a:	bf00      	nop
 8005a9c:	20000cb9 	.word	0x20000cb9

08005aa0 <__sinit>:
 8005aa0:	b510      	push	{r4, lr}
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	f7ff fff0 	bl	8005a88 <__sfp_lock_acquire>
 8005aa8:	6a23      	ldr	r3, [r4, #32]
 8005aaa:	b11b      	cbz	r3, 8005ab4 <__sinit+0x14>
 8005aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab0:	f7ff bff0 	b.w	8005a94 <__sfp_lock_release>
 8005ab4:	4b04      	ldr	r3, [pc, #16]	; (8005ac8 <__sinit+0x28>)
 8005ab6:	6223      	str	r3, [r4, #32]
 8005ab8:	4b04      	ldr	r3, [pc, #16]	; (8005acc <__sinit+0x2c>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1f5      	bne.n	8005aac <__sinit+0xc>
 8005ac0:	f7ff ffc4 	bl	8005a4c <global_stdio_init.part.0>
 8005ac4:	e7f2      	b.n	8005aac <__sinit+0xc>
 8005ac6:	bf00      	nop
 8005ac8:	08005a0d 	.word	0x08005a0d
 8005acc:	20000cb0 	.word	0x20000cb0

08005ad0 <_fwalk_sglue>:
 8005ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ad4:	4607      	mov	r7, r0
 8005ad6:	4688      	mov	r8, r1
 8005ad8:	4614      	mov	r4, r2
 8005ada:	2600      	movs	r6, #0
 8005adc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ae0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ae4:	d505      	bpl.n	8005af2 <_fwalk_sglue+0x22>
 8005ae6:	6824      	ldr	r4, [r4, #0]
 8005ae8:	2c00      	cmp	r4, #0
 8005aea:	d1f7      	bne.n	8005adc <_fwalk_sglue+0xc>
 8005aec:	4630      	mov	r0, r6
 8005aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005af2:	89ab      	ldrh	r3, [r5, #12]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d907      	bls.n	8005b08 <_fwalk_sglue+0x38>
 8005af8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005afc:	3301      	adds	r3, #1
 8005afe:	d003      	beq.n	8005b08 <_fwalk_sglue+0x38>
 8005b00:	4629      	mov	r1, r5
 8005b02:	4638      	mov	r0, r7
 8005b04:	47c0      	blx	r8
 8005b06:	4306      	orrs	r6, r0
 8005b08:	3568      	adds	r5, #104	; 0x68
 8005b0a:	e7e9      	b.n	8005ae0 <_fwalk_sglue+0x10>

08005b0c <putchar>:
 8005b0c:	4b02      	ldr	r3, [pc, #8]	; (8005b18 <putchar+0xc>)
 8005b0e:	4601      	mov	r1, r0
 8005b10:	6818      	ldr	r0, [r3, #0]
 8005b12:	6882      	ldr	r2, [r0, #8]
 8005b14:	f003 b903 	b.w	8008d1e <_putc_r>
 8005b18:	20000064 	.word	0x20000064

08005b1c <_puts_r>:
 8005b1c:	6a03      	ldr	r3, [r0, #32]
 8005b1e:	b570      	push	{r4, r5, r6, lr}
 8005b20:	4605      	mov	r5, r0
 8005b22:	460e      	mov	r6, r1
 8005b24:	6884      	ldr	r4, [r0, #8]
 8005b26:	b90b      	cbnz	r3, 8005b2c <_puts_r+0x10>
 8005b28:	f7ff ffba 	bl	8005aa0 <__sinit>
 8005b2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b2e:	07db      	lsls	r3, r3, #31
 8005b30:	d405      	bmi.n	8005b3e <_puts_r+0x22>
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	0598      	lsls	r0, r3, #22
 8005b36:	d402      	bmi.n	8005b3e <_puts_r+0x22>
 8005b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b3a:	f000 fa84 	bl	8006046 <__retarget_lock_acquire_recursive>
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	0719      	lsls	r1, r3, #28
 8005b42:	d513      	bpl.n	8005b6c <_puts_r+0x50>
 8005b44:	6923      	ldr	r3, [r4, #16]
 8005b46:	b18b      	cbz	r3, 8005b6c <_puts_r+0x50>
 8005b48:	3e01      	subs	r6, #1
 8005b4a:	68a3      	ldr	r3, [r4, #8]
 8005b4c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b50:	3b01      	subs	r3, #1
 8005b52:	60a3      	str	r3, [r4, #8]
 8005b54:	b9e9      	cbnz	r1, 8005b92 <_puts_r+0x76>
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	da2e      	bge.n	8005bb8 <_puts_r+0x9c>
 8005b5a:	4622      	mov	r2, r4
 8005b5c:	210a      	movs	r1, #10
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f000 f949 	bl	8005df6 <__swbuf_r>
 8005b64:	3001      	adds	r0, #1
 8005b66:	d007      	beq.n	8005b78 <_puts_r+0x5c>
 8005b68:	250a      	movs	r5, #10
 8005b6a:	e007      	b.n	8005b7c <_puts_r+0x60>
 8005b6c:	4621      	mov	r1, r4
 8005b6e:	4628      	mov	r0, r5
 8005b70:	f000 f97e 	bl	8005e70 <__swsetup_r>
 8005b74:	2800      	cmp	r0, #0
 8005b76:	d0e7      	beq.n	8005b48 <_puts_r+0x2c>
 8005b78:	f04f 35ff 	mov.w	r5, #4294967295
 8005b7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b7e:	07da      	lsls	r2, r3, #31
 8005b80:	d405      	bmi.n	8005b8e <_puts_r+0x72>
 8005b82:	89a3      	ldrh	r3, [r4, #12]
 8005b84:	059b      	lsls	r3, r3, #22
 8005b86:	d402      	bmi.n	8005b8e <_puts_r+0x72>
 8005b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b8a:	f000 fa5d 	bl	8006048 <__retarget_lock_release_recursive>
 8005b8e:	4628      	mov	r0, r5
 8005b90:	bd70      	pop	{r4, r5, r6, pc}
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	da04      	bge.n	8005ba0 <_puts_r+0x84>
 8005b96:	69a2      	ldr	r2, [r4, #24]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	dc06      	bgt.n	8005baa <_puts_r+0x8e>
 8005b9c:	290a      	cmp	r1, #10
 8005b9e:	d004      	beq.n	8005baa <_puts_r+0x8e>
 8005ba0:	6823      	ldr	r3, [r4, #0]
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	6022      	str	r2, [r4, #0]
 8005ba6:	7019      	strb	r1, [r3, #0]
 8005ba8:	e7cf      	b.n	8005b4a <_puts_r+0x2e>
 8005baa:	4622      	mov	r2, r4
 8005bac:	4628      	mov	r0, r5
 8005bae:	f000 f922 	bl	8005df6 <__swbuf_r>
 8005bb2:	3001      	adds	r0, #1
 8005bb4:	d1c9      	bne.n	8005b4a <_puts_r+0x2e>
 8005bb6:	e7df      	b.n	8005b78 <_puts_r+0x5c>
 8005bb8:	250a      	movs	r5, #10
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	1c5a      	adds	r2, r3, #1
 8005bbe:	6022      	str	r2, [r4, #0]
 8005bc0:	701d      	strb	r5, [r3, #0]
 8005bc2:	e7db      	b.n	8005b7c <_puts_r+0x60>

08005bc4 <puts>:
 8005bc4:	4b02      	ldr	r3, [pc, #8]	; (8005bd0 <puts+0xc>)
 8005bc6:	4601      	mov	r1, r0
 8005bc8:	6818      	ldr	r0, [r3, #0]
 8005bca:	f7ff bfa7 	b.w	8005b1c <_puts_r>
 8005bce:	bf00      	nop
 8005bd0:	20000064 	.word	0x20000064

08005bd4 <setvbuf>:
 8005bd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005bd8:	461d      	mov	r5, r3
 8005bda:	4b54      	ldr	r3, [pc, #336]	; (8005d2c <setvbuf+0x158>)
 8005bdc:	4604      	mov	r4, r0
 8005bde:	681f      	ldr	r7, [r3, #0]
 8005be0:	460e      	mov	r6, r1
 8005be2:	4690      	mov	r8, r2
 8005be4:	b127      	cbz	r7, 8005bf0 <setvbuf+0x1c>
 8005be6:	6a3b      	ldr	r3, [r7, #32]
 8005be8:	b913      	cbnz	r3, 8005bf0 <setvbuf+0x1c>
 8005bea:	4638      	mov	r0, r7
 8005bec:	f7ff ff58 	bl	8005aa0 <__sinit>
 8005bf0:	f1b8 0f02 	cmp.w	r8, #2
 8005bf4:	d006      	beq.n	8005c04 <setvbuf+0x30>
 8005bf6:	f1b8 0f01 	cmp.w	r8, #1
 8005bfa:	f200 8094 	bhi.w	8005d26 <setvbuf+0x152>
 8005bfe:	2d00      	cmp	r5, #0
 8005c00:	f2c0 8091 	blt.w	8005d26 <setvbuf+0x152>
 8005c04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c06:	07da      	lsls	r2, r3, #31
 8005c08:	d405      	bmi.n	8005c16 <setvbuf+0x42>
 8005c0a:	89a3      	ldrh	r3, [r4, #12]
 8005c0c:	059b      	lsls	r3, r3, #22
 8005c0e:	d402      	bmi.n	8005c16 <setvbuf+0x42>
 8005c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c12:	f000 fa18 	bl	8006046 <__retarget_lock_acquire_recursive>
 8005c16:	4621      	mov	r1, r4
 8005c18:	4638      	mov	r0, r7
 8005c1a:	f002 fff7 	bl	8008c0c <_fflush_r>
 8005c1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c20:	b141      	cbz	r1, 8005c34 <setvbuf+0x60>
 8005c22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c26:	4299      	cmp	r1, r3
 8005c28:	d002      	beq.n	8005c30 <setvbuf+0x5c>
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	f001 f89c 	bl	8006d68 <_free_r>
 8005c30:	2300      	movs	r3, #0
 8005c32:	6363      	str	r3, [r4, #52]	; 0x34
 8005c34:	2300      	movs	r3, #0
 8005c36:	61a3      	str	r3, [r4, #24]
 8005c38:	6063      	str	r3, [r4, #4]
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	0618      	lsls	r0, r3, #24
 8005c3e:	d503      	bpl.n	8005c48 <setvbuf+0x74>
 8005c40:	4638      	mov	r0, r7
 8005c42:	6921      	ldr	r1, [r4, #16]
 8005c44:	f001 f890 	bl	8006d68 <_free_r>
 8005c48:	89a3      	ldrh	r3, [r4, #12]
 8005c4a:	f1b8 0f02 	cmp.w	r8, #2
 8005c4e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005c52:	f023 0303 	bic.w	r3, r3, #3
 8005c56:	81a3      	strh	r3, [r4, #12]
 8005c58:	d05f      	beq.n	8005d1a <setvbuf+0x146>
 8005c5a:	ab01      	add	r3, sp, #4
 8005c5c:	466a      	mov	r2, sp
 8005c5e:	4621      	mov	r1, r4
 8005c60:	4638      	mov	r0, r7
 8005c62:	f002 fffb 	bl	8008c5c <__swhatbuf_r>
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	4318      	orrs	r0, r3
 8005c6a:	81a0      	strh	r0, [r4, #12]
 8005c6c:	bb2d      	cbnz	r5, 8005cba <setvbuf+0xe6>
 8005c6e:	9d00      	ldr	r5, [sp, #0]
 8005c70:	4628      	mov	r0, r5
 8005c72:	f001 f8c1 	bl	8006df8 <malloc>
 8005c76:	4606      	mov	r6, r0
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d150      	bne.n	8005d1e <setvbuf+0x14a>
 8005c7c:	f8dd 9000 	ldr.w	r9, [sp]
 8005c80:	45a9      	cmp	r9, r5
 8005c82:	d13e      	bne.n	8005d02 <setvbuf+0x12e>
 8005c84:	f04f 35ff 	mov.w	r5, #4294967295
 8005c88:	2200      	movs	r2, #0
 8005c8a:	60a2      	str	r2, [r4, #8]
 8005c8c:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005c90:	6022      	str	r2, [r4, #0]
 8005c92:	6122      	str	r2, [r4, #16]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c9a:	6162      	str	r2, [r4, #20]
 8005c9c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c9e:	f043 0302 	orr.w	r3, r3, #2
 8005ca2:	07d1      	lsls	r1, r2, #31
 8005ca4:	81a3      	strh	r3, [r4, #12]
 8005ca6:	d404      	bmi.n	8005cb2 <setvbuf+0xde>
 8005ca8:	059b      	lsls	r3, r3, #22
 8005caa:	d402      	bmi.n	8005cb2 <setvbuf+0xde>
 8005cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cae:	f000 f9cb 	bl	8006048 <__retarget_lock_release_recursive>
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	b003      	add	sp, #12
 8005cb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005cba:	2e00      	cmp	r6, #0
 8005cbc:	d0d8      	beq.n	8005c70 <setvbuf+0x9c>
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	b913      	cbnz	r3, 8005cc8 <setvbuf+0xf4>
 8005cc2:	4638      	mov	r0, r7
 8005cc4:	f7ff feec 	bl	8005aa0 <__sinit>
 8005cc8:	f1b8 0f01 	cmp.w	r8, #1
 8005ccc:	bf08      	it	eq
 8005cce:	89a3      	ldrheq	r3, [r4, #12]
 8005cd0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005cd4:	bf04      	itt	eq
 8005cd6:	f043 0301 	orreq.w	r3, r3, #1
 8005cda:	81a3      	strheq	r3, [r4, #12]
 8005cdc:	89a3      	ldrh	r3, [r4, #12]
 8005cde:	6026      	str	r6, [r4, #0]
 8005ce0:	f013 0208 	ands.w	r2, r3, #8
 8005ce4:	d01d      	beq.n	8005d22 <setvbuf+0x14e>
 8005ce6:	07da      	lsls	r2, r3, #31
 8005ce8:	bf41      	itttt	mi
 8005cea:	2200      	movmi	r2, #0
 8005cec:	426d      	negmi	r5, r5
 8005cee:	60a2      	strmi	r2, [r4, #8]
 8005cf0:	61a5      	strmi	r5, [r4, #24]
 8005cf2:	bf58      	it	pl
 8005cf4:	60a5      	strpl	r5, [r4, #8]
 8005cf6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005cf8:	f015 0501 	ands.w	r5, r5, #1
 8005cfc:	d0d4      	beq.n	8005ca8 <setvbuf+0xd4>
 8005cfe:	2500      	movs	r5, #0
 8005d00:	e7d7      	b.n	8005cb2 <setvbuf+0xde>
 8005d02:	4648      	mov	r0, r9
 8005d04:	f001 f878 	bl	8006df8 <malloc>
 8005d08:	4606      	mov	r6, r0
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	d0ba      	beq.n	8005c84 <setvbuf+0xb0>
 8005d0e:	89a3      	ldrh	r3, [r4, #12]
 8005d10:	464d      	mov	r5, r9
 8005d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d16:	81a3      	strh	r3, [r4, #12]
 8005d18:	e7d1      	b.n	8005cbe <setvbuf+0xea>
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	e7b4      	b.n	8005c88 <setvbuf+0xb4>
 8005d1e:	46a9      	mov	r9, r5
 8005d20:	e7f5      	b.n	8005d0e <setvbuf+0x13a>
 8005d22:	60a2      	str	r2, [r4, #8]
 8005d24:	e7e7      	b.n	8005cf6 <setvbuf+0x122>
 8005d26:	f04f 35ff 	mov.w	r5, #4294967295
 8005d2a:	e7c2      	b.n	8005cb2 <setvbuf+0xde>
 8005d2c:	20000064 	.word	0x20000064

08005d30 <siprintf>:
 8005d30:	b40e      	push	{r1, r2, r3}
 8005d32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d36:	b500      	push	{lr}
 8005d38:	b09c      	sub	sp, #112	; 0x70
 8005d3a:	ab1d      	add	r3, sp, #116	; 0x74
 8005d3c:	9002      	str	r0, [sp, #8]
 8005d3e:	9006      	str	r0, [sp, #24]
 8005d40:	9107      	str	r1, [sp, #28]
 8005d42:	9104      	str	r1, [sp, #16]
 8005d44:	4808      	ldr	r0, [pc, #32]	; (8005d68 <siprintf+0x38>)
 8005d46:	4909      	ldr	r1, [pc, #36]	; (8005d6c <siprintf+0x3c>)
 8005d48:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d4c:	9105      	str	r1, [sp, #20]
 8005d4e:	6800      	ldr	r0, [r0, #0]
 8005d50:	a902      	add	r1, sp, #8
 8005d52:	9301      	str	r3, [sp, #4]
 8005d54:	f002 fc98 	bl	8008688 <_svfiprintf_r>
 8005d58:	2200      	movs	r2, #0
 8005d5a:	9b02      	ldr	r3, [sp, #8]
 8005d5c:	701a      	strb	r2, [r3, #0]
 8005d5e:	b01c      	add	sp, #112	; 0x70
 8005d60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d64:	b003      	add	sp, #12
 8005d66:	4770      	bx	lr
 8005d68:	20000064 	.word	0x20000064
 8005d6c:	ffff0208 	.word	0xffff0208

08005d70 <__sread>:
 8005d70:	b510      	push	{r4, lr}
 8005d72:	460c      	mov	r4, r1
 8005d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d78:	f000 f916 	bl	8005fa8 <_read_r>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	bfab      	itete	ge
 8005d80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d82:	89a3      	ldrhlt	r3, [r4, #12]
 8005d84:	181b      	addge	r3, r3, r0
 8005d86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d8a:	bfac      	ite	ge
 8005d8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d8e:	81a3      	strhlt	r3, [r4, #12]
 8005d90:	bd10      	pop	{r4, pc}

08005d92 <__swrite>:
 8005d92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d96:	461f      	mov	r7, r3
 8005d98:	898b      	ldrh	r3, [r1, #12]
 8005d9a:	4605      	mov	r5, r0
 8005d9c:	05db      	lsls	r3, r3, #23
 8005d9e:	460c      	mov	r4, r1
 8005da0:	4616      	mov	r6, r2
 8005da2:	d505      	bpl.n	8005db0 <__swrite+0x1e>
 8005da4:	2302      	movs	r3, #2
 8005da6:	2200      	movs	r2, #0
 8005da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dac:	f000 f8ea 	bl	8005f84 <_lseek_r>
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	4632      	mov	r2, r6
 8005db4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005db8:	81a3      	strh	r3, [r4, #12]
 8005dba:	4628      	mov	r0, r5
 8005dbc:	463b      	mov	r3, r7
 8005dbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc6:	f000 b901 	b.w	8005fcc <_write_r>

08005dca <__sseek>:
 8005dca:	b510      	push	{r4, lr}
 8005dcc:	460c      	mov	r4, r1
 8005dce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dd2:	f000 f8d7 	bl	8005f84 <_lseek_r>
 8005dd6:	1c43      	adds	r3, r0, #1
 8005dd8:	89a3      	ldrh	r3, [r4, #12]
 8005dda:	bf15      	itete	ne
 8005ddc:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005de2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005de6:	81a3      	strheq	r3, [r4, #12]
 8005de8:	bf18      	it	ne
 8005dea:	81a3      	strhne	r3, [r4, #12]
 8005dec:	bd10      	pop	{r4, pc}

08005dee <__sclose>:
 8005dee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df2:	f000 b8b7 	b.w	8005f64 <_close_r>

08005df6 <__swbuf_r>:
 8005df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df8:	460e      	mov	r6, r1
 8005dfa:	4614      	mov	r4, r2
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	b118      	cbz	r0, 8005e08 <__swbuf_r+0x12>
 8005e00:	6a03      	ldr	r3, [r0, #32]
 8005e02:	b90b      	cbnz	r3, 8005e08 <__swbuf_r+0x12>
 8005e04:	f7ff fe4c 	bl	8005aa0 <__sinit>
 8005e08:	69a3      	ldr	r3, [r4, #24]
 8005e0a:	60a3      	str	r3, [r4, #8]
 8005e0c:	89a3      	ldrh	r3, [r4, #12]
 8005e0e:	071a      	lsls	r2, r3, #28
 8005e10:	d525      	bpl.n	8005e5e <__swbuf_r+0x68>
 8005e12:	6923      	ldr	r3, [r4, #16]
 8005e14:	b31b      	cbz	r3, 8005e5e <__swbuf_r+0x68>
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	6922      	ldr	r2, [r4, #16]
 8005e1a:	b2f6      	uxtb	r6, r6
 8005e1c:	1a98      	subs	r0, r3, r2
 8005e1e:	6963      	ldr	r3, [r4, #20]
 8005e20:	4637      	mov	r7, r6
 8005e22:	4283      	cmp	r3, r0
 8005e24:	dc04      	bgt.n	8005e30 <__swbuf_r+0x3a>
 8005e26:	4621      	mov	r1, r4
 8005e28:	4628      	mov	r0, r5
 8005e2a:	f002 feef 	bl	8008c0c <_fflush_r>
 8005e2e:	b9e0      	cbnz	r0, 8005e6a <__swbuf_r+0x74>
 8005e30:	68a3      	ldr	r3, [r4, #8]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	60a3      	str	r3, [r4, #8]
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	1c5a      	adds	r2, r3, #1
 8005e3a:	6022      	str	r2, [r4, #0]
 8005e3c:	701e      	strb	r6, [r3, #0]
 8005e3e:	6962      	ldr	r2, [r4, #20]
 8005e40:	1c43      	adds	r3, r0, #1
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d004      	beq.n	8005e50 <__swbuf_r+0x5a>
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	07db      	lsls	r3, r3, #31
 8005e4a:	d506      	bpl.n	8005e5a <__swbuf_r+0x64>
 8005e4c:	2e0a      	cmp	r6, #10
 8005e4e:	d104      	bne.n	8005e5a <__swbuf_r+0x64>
 8005e50:	4621      	mov	r1, r4
 8005e52:	4628      	mov	r0, r5
 8005e54:	f002 feda 	bl	8008c0c <_fflush_r>
 8005e58:	b938      	cbnz	r0, 8005e6a <__swbuf_r+0x74>
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e5e:	4621      	mov	r1, r4
 8005e60:	4628      	mov	r0, r5
 8005e62:	f000 f805 	bl	8005e70 <__swsetup_r>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d0d5      	beq.n	8005e16 <__swbuf_r+0x20>
 8005e6a:	f04f 37ff 	mov.w	r7, #4294967295
 8005e6e:	e7f4      	b.n	8005e5a <__swbuf_r+0x64>

08005e70 <__swsetup_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	4b2a      	ldr	r3, [pc, #168]	; (8005f1c <__swsetup_r+0xac>)
 8005e74:	4605      	mov	r5, r0
 8005e76:	6818      	ldr	r0, [r3, #0]
 8005e78:	460c      	mov	r4, r1
 8005e7a:	b118      	cbz	r0, 8005e84 <__swsetup_r+0x14>
 8005e7c:	6a03      	ldr	r3, [r0, #32]
 8005e7e:	b90b      	cbnz	r3, 8005e84 <__swsetup_r+0x14>
 8005e80:	f7ff fe0e 	bl	8005aa0 <__sinit>
 8005e84:	89a3      	ldrh	r3, [r4, #12]
 8005e86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e8a:	0718      	lsls	r0, r3, #28
 8005e8c:	d422      	bmi.n	8005ed4 <__swsetup_r+0x64>
 8005e8e:	06d9      	lsls	r1, r3, #27
 8005e90:	d407      	bmi.n	8005ea2 <__swsetup_r+0x32>
 8005e92:	2309      	movs	r3, #9
 8005e94:	602b      	str	r3, [r5, #0]
 8005e96:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e9e:	81a3      	strh	r3, [r4, #12]
 8005ea0:	e034      	b.n	8005f0c <__swsetup_r+0x9c>
 8005ea2:	0758      	lsls	r0, r3, #29
 8005ea4:	d512      	bpl.n	8005ecc <__swsetup_r+0x5c>
 8005ea6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ea8:	b141      	cbz	r1, 8005ebc <__swsetup_r+0x4c>
 8005eaa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005eae:	4299      	cmp	r1, r3
 8005eb0:	d002      	beq.n	8005eb8 <__swsetup_r+0x48>
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	f000 ff58 	bl	8006d68 <_free_r>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	6363      	str	r3, [r4, #52]	; 0x34
 8005ebc:	89a3      	ldrh	r3, [r4, #12]
 8005ebe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ec2:	81a3      	strh	r3, [r4, #12]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	6063      	str	r3, [r4, #4]
 8005ec8:	6923      	ldr	r3, [r4, #16]
 8005eca:	6023      	str	r3, [r4, #0]
 8005ecc:	89a3      	ldrh	r3, [r4, #12]
 8005ece:	f043 0308 	orr.w	r3, r3, #8
 8005ed2:	81a3      	strh	r3, [r4, #12]
 8005ed4:	6923      	ldr	r3, [r4, #16]
 8005ed6:	b94b      	cbnz	r3, 8005eec <__swsetup_r+0x7c>
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ede:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ee2:	d003      	beq.n	8005eec <__swsetup_r+0x7c>
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f002 fedd 	bl	8008ca6 <__smakebuf_r>
 8005eec:	89a0      	ldrh	r0, [r4, #12]
 8005eee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ef2:	f010 0301 	ands.w	r3, r0, #1
 8005ef6:	d00a      	beq.n	8005f0e <__swsetup_r+0x9e>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	60a3      	str	r3, [r4, #8]
 8005efc:	6963      	ldr	r3, [r4, #20]
 8005efe:	425b      	negs	r3, r3
 8005f00:	61a3      	str	r3, [r4, #24]
 8005f02:	6923      	ldr	r3, [r4, #16]
 8005f04:	b943      	cbnz	r3, 8005f18 <__swsetup_r+0xa8>
 8005f06:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f0a:	d1c4      	bne.n	8005e96 <__swsetup_r+0x26>
 8005f0c:	bd38      	pop	{r3, r4, r5, pc}
 8005f0e:	0781      	lsls	r1, r0, #30
 8005f10:	bf58      	it	pl
 8005f12:	6963      	ldrpl	r3, [r4, #20]
 8005f14:	60a3      	str	r3, [r4, #8]
 8005f16:	e7f4      	b.n	8005f02 <__swsetup_r+0x92>
 8005f18:	2000      	movs	r0, #0
 8005f1a:	e7f7      	b.n	8005f0c <__swsetup_r+0x9c>
 8005f1c:	20000064 	.word	0x20000064

08005f20 <memset>:
 8005f20:	4603      	mov	r3, r0
 8005f22:	4402      	add	r2, r0
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d100      	bne.n	8005f2a <memset+0xa>
 8005f28:	4770      	bx	lr
 8005f2a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f2e:	e7f9      	b.n	8005f24 <memset+0x4>

08005f30 <strstr>:
 8005f30:	780a      	ldrb	r2, [r1, #0]
 8005f32:	b570      	push	{r4, r5, r6, lr}
 8005f34:	b96a      	cbnz	r2, 8005f52 <strstr+0x22>
 8005f36:	bd70      	pop	{r4, r5, r6, pc}
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d109      	bne.n	8005f50 <strstr+0x20>
 8005f3c:	460c      	mov	r4, r1
 8005f3e:	4605      	mov	r5, r0
 8005f40:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0f6      	beq.n	8005f36 <strstr+0x6>
 8005f48:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005f4c:	429e      	cmp	r6, r3
 8005f4e:	d0f7      	beq.n	8005f40 <strstr+0x10>
 8005f50:	3001      	adds	r0, #1
 8005f52:	7803      	ldrb	r3, [r0, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1ef      	bne.n	8005f38 <strstr+0x8>
 8005f58:	4618      	mov	r0, r3
 8005f5a:	e7ec      	b.n	8005f36 <strstr+0x6>

08005f5c <_localeconv_r>:
 8005f5c:	4800      	ldr	r0, [pc, #0]	; (8005f60 <_localeconv_r+0x4>)
 8005f5e:	4770      	bx	lr
 8005f60:	20000158 	.word	0x20000158

08005f64 <_close_r>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	2300      	movs	r3, #0
 8005f68:	4d05      	ldr	r5, [pc, #20]	; (8005f80 <_close_r+0x1c>)
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	4608      	mov	r0, r1
 8005f6e:	602b      	str	r3, [r5, #0]
 8005f70:	f7fb f8e7 	bl	8001142 <_close>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	d102      	bne.n	8005f7e <_close_r+0x1a>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	b103      	cbz	r3, 8005f7e <_close_r+0x1a>
 8005f7c:	6023      	str	r3, [r4, #0]
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	20000cb4 	.word	0x20000cb4

08005f84 <_lseek_r>:
 8005f84:	b538      	push	{r3, r4, r5, lr}
 8005f86:	4604      	mov	r4, r0
 8005f88:	4608      	mov	r0, r1
 8005f8a:	4611      	mov	r1, r2
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	4d05      	ldr	r5, [pc, #20]	; (8005fa4 <_lseek_r+0x20>)
 8005f90:	602a      	str	r2, [r5, #0]
 8005f92:	461a      	mov	r2, r3
 8005f94:	f7fb f8f9 	bl	800118a <_lseek>
 8005f98:	1c43      	adds	r3, r0, #1
 8005f9a:	d102      	bne.n	8005fa2 <_lseek_r+0x1e>
 8005f9c:	682b      	ldr	r3, [r5, #0]
 8005f9e:	b103      	cbz	r3, 8005fa2 <_lseek_r+0x1e>
 8005fa0:	6023      	str	r3, [r4, #0]
 8005fa2:	bd38      	pop	{r3, r4, r5, pc}
 8005fa4:	20000cb4 	.word	0x20000cb4

08005fa8 <_read_r>:
 8005fa8:	b538      	push	{r3, r4, r5, lr}
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	4611      	mov	r1, r2
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	4d05      	ldr	r5, [pc, #20]	; (8005fc8 <_read_r+0x20>)
 8005fb4:	602a      	str	r2, [r5, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f7fa ff64 	bl	8000e84 <_read>
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d102      	bne.n	8005fc6 <_read_r+0x1e>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b103      	cbz	r3, 8005fc6 <_read_r+0x1e>
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	20000cb4 	.word	0x20000cb4

08005fcc <_write_r>:
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	4604      	mov	r4, r0
 8005fd0:	4608      	mov	r0, r1
 8005fd2:	4611      	mov	r1, r2
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	4d05      	ldr	r5, [pc, #20]	; (8005fec <_write_r+0x20>)
 8005fd8:	602a      	str	r2, [r5, #0]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	f7fa ff3c 	bl	8000e58 <_write>
 8005fe0:	1c43      	adds	r3, r0, #1
 8005fe2:	d102      	bne.n	8005fea <_write_r+0x1e>
 8005fe4:	682b      	ldr	r3, [r5, #0]
 8005fe6:	b103      	cbz	r3, 8005fea <_write_r+0x1e>
 8005fe8:	6023      	str	r3, [r4, #0]
 8005fea:	bd38      	pop	{r3, r4, r5, pc}
 8005fec:	20000cb4 	.word	0x20000cb4

08005ff0 <__errno>:
 8005ff0:	4b01      	ldr	r3, [pc, #4]	; (8005ff8 <__errno+0x8>)
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	20000064 	.word	0x20000064

08005ffc <__libc_init_array>:
 8005ffc:	b570      	push	{r4, r5, r6, lr}
 8005ffe:	2600      	movs	r6, #0
 8006000:	4d0c      	ldr	r5, [pc, #48]	; (8006034 <__libc_init_array+0x38>)
 8006002:	4c0d      	ldr	r4, [pc, #52]	; (8006038 <__libc_init_array+0x3c>)
 8006004:	1b64      	subs	r4, r4, r5
 8006006:	10a4      	asrs	r4, r4, #2
 8006008:	42a6      	cmp	r6, r4
 800600a:	d109      	bne.n	8006020 <__libc_init_array+0x24>
 800600c:	f003 fb60 	bl	80096d0 <_init>
 8006010:	2600      	movs	r6, #0
 8006012:	4d0a      	ldr	r5, [pc, #40]	; (800603c <__libc_init_array+0x40>)
 8006014:	4c0a      	ldr	r4, [pc, #40]	; (8006040 <__libc_init_array+0x44>)
 8006016:	1b64      	subs	r4, r4, r5
 8006018:	10a4      	asrs	r4, r4, #2
 800601a:	42a6      	cmp	r6, r4
 800601c:	d105      	bne.n	800602a <__libc_init_array+0x2e>
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	f855 3b04 	ldr.w	r3, [r5], #4
 8006024:	4798      	blx	r3
 8006026:	3601      	adds	r6, #1
 8006028:	e7ee      	b.n	8006008 <__libc_init_array+0xc>
 800602a:	f855 3b04 	ldr.w	r3, [r5], #4
 800602e:	4798      	blx	r3
 8006030:	3601      	adds	r6, #1
 8006032:	e7f2      	b.n	800601a <__libc_init_array+0x1e>
 8006034:	08009d58 	.word	0x08009d58
 8006038:	08009d58 	.word	0x08009d58
 800603c:	08009d58 	.word	0x08009d58
 8006040:	08009d5c 	.word	0x08009d5c

08006044 <__retarget_lock_init_recursive>:
 8006044:	4770      	bx	lr

08006046 <__retarget_lock_acquire_recursive>:
 8006046:	4770      	bx	lr

08006048 <__retarget_lock_release_recursive>:
 8006048:	4770      	bx	lr

0800604a <memchr>:
 800604a:	4603      	mov	r3, r0
 800604c:	b510      	push	{r4, lr}
 800604e:	b2c9      	uxtb	r1, r1
 8006050:	4402      	add	r2, r0
 8006052:	4293      	cmp	r3, r2
 8006054:	4618      	mov	r0, r3
 8006056:	d101      	bne.n	800605c <memchr+0x12>
 8006058:	2000      	movs	r0, #0
 800605a:	e003      	b.n	8006064 <memchr+0x1a>
 800605c:	7804      	ldrb	r4, [r0, #0]
 800605e:	3301      	adds	r3, #1
 8006060:	428c      	cmp	r4, r1
 8006062:	d1f6      	bne.n	8006052 <memchr+0x8>
 8006064:	bd10      	pop	{r4, pc}

08006066 <memcpy>:
 8006066:	440a      	add	r2, r1
 8006068:	4291      	cmp	r1, r2
 800606a:	f100 33ff 	add.w	r3, r0, #4294967295
 800606e:	d100      	bne.n	8006072 <memcpy+0xc>
 8006070:	4770      	bx	lr
 8006072:	b510      	push	{r4, lr}
 8006074:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006078:	4291      	cmp	r1, r2
 800607a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800607e:	d1f9      	bne.n	8006074 <memcpy+0xe>
 8006080:	bd10      	pop	{r4, pc}
	...

08006084 <nanf>:
 8006084:	4800      	ldr	r0, [pc, #0]	; (8006088 <nanf+0x4>)
 8006086:	4770      	bx	lr
 8006088:	7fc00000 	.word	0x7fc00000

0800608c <quorem>:
 800608c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006090:	6903      	ldr	r3, [r0, #16]
 8006092:	690c      	ldr	r4, [r1, #16]
 8006094:	4607      	mov	r7, r0
 8006096:	42a3      	cmp	r3, r4
 8006098:	db7f      	blt.n	800619a <quorem+0x10e>
 800609a:	3c01      	subs	r4, #1
 800609c:	f100 0514 	add.w	r5, r0, #20
 80060a0:	f101 0814 	add.w	r8, r1, #20
 80060a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060a8:	9301      	str	r3, [sp, #4]
 80060aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060b2:	3301      	adds	r3, #1
 80060b4:	429a      	cmp	r2, r3
 80060b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80060ba:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80060be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060c2:	d331      	bcc.n	8006128 <quorem+0x9c>
 80060c4:	f04f 0e00 	mov.w	lr, #0
 80060c8:	4640      	mov	r0, r8
 80060ca:	46ac      	mov	ip, r5
 80060cc:	46f2      	mov	sl, lr
 80060ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80060d2:	b293      	uxth	r3, r2
 80060d4:	fb06 e303 	mla	r3, r6, r3, lr
 80060d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80060dc:	0c1a      	lsrs	r2, r3, #16
 80060de:	b29b      	uxth	r3, r3
 80060e0:	fb06 220e 	mla	r2, r6, lr, r2
 80060e4:	ebaa 0303 	sub.w	r3, sl, r3
 80060e8:	f8dc a000 	ldr.w	sl, [ip]
 80060ec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80060f0:	fa1f fa8a 	uxth.w	sl, sl
 80060f4:	4453      	add	r3, sl
 80060f6:	f8dc a000 	ldr.w	sl, [ip]
 80060fa:	b292      	uxth	r2, r2
 80060fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006100:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006104:	b29b      	uxth	r3, r3
 8006106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800610a:	4581      	cmp	r9, r0
 800610c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006110:	f84c 3b04 	str.w	r3, [ip], #4
 8006114:	d2db      	bcs.n	80060ce <quorem+0x42>
 8006116:	f855 300b 	ldr.w	r3, [r5, fp]
 800611a:	b92b      	cbnz	r3, 8006128 <quorem+0x9c>
 800611c:	9b01      	ldr	r3, [sp, #4]
 800611e:	3b04      	subs	r3, #4
 8006120:	429d      	cmp	r5, r3
 8006122:	461a      	mov	r2, r3
 8006124:	d32d      	bcc.n	8006182 <quorem+0xf6>
 8006126:	613c      	str	r4, [r7, #16]
 8006128:	4638      	mov	r0, r7
 800612a:	f001 f9dd 	bl	80074e8 <__mcmp>
 800612e:	2800      	cmp	r0, #0
 8006130:	db23      	blt.n	800617a <quorem+0xee>
 8006132:	4629      	mov	r1, r5
 8006134:	2000      	movs	r0, #0
 8006136:	3601      	adds	r6, #1
 8006138:	f858 2b04 	ldr.w	r2, [r8], #4
 800613c:	f8d1 c000 	ldr.w	ip, [r1]
 8006140:	b293      	uxth	r3, r2
 8006142:	1ac3      	subs	r3, r0, r3
 8006144:	0c12      	lsrs	r2, r2, #16
 8006146:	fa1f f08c 	uxth.w	r0, ip
 800614a:	4403      	add	r3, r0
 800614c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006150:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006154:	b29b      	uxth	r3, r3
 8006156:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800615a:	45c1      	cmp	r9, r8
 800615c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006160:	f841 3b04 	str.w	r3, [r1], #4
 8006164:	d2e8      	bcs.n	8006138 <quorem+0xac>
 8006166:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800616a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800616e:	b922      	cbnz	r2, 800617a <quorem+0xee>
 8006170:	3b04      	subs	r3, #4
 8006172:	429d      	cmp	r5, r3
 8006174:	461a      	mov	r2, r3
 8006176:	d30a      	bcc.n	800618e <quorem+0x102>
 8006178:	613c      	str	r4, [r7, #16]
 800617a:	4630      	mov	r0, r6
 800617c:	b003      	add	sp, #12
 800617e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	3b04      	subs	r3, #4
 8006186:	2a00      	cmp	r2, #0
 8006188:	d1cd      	bne.n	8006126 <quorem+0x9a>
 800618a:	3c01      	subs	r4, #1
 800618c:	e7c8      	b.n	8006120 <quorem+0x94>
 800618e:	6812      	ldr	r2, [r2, #0]
 8006190:	3b04      	subs	r3, #4
 8006192:	2a00      	cmp	r2, #0
 8006194:	d1f0      	bne.n	8006178 <quorem+0xec>
 8006196:	3c01      	subs	r4, #1
 8006198:	e7eb      	b.n	8006172 <quorem+0xe6>
 800619a:	2000      	movs	r0, #0
 800619c:	e7ee      	b.n	800617c <quorem+0xf0>
	...

080061a0 <_dtoa_r>:
 80061a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a4:	4616      	mov	r6, r2
 80061a6:	461f      	mov	r7, r3
 80061a8:	69c4      	ldr	r4, [r0, #28]
 80061aa:	b099      	sub	sp, #100	; 0x64
 80061ac:	4605      	mov	r5, r0
 80061ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80061b2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80061b6:	b974      	cbnz	r4, 80061d6 <_dtoa_r+0x36>
 80061b8:	2010      	movs	r0, #16
 80061ba:	f000 fe1d 	bl	8006df8 <malloc>
 80061be:	4602      	mov	r2, r0
 80061c0:	61e8      	str	r0, [r5, #28]
 80061c2:	b920      	cbnz	r0, 80061ce <_dtoa_r+0x2e>
 80061c4:	21ef      	movs	r1, #239	; 0xef
 80061c6:	4bac      	ldr	r3, [pc, #688]	; (8006478 <_dtoa_r+0x2d8>)
 80061c8:	48ac      	ldr	r0, [pc, #688]	; (800647c <_dtoa_r+0x2dc>)
 80061ca:	f002 fe41 	bl	8008e50 <__assert_func>
 80061ce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061d2:	6004      	str	r4, [r0, #0]
 80061d4:	60c4      	str	r4, [r0, #12]
 80061d6:	69eb      	ldr	r3, [r5, #28]
 80061d8:	6819      	ldr	r1, [r3, #0]
 80061da:	b151      	cbz	r1, 80061f2 <_dtoa_r+0x52>
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	2301      	movs	r3, #1
 80061e0:	4093      	lsls	r3, r2
 80061e2:	604a      	str	r2, [r1, #4]
 80061e4:	608b      	str	r3, [r1, #8]
 80061e6:	4628      	mov	r0, r5
 80061e8:	f000 fefa 	bl	8006fe0 <_Bfree>
 80061ec:	2200      	movs	r2, #0
 80061ee:	69eb      	ldr	r3, [r5, #28]
 80061f0:	601a      	str	r2, [r3, #0]
 80061f2:	1e3b      	subs	r3, r7, #0
 80061f4:	bfaf      	iteee	ge
 80061f6:	2300      	movge	r3, #0
 80061f8:	2201      	movlt	r2, #1
 80061fa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80061fe:	9305      	strlt	r3, [sp, #20]
 8006200:	bfa8      	it	ge
 8006202:	f8c8 3000 	strge.w	r3, [r8]
 8006206:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800620a:	4b9d      	ldr	r3, [pc, #628]	; (8006480 <_dtoa_r+0x2e0>)
 800620c:	bfb8      	it	lt
 800620e:	f8c8 2000 	strlt.w	r2, [r8]
 8006212:	ea33 0309 	bics.w	r3, r3, r9
 8006216:	d119      	bne.n	800624c <_dtoa_r+0xac>
 8006218:	f242 730f 	movw	r3, #9999	; 0x270f
 800621c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800621e:	6013      	str	r3, [r2, #0]
 8006220:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006224:	4333      	orrs	r3, r6
 8006226:	f000 8589 	beq.w	8006d3c <_dtoa_r+0xb9c>
 800622a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800622c:	b953      	cbnz	r3, 8006244 <_dtoa_r+0xa4>
 800622e:	4b95      	ldr	r3, [pc, #596]	; (8006484 <_dtoa_r+0x2e4>)
 8006230:	e023      	b.n	800627a <_dtoa_r+0xda>
 8006232:	4b95      	ldr	r3, [pc, #596]	; (8006488 <_dtoa_r+0x2e8>)
 8006234:	9303      	str	r3, [sp, #12]
 8006236:	3308      	adds	r3, #8
 8006238:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	9803      	ldr	r0, [sp, #12]
 800623e:	b019      	add	sp, #100	; 0x64
 8006240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006244:	4b8f      	ldr	r3, [pc, #572]	; (8006484 <_dtoa_r+0x2e4>)
 8006246:	9303      	str	r3, [sp, #12]
 8006248:	3303      	adds	r3, #3
 800624a:	e7f5      	b.n	8006238 <_dtoa_r+0x98>
 800624c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006250:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006254:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006258:	2200      	movs	r2, #0
 800625a:	2300      	movs	r3, #0
 800625c:	f7fa fba4 	bl	80009a8 <__aeabi_dcmpeq>
 8006260:	4680      	mov	r8, r0
 8006262:	b160      	cbz	r0, 800627e <_dtoa_r+0xde>
 8006264:	2301      	movs	r3, #1
 8006266:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006268:	6013      	str	r3, [r2, #0]
 800626a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 8562 	beq.w	8006d36 <_dtoa_r+0xb96>
 8006272:	4b86      	ldr	r3, [pc, #536]	; (800648c <_dtoa_r+0x2ec>)
 8006274:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006276:	6013      	str	r3, [r2, #0]
 8006278:	3b01      	subs	r3, #1
 800627a:	9303      	str	r3, [sp, #12]
 800627c:	e7de      	b.n	800623c <_dtoa_r+0x9c>
 800627e:	ab16      	add	r3, sp, #88	; 0x58
 8006280:	9301      	str	r3, [sp, #4]
 8006282:	ab17      	add	r3, sp, #92	; 0x5c
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	4628      	mov	r0, r5
 8006288:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800628c:	f001 fa3c 	bl	8007708 <__d2b>
 8006290:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006294:	4682      	mov	sl, r0
 8006296:	2c00      	cmp	r4, #0
 8006298:	d07e      	beq.n	8006398 <_dtoa_r+0x1f8>
 800629a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800629e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062a0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80062a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062a8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80062ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80062b0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80062b4:	4619      	mov	r1, r3
 80062b6:	2200      	movs	r2, #0
 80062b8:	4b75      	ldr	r3, [pc, #468]	; (8006490 <_dtoa_r+0x2f0>)
 80062ba:	f7f9 ff55 	bl	8000168 <__aeabi_dsub>
 80062be:	a368      	add	r3, pc, #416	; (adr r3, 8006460 <_dtoa_r+0x2c0>)
 80062c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c4:	f7fa f908 	bl	80004d8 <__aeabi_dmul>
 80062c8:	a367      	add	r3, pc, #412	; (adr r3, 8006468 <_dtoa_r+0x2c8>)
 80062ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ce:	f7f9 ff4d 	bl	800016c <__adddf3>
 80062d2:	4606      	mov	r6, r0
 80062d4:	4620      	mov	r0, r4
 80062d6:	460f      	mov	r7, r1
 80062d8:	f7fa f894 	bl	8000404 <__aeabi_i2d>
 80062dc:	a364      	add	r3, pc, #400	; (adr r3, 8006470 <_dtoa_r+0x2d0>)
 80062de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e2:	f7fa f8f9 	bl	80004d8 <__aeabi_dmul>
 80062e6:	4602      	mov	r2, r0
 80062e8:	460b      	mov	r3, r1
 80062ea:	4630      	mov	r0, r6
 80062ec:	4639      	mov	r1, r7
 80062ee:	f7f9 ff3d 	bl	800016c <__adddf3>
 80062f2:	4606      	mov	r6, r0
 80062f4:	460f      	mov	r7, r1
 80062f6:	f7fa fb9f 	bl	8000a38 <__aeabi_d2iz>
 80062fa:	2200      	movs	r2, #0
 80062fc:	4683      	mov	fp, r0
 80062fe:	2300      	movs	r3, #0
 8006300:	4630      	mov	r0, r6
 8006302:	4639      	mov	r1, r7
 8006304:	f7fa fb5a 	bl	80009bc <__aeabi_dcmplt>
 8006308:	b148      	cbz	r0, 800631e <_dtoa_r+0x17e>
 800630a:	4658      	mov	r0, fp
 800630c:	f7fa f87a 	bl	8000404 <__aeabi_i2d>
 8006310:	4632      	mov	r2, r6
 8006312:	463b      	mov	r3, r7
 8006314:	f7fa fb48 	bl	80009a8 <__aeabi_dcmpeq>
 8006318:	b908      	cbnz	r0, 800631e <_dtoa_r+0x17e>
 800631a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800631e:	f1bb 0f16 	cmp.w	fp, #22
 8006322:	d857      	bhi.n	80063d4 <_dtoa_r+0x234>
 8006324:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006328:	4b5a      	ldr	r3, [pc, #360]	; (8006494 <_dtoa_r+0x2f4>)
 800632a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800632e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006332:	f7fa fb43 	bl	80009bc <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	d04e      	beq.n	80063d8 <_dtoa_r+0x238>
 800633a:	2300      	movs	r3, #0
 800633c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006340:	930f      	str	r3, [sp, #60]	; 0x3c
 8006342:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006344:	1b1b      	subs	r3, r3, r4
 8006346:	1e5a      	subs	r2, r3, #1
 8006348:	bf46      	itte	mi
 800634a:	f1c3 0901 	rsbmi	r9, r3, #1
 800634e:	2300      	movmi	r3, #0
 8006350:	f04f 0900 	movpl.w	r9, #0
 8006354:	9209      	str	r2, [sp, #36]	; 0x24
 8006356:	bf48      	it	mi
 8006358:	9309      	strmi	r3, [sp, #36]	; 0x24
 800635a:	f1bb 0f00 	cmp.w	fp, #0
 800635e:	db3d      	blt.n	80063dc <_dtoa_r+0x23c>
 8006360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006362:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006366:	445b      	add	r3, fp
 8006368:	9309      	str	r3, [sp, #36]	; 0x24
 800636a:	2300      	movs	r3, #0
 800636c:	930a      	str	r3, [sp, #40]	; 0x28
 800636e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006370:	2b09      	cmp	r3, #9
 8006372:	d867      	bhi.n	8006444 <_dtoa_r+0x2a4>
 8006374:	2b05      	cmp	r3, #5
 8006376:	bfc4      	itt	gt
 8006378:	3b04      	subgt	r3, #4
 800637a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800637c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800637e:	bfc8      	it	gt
 8006380:	2400      	movgt	r4, #0
 8006382:	f1a3 0302 	sub.w	r3, r3, #2
 8006386:	bfd8      	it	le
 8006388:	2401      	movle	r4, #1
 800638a:	2b03      	cmp	r3, #3
 800638c:	f200 8086 	bhi.w	800649c <_dtoa_r+0x2fc>
 8006390:	e8df f003 	tbb	[pc, r3]
 8006394:	5637392c 	.word	0x5637392c
 8006398:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800639c:	441c      	add	r4, r3
 800639e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80063a2:	2b20      	cmp	r3, #32
 80063a4:	bfc1      	itttt	gt
 80063a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80063aa:	fa09 f903 	lslgt.w	r9, r9, r3
 80063ae:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80063b2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80063b6:	bfd6      	itet	le
 80063b8:	f1c3 0320 	rsble	r3, r3, #32
 80063bc:	ea49 0003 	orrgt.w	r0, r9, r3
 80063c0:	fa06 f003 	lslle.w	r0, r6, r3
 80063c4:	f7fa f80e 	bl	80003e4 <__aeabi_ui2d>
 80063c8:	2201      	movs	r2, #1
 80063ca:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80063ce:	3c01      	subs	r4, #1
 80063d0:	9213      	str	r2, [sp, #76]	; 0x4c
 80063d2:	e76f      	b.n	80062b4 <_dtoa_r+0x114>
 80063d4:	2301      	movs	r3, #1
 80063d6:	e7b3      	b.n	8006340 <_dtoa_r+0x1a0>
 80063d8:	900f      	str	r0, [sp, #60]	; 0x3c
 80063da:	e7b2      	b.n	8006342 <_dtoa_r+0x1a2>
 80063dc:	f1cb 0300 	rsb	r3, fp, #0
 80063e0:	930a      	str	r3, [sp, #40]	; 0x28
 80063e2:	2300      	movs	r3, #0
 80063e4:	eba9 090b 	sub.w	r9, r9, fp
 80063e8:	930e      	str	r3, [sp, #56]	; 0x38
 80063ea:	e7c0      	b.n	800636e <_dtoa_r+0x1ce>
 80063ec:	2300      	movs	r3, #0
 80063ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80063f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	dc55      	bgt.n	80064a2 <_dtoa_r+0x302>
 80063f6:	2301      	movs	r3, #1
 80063f8:	461a      	mov	r2, r3
 80063fa:	9306      	str	r3, [sp, #24]
 80063fc:	9308      	str	r3, [sp, #32]
 80063fe:	9223      	str	r2, [sp, #140]	; 0x8c
 8006400:	e00b      	b.n	800641a <_dtoa_r+0x27a>
 8006402:	2301      	movs	r3, #1
 8006404:	e7f3      	b.n	80063ee <_dtoa_r+0x24e>
 8006406:	2300      	movs	r3, #0
 8006408:	930b      	str	r3, [sp, #44]	; 0x2c
 800640a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800640c:	445b      	add	r3, fp
 800640e:	9306      	str	r3, [sp, #24]
 8006410:	3301      	adds	r3, #1
 8006412:	2b01      	cmp	r3, #1
 8006414:	9308      	str	r3, [sp, #32]
 8006416:	bfb8      	it	lt
 8006418:	2301      	movlt	r3, #1
 800641a:	2100      	movs	r1, #0
 800641c:	2204      	movs	r2, #4
 800641e:	69e8      	ldr	r0, [r5, #28]
 8006420:	f102 0614 	add.w	r6, r2, #20
 8006424:	429e      	cmp	r6, r3
 8006426:	d940      	bls.n	80064aa <_dtoa_r+0x30a>
 8006428:	6041      	str	r1, [r0, #4]
 800642a:	4628      	mov	r0, r5
 800642c:	f000 fd98 	bl	8006f60 <_Balloc>
 8006430:	9003      	str	r0, [sp, #12]
 8006432:	2800      	cmp	r0, #0
 8006434:	d13c      	bne.n	80064b0 <_dtoa_r+0x310>
 8006436:	4602      	mov	r2, r0
 8006438:	f240 11af 	movw	r1, #431	; 0x1af
 800643c:	4b16      	ldr	r3, [pc, #88]	; (8006498 <_dtoa_r+0x2f8>)
 800643e:	e6c3      	b.n	80061c8 <_dtoa_r+0x28>
 8006440:	2301      	movs	r3, #1
 8006442:	e7e1      	b.n	8006408 <_dtoa_r+0x268>
 8006444:	2401      	movs	r4, #1
 8006446:	2300      	movs	r3, #0
 8006448:	940b      	str	r4, [sp, #44]	; 0x2c
 800644a:	9322      	str	r3, [sp, #136]	; 0x88
 800644c:	f04f 33ff 	mov.w	r3, #4294967295
 8006450:	2200      	movs	r2, #0
 8006452:	9306      	str	r3, [sp, #24]
 8006454:	9308      	str	r3, [sp, #32]
 8006456:	2312      	movs	r3, #18
 8006458:	e7d1      	b.n	80063fe <_dtoa_r+0x25e>
 800645a:	bf00      	nop
 800645c:	f3af 8000 	nop.w
 8006460:	636f4361 	.word	0x636f4361
 8006464:	3fd287a7 	.word	0x3fd287a7
 8006468:	8b60c8b3 	.word	0x8b60c8b3
 800646c:	3fc68a28 	.word	0x3fc68a28
 8006470:	509f79fb 	.word	0x509f79fb
 8006474:	3fd34413 	.word	0x3fd34413
 8006478:	08009970 	.word	0x08009970
 800647c:	08009987 	.word	0x08009987
 8006480:	7ff00000 	.word	0x7ff00000
 8006484:	0800996c 	.word	0x0800996c
 8006488:	08009963 	.word	0x08009963
 800648c:	0800993b 	.word	0x0800993b
 8006490:	3ff80000 	.word	0x3ff80000
 8006494:	08009a78 	.word	0x08009a78
 8006498:	080099df 	.word	0x080099df
 800649c:	2301      	movs	r3, #1
 800649e:	930b      	str	r3, [sp, #44]	; 0x2c
 80064a0:	e7d4      	b.n	800644c <_dtoa_r+0x2ac>
 80064a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064a4:	9306      	str	r3, [sp, #24]
 80064a6:	9308      	str	r3, [sp, #32]
 80064a8:	e7b7      	b.n	800641a <_dtoa_r+0x27a>
 80064aa:	3101      	adds	r1, #1
 80064ac:	0052      	lsls	r2, r2, #1
 80064ae:	e7b7      	b.n	8006420 <_dtoa_r+0x280>
 80064b0:	69eb      	ldr	r3, [r5, #28]
 80064b2:	9a03      	ldr	r2, [sp, #12]
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	9b08      	ldr	r3, [sp, #32]
 80064b8:	2b0e      	cmp	r3, #14
 80064ba:	f200 80a8 	bhi.w	800660e <_dtoa_r+0x46e>
 80064be:	2c00      	cmp	r4, #0
 80064c0:	f000 80a5 	beq.w	800660e <_dtoa_r+0x46e>
 80064c4:	f1bb 0f00 	cmp.w	fp, #0
 80064c8:	dd34      	ble.n	8006534 <_dtoa_r+0x394>
 80064ca:	4b9a      	ldr	r3, [pc, #616]	; (8006734 <_dtoa_r+0x594>)
 80064cc:	f00b 020f 	and.w	r2, fp, #15
 80064d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80064d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80064dc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80064e0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80064e4:	d016      	beq.n	8006514 <_dtoa_r+0x374>
 80064e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064ea:	4b93      	ldr	r3, [pc, #588]	; (8006738 <_dtoa_r+0x598>)
 80064ec:	2703      	movs	r7, #3
 80064ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80064f2:	f7fa f91b 	bl	800072c <__aeabi_ddiv>
 80064f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064fa:	f004 040f 	and.w	r4, r4, #15
 80064fe:	4e8e      	ldr	r6, [pc, #568]	; (8006738 <_dtoa_r+0x598>)
 8006500:	b954      	cbnz	r4, 8006518 <_dtoa_r+0x378>
 8006502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006506:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800650a:	f7fa f90f 	bl	800072c <__aeabi_ddiv>
 800650e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006512:	e029      	b.n	8006568 <_dtoa_r+0x3c8>
 8006514:	2702      	movs	r7, #2
 8006516:	e7f2      	b.n	80064fe <_dtoa_r+0x35e>
 8006518:	07e1      	lsls	r1, r4, #31
 800651a:	d508      	bpl.n	800652e <_dtoa_r+0x38e>
 800651c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006520:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006524:	f7f9 ffd8 	bl	80004d8 <__aeabi_dmul>
 8006528:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800652c:	3701      	adds	r7, #1
 800652e:	1064      	asrs	r4, r4, #1
 8006530:	3608      	adds	r6, #8
 8006532:	e7e5      	b.n	8006500 <_dtoa_r+0x360>
 8006534:	f000 80a5 	beq.w	8006682 <_dtoa_r+0x4e2>
 8006538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800653c:	f1cb 0400 	rsb	r4, fp, #0
 8006540:	4b7c      	ldr	r3, [pc, #496]	; (8006734 <_dtoa_r+0x594>)
 8006542:	f004 020f 	and.w	r2, r4, #15
 8006546:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800654a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654e:	f7f9 ffc3 	bl	80004d8 <__aeabi_dmul>
 8006552:	2702      	movs	r7, #2
 8006554:	2300      	movs	r3, #0
 8006556:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800655a:	4e77      	ldr	r6, [pc, #476]	; (8006738 <_dtoa_r+0x598>)
 800655c:	1124      	asrs	r4, r4, #4
 800655e:	2c00      	cmp	r4, #0
 8006560:	f040 8084 	bne.w	800666c <_dtoa_r+0x4cc>
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1d2      	bne.n	800650e <_dtoa_r+0x36e>
 8006568:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800656c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006570:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006572:	2b00      	cmp	r3, #0
 8006574:	f000 8087 	beq.w	8006686 <_dtoa_r+0x4e6>
 8006578:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800657c:	2200      	movs	r2, #0
 800657e:	4b6f      	ldr	r3, [pc, #444]	; (800673c <_dtoa_r+0x59c>)
 8006580:	f7fa fa1c 	bl	80009bc <__aeabi_dcmplt>
 8006584:	2800      	cmp	r0, #0
 8006586:	d07e      	beq.n	8006686 <_dtoa_r+0x4e6>
 8006588:	9b08      	ldr	r3, [sp, #32]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d07b      	beq.n	8006686 <_dtoa_r+0x4e6>
 800658e:	9b06      	ldr	r3, [sp, #24]
 8006590:	2b00      	cmp	r3, #0
 8006592:	dd38      	ble.n	8006606 <_dtoa_r+0x466>
 8006594:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006598:	2200      	movs	r2, #0
 800659a:	4b69      	ldr	r3, [pc, #420]	; (8006740 <_dtoa_r+0x5a0>)
 800659c:	f7f9 ff9c 	bl	80004d8 <__aeabi_dmul>
 80065a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065a4:	9c06      	ldr	r4, [sp, #24]
 80065a6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80065aa:	3701      	adds	r7, #1
 80065ac:	4638      	mov	r0, r7
 80065ae:	f7f9 ff29 	bl	8000404 <__aeabi_i2d>
 80065b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065b6:	f7f9 ff8f 	bl	80004d8 <__aeabi_dmul>
 80065ba:	2200      	movs	r2, #0
 80065bc:	4b61      	ldr	r3, [pc, #388]	; (8006744 <_dtoa_r+0x5a4>)
 80065be:	f7f9 fdd5 	bl	800016c <__adddf3>
 80065c2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80065c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80065ca:	9611      	str	r6, [sp, #68]	; 0x44
 80065cc:	2c00      	cmp	r4, #0
 80065ce:	d15d      	bne.n	800668c <_dtoa_r+0x4ec>
 80065d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065d4:	2200      	movs	r2, #0
 80065d6:	4b5c      	ldr	r3, [pc, #368]	; (8006748 <_dtoa_r+0x5a8>)
 80065d8:	f7f9 fdc6 	bl	8000168 <__aeabi_dsub>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065e4:	4633      	mov	r3, r6
 80065e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065e8:	f7fa fa06 	bl	80009f8 <__aeabi_dcmpgt>
 80065ec:	2800      	cmp	r0, #0
 80065ee:	f040 8295 	bne.w	8006b1c <_dtoa_r+0x97c>
 80065f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80065fc:	f7fa f9de 	bl	80009bc <__aeabi_dcmplt>
 8006600:	2800      	cmp	r0, #0
 8006602:	f040 8289 	bne.w	8006b18 <_dtoa_r+0x978>
 8006606:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800660a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800660e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006610:	2b00      	cmp	r3, #0
 8006612:	f2c0 8151 	blt.w	80068b8 <_dtoa_r+0x718>
 8006616:	f1bb 0f0e 	cmp.w	fp, #14
 800661a:	f300 814d 	bgt.w	80068b8 <_dtoa_r+0x718>
 800661e:	4b45      	ldr	r3, [pc, #276]	; (8006734 <_dtoa_r+0x594>)
 8006620:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006624:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006628:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800662c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800662e:	2b00      	cmp	r3, #0
 8006630:	f280 80da 	bge.w	80067e8 <_dtoa_r+0x648>
 8006634:	9b08      	ldr	r3, [sp, #32]
 8006636:	2b00      	cmp	r3, #0
 8006638:	f300 80d6 	bgt.w	80067e8 <_dtoa_r+0x648>
 800663c:	f040 826b 	bne.w	8006b16 <_dtoa_r+0x976>
 8006640:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006644:	2200      	movs	r2, #0
 8006646:	4b40      	ldr	r3, [pc, #256]	; (8006748 <_dtoa_r+0x5a8>)
 8006648:	f7f9 ff46 	bl	80004d8 <__aeabi_dmul>
 800664c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006650:	f7fa f9c8 	bl	80009e4 <__aeabi_dcmpge>
 8006654:	9c08      	ldr	r4, [sp, #32]
 8006656:	4626      	mov	r6, r4
 8006658:	2800      	cmp	r0, #0
 800665a:	f040 8241 	bne.w	8006ae0 <_dtoa_r+0x940>
 800665e:	2331      	movs	r3, #49	; 0x31
 8006660:	9f03      	ldr	r7, [sp, #12]
 8006662:	f10b 0b01 	add.w	fp, fp, #1
 8006666:	f807 3b01 	strb.w	r3, [r7], #1
 800666a:	e23d      	b.n	8006ae8 <_dtoa_r+0x948>
 800666c:	07e2      	lsls	r2, r4, #31
 800666e:	d505      	bpl.n	800667c <_dtoa_r+0x4dc>
 8006670:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006674:	f7f9 ff30 	bl	80004d8 <__aeabi_dmul>
 8006678:	2301      	movs	r3, #1
 800667a:	3701      	adds	r7, #1
 800667c:	1064      	asrs	r4, r4, #1
 800667e:	3608      	adds	r6, #8
 8006680:	e76d      	b.n	800655e <_dtoa_r+0x3be>
 8006682:	2702      	movs	r7, #2
 8006684:	e770      	b.n	8006568 <_dtoa_r+0x3c8>
 8006686:	46d8      	mov	r8, fp
 8006688:	9c08      	ldr	r4, [sp, #32]
 800668a:	e78f      	b.n	80065ac <_dtoa_r+0x40c>
 800668c:	9903      	ldr	r1, [sp, #12]
 800668e:	4b29      	ldr	r3, [pc, #164]	; (8006734 <_dtoa_r+0x594>)
 8006690:	4421      	add	r1, r4
 8006692:	9112      	str	r1, [sp, #72]	; 0x48
 8006694:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006696:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800669a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800669e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80066a2:	2900      	cmp	r1, #0
 80066a4:	d054      	beq.n	8006750 <_dtoa_r+0x5b0>
 80066a6:	2000      	movs	r0, #0
 80066a8:	4928      	ldr	r1, [pc, #160]	; (800674c <_dtoa_r+0x5ac>)
 80066aa:	f7fa f83f 	bl	800072c <__aeabi_ddiv>
 80066ae:	463b      	mov	r3, r7
 80066b0:	4632      	mov	r2, r6
 80066b2:	f7f9 fd59 	bl	8000168 <__aeabi_dsub>
 80066b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066ba:	9f03      	ldr	r7, [sp, #12]
 80066bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066c0:	f7fa f9ba 	bl	8000a38 <__aeabi_d2iz>
 80066c4:	4604      	mov	r4, r0
 80066c6:	f7f9 fe9d 	bl	8000404 <__aeabi_i2d>
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066d2:	f7f9 fd49 	bl	8000168 <__aeabi_dsub>
 80066d6:	4602      	mov	r2, r0
 80066d8:	460b      	mov	r3, r1
 80066da:	3430      	adds	r4, #48	; 0x30
 80066dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80066e4:	f807 4b01 	strb.w	r4, [r7], #1
 80066e8:	f7fa f968 	bl	80009bc <__aeabi_dcmplt>
 80066ec:	2800      	cmp	r0, #0
 80066ee:	d173      	bne.n	80067d8 <_dtoa_r+0x638>
 80066f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066f4:	2000      	movs	r0, #0
 80066f6:	4911      	ldr	r1, [pc, #68]	; (800673c <_dtoa_r+0x59c>)
 80066f8:	f7f9 fd36 	bl	8000168 <__aeabi_dsub>
 80066fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006700:	f7fa f95c 	bl	80009bc <__aeabi_dcmplt>
 8006704:	2800      	cmp	r0, #0
 8006706:	f040 80b6 	bne.w	8006876 <_dtoa_r+0x6d6>
 800670a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800670c:	429f      	cmp	r7, r3
 800670e:	f43f af7a 	beq.w	8006606 <_dtoa_r+0x466>
 8006712:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006716:	2200      	movs	r2, #0
 8006718:	4b09      	ldr	r3, [pc, #36]	; (8006740 <_dtoa_r+0x5a0>)
 800671a:	f7f9 fedd 	bl	80004d8 <__aeabi_dmul>
 800671e:	2200      	movs	r2, #0
 8006720:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006724:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006728:	4b05      	ldr	r3, [pc, #20]	; (8006740 <_dtoa_r+0x5a0>)
 800672a:	f7f9 fed5 	bl	80004d8 <__aeabi_dmul>
 800672e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006732:	e7c3      	b.n	80066bc <_dtoa_r+0x51c>
 8006734:	08009a78 	.word	0x08009a78
 8006738:	08009a50 	.word	0x08009a50
 800673c:	3ff00000 	.word	0x3ff00000
 8006740:	40240000 	.word	0x40240000
 8006744:	401c0000 	.word	0x401c0000
 8006748:	40140000 	.word	0x40140000
 800674c:	3fe00000 	.word	0x3fe00000
 8006750:	4630      	mov	r0, r6
 8006752:	4639      	mov	r1, r7
 8006754:	f7f9 fec0 	bl	80004d8 <__aeabi_dmul>
 8006758:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800675a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800675e:	9c03      	ldr	r4, [sp, #12]
 8006760:	9314      	str	r3, [sp, #80]	; 0x50
 8006762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006766:	f7fa f967 	bl	8000a38 <__aeabi_d2iz>
 800676a:	9015      	str	r0, [sp, #84]	; 0x54
 800676c:	f7f9 fe4a 	bl	8000404 <__aeabi_i2d>
 8006770:	4602      	mov	r2, r0
 8006772:	460b      	mov	r3, r1
 8006774:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006778:	f7f9 fcf6 	bl	8000168 <__aeabi_dsub>
 800677c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800677e:	4606      	mov	r6, r0
 8006780:	3330      	adds	r3, #48	; 0x30
 8006782:	f804 3b01 	strb.w	r3, [r4], #1
 8006786:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006788:	460f      	mov	r7, r1
 800678a:	429c      	cmp	r4, r3
 800678c:	f04f 0200 	mov.w	r2, #0
 8006790:	d124      	bne.n	80067dc <_dtoa_r+0x63c>
 8006792:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006796:	4baf      	ldr	r3, [pc, #700]	; (8006a54 <_dtoa_r+0x8b4>)
 8006798:	f7f9 fce8 	bl	800016c <__adddf3>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4630      	mov	r0, r6
 80067a2:	4639      	mov	r1, r7
 80067a4:	f7fa f928 	bl	80009f8 <__aeabi_dcmpgt>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	d163      	bne.n	8006874 <_dtoa_r+0x6d4>
 80067ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067b0:	2000      	movs	r0, #0
 80067b2:	49a8      	ldr	r1, [pc, #672]	; (8006a54 <_dtoa_r+0x8b4>)
 80067b4:	f7f9 fcd8 	bl	8000168 <__aeabi_dsub>
 80067b8:	4602      	mov	r2, r0
 80067ba:	460b      	mov	r3, r1
 80067bc:	4630      	mov	r0, r6
 80067be:	4639      	mov	r1, r7
 80067c0:	f7fa f8fc 	bl	80009bc <__aeabi_dcmplt>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	f43f af1e 	beq.w	8006606 <_dtoa_r+0x466>
 80067ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80067cc:	1e7b      	subs	r3, r7, #1
 80067ce:	9314      	str	r3, [sp, #80]	; 0x50
 80067d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80067d4:	2b30      	cmp	r3, #48	; 0x30
 80067d6:	d0f8      	beq.n	80067ca <_dtoa_r+0x62a>
 80067d8:	46c3      	mov	fp, r8
 80067da:	e03b      	b.n	8006854 <_dtoa_r+0x6b4>
 80067dc:	4b9e      	ldr	r3, [pc, #632]	; (8006a58 <_dtoa_r+0x8b8>)
 80067de:	f7f9 fe7b 	bl	80004d8 <__aeabi_dmul>
 80067e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067e6:	e7bc      	b.n	8006762 <_dtoa_r+0x5c2>
 80067e8:	9f03      	ldr	r7, [sp, #12]
 80067ea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80067ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067f2:	4640      	mov	r0, r8
 80067f4:	4649      	mov	r1, r9
 80067f6:	f7f9 ff99 	bl	800072c <__aeabi_ddiv>
 80067fa:	f7fa f91d 	bl	8000a38 <__aeabi_d2iz>
 80067fe:	4604      	mov	r4, r0
 8006800:	f7f9 fe00 	bl	8000404 <__aeabi_i2d>
 8006804:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006808:	f7f9 fe66 	bl	80004d8 <__aeabi_dmul>
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	4640      	mov	r0, r8
 8006812:	4649      	mov	r1, r9
 8006814:	f7f9 fca8 	bl	8000168 <__aeabi_dsub>
 8006818:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800681c:	f807 6b01 	strb.w	r6, [r7], #1
 8006820:	9e03      	ldr	r6, [sp, #12]
 8006822:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006826:	1bbe      	subs	r6, r7, r6
 8006828:	45b4      	cmp	ip, r6
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	d136      	bne.n	800689e <_dtoa_r+0x6fe>
 8006830:	f7f9 fc9c 	bl	800016c <__adddf3>
 8006834:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006838:	4680      	mov	r8, r0
 800683a:	4689      	mov	r9, r1
 800683c:	f7fa f8dc 	bl	80009f8 <__aeabi_dcmpgt>
 8006840:	bb58      	cbnz	r0, 800689a <_dtoa_r+0x6fa>
 8006842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006846:	4640      	mov	r0, r8
 8006848:	4649      	mov	r1, r9
 800684a:	f7fa f8ad 	bl	80009a8 <__aeabi_dcmpeq>
 800684e:	b108      	cbz	r0, 8006854 <_dtoa_r+0x6b4>
 8006850:	07e3      	lsls	r3, r4, #31
 8006852:	d422      	bmi.n	800689a <_dtoa_r+0x6fa>
 8006854:	4651      	mov	r1, sl
 8006856:	4628      	mov	r0, r5
 8006858:	f000 fbc2 	bl	8006fe0 <_Bfree>
 800685c:	2300      	movs	r3, #0
 800685e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006860:	703b      	strb	r3, [r7, #0]
 8006862:	f10b 0301 	add.w	r3, fp, #1
 8006866:	6013      	str	r3, [r2, #0]
 8006868:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800686a:	2b00      	cmp	r3, #0
 800686c:	f43f ace6 	beq.w	800623c <_dtoa_r+0x9c>
 8006870:	601f      	str	r7, [r3, #0]
 8006872:	e4e3      	b.n	800623c <_dtoa_r+0x9c>
 8006874:	4627      	mov	r7, r4
 8006876:	463b      	mov	r3, r7
 8006878:	461f      	mov	r7, r3
 800687a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800687e:	2a39      	cmp	r2, #57	; 0x39
 8006880:	d107      	bne.n	8006892 <_dtoa_r+0x6f2>
 8006882:	9a03      	ldr	r2, [sp, #12]
 8006884:	429a      	cmp	r2, r3
 8006886:	d1f7      	bne.n	8006878 <_dtoa_r+0x6d8>
 8006888:	2230      	movs	r2, #48	; 0x30
 800688a:	9903      	ldr	r1, [sp, #12]
 800688c:	f108 0801 	add.w	r8, r8, #1
 8006890:	700a      	strb	r2, [r1, #0]
 8006892:	781a      	ldrb	r2, [r3, #0]
 8006894:	3201      	adds	r2, #1
 8006896:	701a      	strb	r2, [r3, #0]
 8006898:	e79e      	b.n	80067d8 <_dtoa_r+0x638>
 800689a:	46d8      	mov	r8, fp
 800689c:	e7eb      	b.n	8006876 <_dtoa_r+0x6d6>
 800689e:	2200      	movs	r2, #0
 80068a0:	4b6d      	ldr	r3, [pc, #436]	; (8006a58 <_dtoa_r+0x8b8>)
 80068a2:	f7f9 fe19 	bl	80004d8 <__aeabi_dmul>
 80068a6:	2200      	movs	r2, #0
 80068a8:	2300      	movs	r3, #0
 80068aa:	4680      	mov	r8, r0
 80068ac:	4689      	mov	r9, r1
 80068ae:	f7fa f87b 	bl	80009a8 <__aeabi_dcmpeq>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	d09b      	beq.n	80067ee <_dtoa_r+0x64e>
 80068b6:	e7cd      	b.n	8006854 <_dtoa_r+0x6b4>
 80068b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068ba:	2a00      	cmp	r2, #0
 80068bc:	f000 80c4 	beq.w	8006a48 <_dtoa_r+0x8a8>
 80068c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80068c2:	2a01      	cmp	r2, #1
 80068c4:	f300 80a8 	bgt.w	8006a18 <_dtoa_r+0x878>
 80068c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80068ca:	2a00      	cmp	r2, #0
 80068cc:	f000 80a0 	beq.w	8006a10 <_dtoa_r+0x870>
 80068d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80068d4:	464f      	mov	r7, r9
 80068d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80068d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068da:	2101      	movs	r1, #1
 80068dc:	441a      	add	r2, r3
 80068de:	4628      	mov	r0, r5
 80068e0:	4499      	add	r9, r3
 80068e2:	9209      	str	r2, [sp, #36]	; 0x24
 80068e4:	f000 fc7c 	bl	80071e0 <__i2b>
 80068e8:	4606      	mov	r6, r0
 80068ea:	b15f      	cbz	r7, 8006904 <_dtoa_r+0x764>
 80068ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	dd08      	ble.n	8006904 <_dtoa_r+0x764>
 80068f2:	42bb      	cmp	r3, r7
 80068f4:	bfa8      	it	ge
 80068f6:	463b      	movge	r3, r7
 80068f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068fa:	eba9 0903 	sub.w	r9, r9, r3
 80068fe:	1aff      	subs	r7, r7, r3
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	9309      	str	r3, [sp, #36]	; 0x24
 8006904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006906:	b1f3      	cbz	r3, 8006946 <_dtoa_r+0x7a6>
 8006908:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 80a0 	beq.w	8006a50 <_dtoa_r+0x8b0>
 8006910:	2c00      	cmp	r4, #0
 8006912:	dd10      	ble.n	8006936 <_dtoa_r+0x796>
 8006914:	4631      	mov	r1, r6
 8006916:	4622      	mov	r2, r4
 8006918:	4628      	mov	r0, r5
 800691a:	f000 fd1f 	bl	800735c <__pow5mult>
 800691e:	4652      	mov	r2, sl
 8006920:	4601      	mov	r1, r0
 8006922:	4606      	mov	r6, r0
 8006924:	4628      	mov	r0, r5
 8006926:	f000 fc71 	bl	800720c <__multiply>
 800692a:	4680      	mov	r8, r0
 800692c:	4651      	mov	r1, sl
 800692e:	4628      	mov	r0, r5
 8006930:	f000 fb56 	bl	8006fe0 <_Bfree>
 8006934:	46c2      	mov	sl, r8
 8006936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006938:	1b1a      	subs	r2, r3, r4
 800693a:	d004      	beq.n	8006946 <_dtoa_r+0x7a6>
 800693c:	4651      	mov	r1, sl
 800693e:	4628      	mov	r0, r5
 8006940:	f000 fd0c 	bl	800735c <__pow5mult>
 8006944:	4682      	mov	sl, r0
 8006946:	2101      	movs	r1, #1
 8006948:	4628      	mov	r0, r5
 800694a:	f000 fc49 	bl	80071e0 <__i2b>
 800694e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006950:	4604      	mov	r4, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	f340 8082 	ble.w	8006a5c <_dtoa_r+0x8bc>
 8006958:	461a      	mov	r2, r3
 800695a:	4601      	mov	r1, r0
 800695c:	4628      	mov	r0, r5
 800695e:	f000 fcfd 	bl	800735c <__pow5mult>
 8006962:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006964:	4604      	mov	r4, r0
 8006966:	2b01      	cmp	r3, #1
 8006968:	dd7b      	ble.n	8006a62 <_dtoa_r+0x8c2>
 800696a:	f04f 0800 	mov.w	r8, #0
 800696e:	6923      	ldr	r3, [r4, #16]
 8006970:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006974:	6918      	ldr	r0, [r3, #16]
 8006976:	f000 fbe5 	bl	8007144 <__hi0bits>
 800697a:	f1c0 0020 	rsb	r0, r0, #32
 800697e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006980:	4418      	add	r0, r3
 8006982:	f010 001f 	ands.w	r0, r0, #31
 8006986:	f000 8092 	beq.w	8006aae <_dtoa_r+0x90e>
 800698a:	f1c0 0320 	rsb	r3, r0, #32
 800698e:	2b04      	cmp	r3, #4
 8006990:	f340 8085 	ble.w	8006a9e <_dtoa_r+0x8fe>
 8006994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006996:	f1c0 001c 	rsb	r0, r0, #28
 800699a:	4403      	add	r3, r0
 800699c:	4481      	add	r9, r0
 800699e:	4407      	add	r7, r0
 80069a0:	9309      	str	r3, [sp, #36]	; 0x24
 80069a2:	f1b9 0f00 	cmp.w	r9, #0
 80069a6:	dd05      	ble.n	80069b4 <_dtoa_r+0x814>
 80069a8:	4651      	mov	r1, sl
 80069aa:	464a      	mov	r2, r9
 80069ac:	4628      	mov	r0, r5
 80069ae:	f000 fd2f 	bl	8007410 <__lshift>
 80069b2:	4682      	mov	sl, r0
 80069b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	dd05      	ble.n	80069c6 <_dtoa_r+0x826>
 80069ba:	4621      	mov	r1, r4
 80069bc:	461a      	mov	r2, r3
 80069be:	4628      	mov	r0, r5
 80069c0:	f000 fd26 	bl	8007410 <__lshift>
 80069c4:	4604      	mov	r4, r0
 80069c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d072      	beq.n	8006ab2 <_dtoa_r+0x912>
 80069cc:	4621      	mov	r1, r4
 80069ce:	4650      	mov	r0, sl
 80069d0:	f000 fd8a 	bl	80074e8 <__mcmp>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	da6c      	bge.n	8006ab2 <_dtoa_r+0x912>
 80069d8:	2300      	movs	r3, #0
 80069da:	4651      	mov	r1, sl
 80069dc:	220a      	movs	r2, #10
 80069de:	4628      	mov	r0, r5
 80069e0:	f000 fb20 	bl	8007024 <__multadd>
 80069e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069e6:	4682      	mov	sl, r0
 80069e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 81ac 	beq.w	8006d4a <_dtoa_r+0xbaa>
 80069f2:	2300      	movs	r3, #0
 80069f4:	4631      	mov	r1, r6
 80069f6:	220a      	movs	r2, #10
 80069f8:	4628      	mov	r0, r5
 80069fa:	f000 fb13 	bl	8007024 <__multadd>
 80069fe:	9b06      	ldr	r3, [sp, #24]
 8006a00:	4606      	mov	r6, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f300 8093 	bgt.w	8006b2e <_dtoa_r+0x98e>
 8006a08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	dc59      	bgt.n	8006ac2 <_dtoa_r+0x922>
 8006a0e:	e08e      	b.n	8006b2e <_dtoa_r+0x98e>
 8006a10:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006a12:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006a16:	e75d      	b.n	80068d4 <_dtoa_r+0x734>
 8006a18:	9b08      	ldr	r3, [sp, #32]
 8006a1a:	1e5c      	subs	r4, r3, #1
 8006a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1e:	42a3      	cmp	r3, r4
 8006a20:	bfbf      	itttt	lt
 8006a22:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006a24:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006a26:	1ae3      	sublt	r3, r4, r3
 8006a28:	18d2      	addlt	r2, r2, r3
 8006a2a:	bfa8      	it	ge
 8006a2c:	1b1c      	subge	r4, r3, r4
 8006a2e:	9b08      	ldr	r3, [sp, #32]
 8006a30:	bfbe      	ittt	lt
 8006a32:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006a34:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006a36:	2400      	movlt	r4, #0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	bfb5      	itete	lt
 8006a3c:	eba9 0703 	sublt.w	r7, r9, r3
 8006a40:	464f      	movge	r7, r9
 8006a42:	2300      	movlt	r3, #0
 8006a44:	9b08      	ldrge	r3, [sp, #32]
 8006a46:	e747      	b.n	80068d8 <_dtoa_r+0x738>
 8006a48:	464f      	mov	r7, r9
 8006a4a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a4c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006a4e:	e74c      	b.n	80068ea <_dtoa_r+0x74a>
 8006a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a52:	e773      	b.n	800693c <_dtoa_r+0x79c>
 8006a54:	3fe00000 	.word	0x3fe00000
 8006a58:	40240000 	.word	0x40240000
 8006a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	dc18      	bgt.n	8006a94 <_dtoa_r+0x8f4>
 8006a62:	9b04      	ldr	r3, [sp, #16]
 8006a64:	b9b3      	cbnz	r3, 8006a94 <_dtoa_r+0x8f4>
 8006a66:	9b05      	ldr	r3, [sp, #20]
 8006a68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a6c:	b993      	cbnz	r3, 8006a94 <_dtoa_r+0x8f4>
 8006a6e:	9b05      	ldr	r3, [sp, #20]
 8006a70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a74:	0d1b      	lsrs	r3, r3, #20
 8006a76:	051b      	lsls	r3, r3, #20
 8006a78:	b17b      	cbz	r3, 8006a9a <_dtoa_r+0x8fa>
 8006a7a:	f04f 0801 	mov.w	r8, #1
 8006a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a80:	f109 0901 	add.w	r9, r9, #1
 8006a84:	3301      	adds	r3, #1
 8006a86:	9309      	str	r3, [sp, #36]	; 0x24
 8006a88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f47f af6f 	bne.w	800696e <_dtoa_r+0x7ce>
 8006a90:	2001      	movs	r0, #1
 8006a92:	e774      	b.n	800697e <_dtoa_r+0x7de>
 8006a94:	f04f 0800 	mov.w	r8, #0
 8006a98:	e7f6      	b.n	8006a88 <_dtoa_r+0x8e8>
 8006a9a:	4698      	mov	r8, r3
 8006a9c:	e7f4      	b.n	8006a88 <_dtoa_r+0x8e8>
 8006a9e:	d080      	beq.n	80069a2 <_dtoa_r+0x802>
 8006aa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006aa2:	331c      	adds	r3, #28
 8006aa4:	441a      	add	r2, r3
 8006aa6:	4499      	add	r9, r3
 8006aa8:	441f      	add	r7, r3
 8006aaa:	9209      	str	r2, [sp, #36]	; 0x24
 8006aac:	e779      	b.n	80069a2 <_dtoa_r+0x802>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	e7f6      	b.n	8006aa0 <_dtoa_r+0x900>
 8006ab2:	9b08      	ldr	r3, [sp, #32]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	dc34      	bgt.n	8006b22 <_dtoa_r+0x982>
 8006ab8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	dd31      	ble.n	8006b22 <_dtoa_r+0x982>
 8006abe:	9b08      	ldr	r3, [sp, #32]
 8006ac0:	9306      	str	r3, [sp, #24]
 8006ac2:	9b06      	ldr	r3, [sp, #24]
 8006ac4:	b963      	cbnz	r3, 8006ae0 <_dtoa_r+0x940>
 8006ac6:	4621      	mov	r1, r4
 8006ac8:	2205      	movs	r2, #5
 8006aca:	4628      	mov	r0, r5
 8006acc:	f000 faaa 	bl	8007024 <__multadd>
 8006ad0:	4601      	mov	r1, r0
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	4650      	mov	r0, sl
 8006ad6:	f000 fd07 	bl	80074e8 <__mcmp>
 8006ada:	2800      	cmp	r0, #0
 8006adc:	f73f adbf 	bgt.w	800665e <_dtoa_r+0x4be>
 8006ae0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006ae2:	9f03      	ldr	r7, [sp, #12]
 8006ae4:	ea6f 0b03 	mvn.w	fp, r3
 8006ae8:	f04f 0800 	mov.w	r8, #0
 8006aec:	4621      	mov	r1, r4
 8006aee:	4628      	mov	r0, r5
 8006af0:	f000 fa76 	bl	8006fe0 <_Bfree>
 8006af4:	2e00      	cmp	r6, #0
 8006af6:	f43f aead 	beq.w	8006854 <_dtoa_r+0x6b4>
 8006afa:	f1b8 0f00 	cmp.w	r8, #0
 8006afe:	d005      	beq.n	8006b0c <_dtoa_r+0x96c>
 8006b00:	45b0      	cmp	r8, r6
 8006b02:	d003      	beq.n	8006b0c <_dtoa_r+0x96c>
 8006b04:	4641      	mov	r1, r8
 8006b06:	4628      	mov	r0, r5
 8006b08:	f000 fa6a 	bl	8006fe0 <_Bfree>
 8006b0c:	4631      	mov	r1, r6
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 fa66 	bl	8006fe0 <_Bfree>
 8006b14:	e69e      	b.n	8006854 <_dtoa_r+0x6b4>
 8006b16:	2400      	movs	r4, #0
 8006b18:	4626      	mov	r6, r4
 8006b1a:	e7e1      	b.n	8006ae0 <_dtoa_r+0x940>
 8006b1c:	46c3      	mov	fp, r8
 8006b1e:	4626      	mov	r6, r4
 8006b20:	e59d      	b.n	800665e <_dtoa_r+0x4be>
 8006b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f000 80c8 	beq.w	8006cba <_dtoa_r+0xb1a>
 8006b2a:	9b08      	ldr	r3, [sp, #32]
 8006b2c:	9306      	str	r3, [sp, #24]
 8006b2e:	2f00      	cmp	r7, #0
 8006b30:	dd05      	ble.n	8006b3e <_dtoa_r+0x99e>
 8006b32:	4631      	mov	r1, r6
 8006b34:	463a      	mov	r2, r7
 8006b36:	4628      	mov	r0, r5
 8006b38:	f000 fc6a 	bl	8007410 <__lshift>
 8006b3c:	4606      	mov	r6, r0
 8006b3e:	f1b8 0f00 	cmp.w	r8, #0
 8006b42:	d05b      	beq.n	8006bfc <_dtoa_r+0xa5c>
 8006b44:	4628      	mov	r0, r5
 8006b46:	6871      	ldr	r1, [r6, #4]
 8006b48:	f000 fa0a 	bl	8006f60 <_Balloc>
 8006b4c:	4607      	mov	r7, r0
 8006b4e:	b928      	cbnz	r0, 8006b5c <_dtoa_r+0x9bc>
 8006b50:	4602      	mov	r2, r0
 8006b52:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006b56:	4b81      	ldr	r3, [pc, #516]	; (8006d5c <_dtoa_r+0xbbc>)
 8006b58:	f7ff bb36 	b.w	80061c8 <_dtoa_r+0x28>
 8006b5c:	6932      	ldr	r2, [r6, #16]
 8006b5e:	f106 010c 	add.w	r1, r6, #12
 8006b62:	3202      	adds	r2, #2
 8006b64:	0092      	lsls	r2, r2, #2
 8006b66:	300c      	adds	r0, #12
 8006b68:	f7ff fa7d 	bl	8006066 <memcpy>
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	4639      	mov	r1, r7
 8006b70:	4628      	mov	r0, r5
 8006b72:	f000 fc4d 	bl	8007410 <__lshift>
 8006b76:	46b0      	mov	r8, r6
 8006b78:	4606      	mov	r6, r0
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	9a03      	ldr	r2, [sp, #12]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	9308      	str	r3, [sp, #32]
 8006b82:	9b06      	ldr	r3, [sp, #24]
 8006b84:	4413      	add	r3, r2
 8006b86:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b88:	9b04      	ldr	r3, [sp, #16]
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	930a      	str	r3, [sp, #40]	; 0x28
 8006b90:	9b08      	ldr	r3, [sp, #32]
 8006b92:	4621      	mov	r1, r4
 8006b94:	3b01      	subs	r3, #1
 8006b96:	4650      	mov	r0, sl
 8006b98:	9304      	str	r3, [sp, #16]
 8006b9a:	f7ff fa77 	bl	800608c <quorem>
 8006b9e:	4641      	mov	r1, r8
 8006ba0:	9006      	str	r0, [sp, #24]
 8006ba2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ba6:	4650      	mov	r0, sl
 8006ba8:	f000 fc9e 	bl	80074e8 <__mcmp>
 8006bac:	4632      	mov	r2, r6
 8006bae:	9009      	str	r0, [sp, #36]	; 0x24
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	f000 fcb4 	bl	8007520 <__mdiff>
 8006bb8:	68c2      	ldr	r2, [r0, #12]
 8006bba:	4607      	mov	r7, r0
 8006bbc:	bb02      	cbnz	r2, 8006c00 <_dtoa_r+0xa60>
 8006bbe:	4601      	mov	r1, r0
 8006bc0:	4650      	mov	r0, sl
 8006bc2:	f000 fc91 	bl	80074e8 <__mcmp>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	4639      	mov	r1, r7
 8006bca:	4628      	mov	r0, r5
 8006bcc:	920c      	str	r2, [sp, #48]	; 0x30
 8006bce:	f000 fa07 	bl	8006fe0 <_Bfree>
 8006bd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006bd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006bd6:	9f08      	ldr	r7, [sp, #32]
 8006bd8:	ea43 0102 	orr.w	r1, r3, r2
 8006bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bde:	4319      	orrs	r1, r3
 8006be0:	d110      	bne.n	8006c04 <_dtoa_r+0xa64>
 8006be2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006be6:	d029      	beq.n	8006c3c <_dtoa_r+0xa9c>
 8006be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	dd02      	ble.n	8006bf4 <_dtoa_r+0xa54>
 8006bee:	9b06      	ldr	r3, [sp, #24]
 8006bf0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006bf4:	9b04      	ldr	r3, [sp, #16]
 8006bf6:	f883 9000 	strb.w	r9, [r3]
 8006bfa:	e777      	b.n	8006aec <_dtoa_r+0x94c>
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	e7ba      	b.n	8006b76 <_dtoa_r+0x9d6>
 8006c00:	2201      	movs	r2, #1
 8006c02:	e7e1      	b.n	8006bc8 <_dtoa_r+0xa28>
 8006c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	db04      	blt.n	8006c14 <_dtoa_r+0xa74>
 8006c0a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006c0c:	430b      	orrs	r3, r1
 8006c0e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c10:	430b      	orrs	r3, r1
 8006c12:	d120      	bne.n	8006c56 <_dtoa_r+0xab6>
 8006c14:	2a00      	cmp	r2, #0
 8006c16:	dded      	ble.n	8006bf4 <_dtoa_r+0xa54>
 8006c18:	4651      	mov	r1, sl
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	f000 fbf7 	bl	8007410 <__lshift>
 8006c22:	4621      	mov	r1, r4
 8006c24:	4682      	mov	sl, r0
 8006c26:	f000 fc5f 	bl	80074e8 <__mcmp>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	dc03      	bgt.n	8006c36 <_dtoa_r+0xa96>
 8006c2e:	d1e1      	bne.n	8006bf4 <_dtoa_r+0xa54>
 8006c30:	f019 0f01 	tst.w	r9, #1
 8006c34:	d0de      	beq.n	8006bf4 <_dtoa_r+0xa54>
 8006c36:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006c3a:	d1d8      	bne.n	8006bee <_dtoa_r+0xa4e>
 8006c3c:	2339      	movs	r3, #57	; 0x39
 8006c3e:	9a04      	ldr	r2, [sp, #16]
 8006c40:	7013      	strb	r3, [r2, #0]
 8006c42:	463b      	mov	r3, r7
 8006c44:	461f      	mov	r7, r3
 8006c46:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	2a39      	cmp	r2, #57	; 0x39
 8006c4e:	d06b      	beq.n	8006d28 <_dtoa_r+0xb88>
 8006c50:	3201      	adds	r2, #1
 8006c52:	701a      	strb	r2, [r3, #0]
 8006c54:	e74a      	b.n	8006aec <_dtoa_r+0x94c>
 8006c56:	2a00      	cmp	r2, #0
 8006c58:	dd07      	ble.n	8006c6a <_dtoa_r+0xaca>
 8006c5a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006c5e:	d0ed      	beq.n	8006c3c <_dtoa_r+0xa9c>
 8006c60:	9a04      	ldr	r2, [sp, #16]
 8006c62:	f109 0301 	add.w	r3, r9, #1
 8006c66:	7013      	strb	r3, [r2, #0]
 8006c68:	e740      	b.n	8006aec <_dtoa_r+0x94c>
 8006c6a:	9b08      	ldr	r3, [sp, #32]
 8006c6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c6e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d042      	beq.n	8006cfc <_dtoa_r+0xb5c>
 8006c76:	4651      	mov	r1, sl
 8006c78:	2300      	movs	r3, #0
 8006c7a:	220a      	movs	r2, #10
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	f000 f9d1 	bl	8007024 <__multadd>
 8006c82:	45b0      	cmp	r8, r6
 8006c84:	4682      	mov	sl, r0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	f04f 020a 	mov.w	r2, #10
 8006c8e:	4641      	mov	r1, r8
 8006c90:	4628      	mov	r0, r5
 8006c92:	d107      	bne.n	8006ca4 <_dtoa_r+0xb04>
 8006c94:	f000 f9c6 	bl	8007024 <__multadd>
 8006c98:	4680      	mov	r8, r0
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	9b08      	ldr	r3, [sp, #32]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	9308      	str	r3, [sp, #32]
 8006ca2:	e775      	b.n	8006b90 <_dtoa_r+0x9f0>
 8006ca4:	f000 f9be 	bl	8007024 <__multadd>
 8006ca8:	4631      	mov	r1, r6
 8006caa:	4680      	mov	r8, r0
 8006cac:	2300      	movs	r3, #0
 8006cae:	220a      	movs	r2, #10
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	f000 f9b7 	bl	8007024 <__multadd>
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	e7f0      	b.n	8006c9c <_dtoa_r+0xafc>
 8006cba:	9b08      	ldr	r3, [sp, #32]
 8006cbc:	9306      	str	r3, [sp, #24]
 8006cbe:	9f03      	ldr	r7, [sp, #12]
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	4650      	mov	r0, sl
 8006cc4:	f7ff f9e2 	bl	800608c <quorem>
 8006cc8:	9b03      	ldr	r3, [sp, #12]
 8006cca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006cce:	f807 9b01 	strb.w	r9, [r7], #1
 8006cd2:	1afa      	subs	r2, r7, r3
 8006cd4:	9b06      	ldr	r3, [sp, #24]
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	dd07      	ble.n	8006cea <_dtoa_r+0xb4a>
 8006cda:	4651      	mov	r1, sl
 8006cdc:	2300      	movs	r3, #0
 8006cde:	220a      	movs	r2, #10
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	f000 f99f 	bl	8007024 <__multadd>
 8006ce6:	4682      	mov	sl, r0
 8006ce8:	e7ea      	b.n	8006cc0 <_dtoa_r+0xb20>
 8006cea:	9b06      	ldr	r3, [sp, #24]
 8006cec:	f04f 0800 	mov.w	r8, #0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	bfcc      	ite	gt
 8006cf4:	461f      	movgt	r7, r3
 8006cf6:	2701      	movle	r7, #1
 8006cf8:	9b03      	ldr	r3, [sp, #12]
 8006cfa:	441f      	add	r7, r3
 8006cfc:	4651      	mov	r1, sl
 8006cfe:	2201      	movs	r2, #1
 8006d00:	4628      	mov	r0, r5
 8006d02:	f000 fb85 	bl	8007410 <__lshift>
 8006d06:	4621      	mov	r1, r4
 8006d08:	4682      	mov	sl, r0
 8006d0a:	f000 fbed 	bl	80074e8 <__mcmp>
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	dc97      	bgt.n	8006c42 <_dtoa_r+0xaa2>
 8006d12:	d102      	bne.n	8006d1a <_dtoa_r+0xb7a>
 8006d14:	f019 0f01 	tst.w	r9, #1
 8006d18:	d193      	bne.n	8006c42 <_dtoa_r+0xaa2>
 8006d1a:	463b      	mov	r3, r7
 8006d1c:	461f      	mov	r7, r3
 8006d1e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d22:	2a30      	cmp	r2, #48	; 0x30
 8006d24:	d0fa      	beq.n	8006d1c <_dtoa_r+0xb7c>
 8006d26:	e6e1      	b.n	8006aec <_dtoa_r+0x94c>
 8006d28:	9a03      	ldr	r2, [sp, #12]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d18a      	bne.n	8006c44 <_dtoa_r+0xaa4>
 8006d2e:	2331      	movs	r3, #49	; 0x31
 8006d30:	f10b 0b01 	add.w	fp, fp, #1
 8006d34:	e797      	b.n	8006c66 <_dtoa_r+0xac6>
 8006d36:	4b0a      	ldr	r3, [pc, #40]	; (8006d60 <_dtoa_r+0xbc0>)
 8006d38:	f7ff ba9f 	b.w	800627a <_dtoa_r+0xda>
 8006d3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f47f aa77 	bne.w	8006232 <_dtoa_r+0x92>
 8006d44:	4b07      	ldr	r3, [pc, #28]	; (8006d64 <_dtoa_r+0xbc4>)
 8006d46:	f7ff ba98 	b.w	800627a <_dtoa_r+0xda>
 8006d4a:	9b06      	ldr	r3, [sp, #24]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	dcb6      	bgt.n	8006cbe <_dtoa_r+0xb1e>
 8006d50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	f73f aeb5 	bgt.w	8006ac2 <_dtoa_r+0x922>
 8006d58:	e7b1      	b.n	8006cbe <_dtoa_r+0xb1e>
 8006d5a:	bf00      	nop
 8006d5c:	080099df 	.word	0x080099df
 8006d60:	0800993a 	.word	0x0800993a
 8006d64:	08009963 	.word	0x08009963

08006d68 <_free_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	4605      	mov	r5, r0
 8006d6c:	2900      	cmp	r1, #0
 8006d6e:	d040      	beq.n	8006df2 <_free_r+0x8a>
 8006d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d74:	1f0c      	subs	r4, r1, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	bfb8      	it	lt
 8006d7a:	18e4      	addlt	r4, r4, r3
 8006d7c:	f000 f8e4 	bl	8006f48 <__malloc_lock>
 8006d80:	4a1c      	ldr	r2, [pc, #112]	; (8006df4 <_free_r+0x8c>)
 8006d82:	6813      	ldr	r3, [r2, #0]
 8006d84:	b933      	cbnz	r3, 8006d94 <_free_r+0x2c>
 8006d86:	6063      	str	r3, [r4, #4]
 8006d88:	6014      	str	r4, [r2, #0]
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d90:	f000 b8e0 	b.w	8006f54 <__malloc_unlock>
 8006d94:	42a3      	cmp	r3, r4
 8006d96:	d908      	bls.n	8006daa <_free_r+0x42>
 8006d98:	6820      	ldr	r0, [r4, #0]
 8006d9a:	1821      	adds	r1, r4, r0
 8006d9c:	428b      	cmp	r3, r1
 8006d9e:	bf01      	itttt	eq
 8006da0:	6819      	ldreq	r1, [r3, #0]
 8006da2:	685b      	ldreq	r3, [r3, #4]
 8006da4:	1809      	addeq	r1, r1, r0
 8006da6:	6021      	streq	r1, [r4, #0]
 8006da8:	e7ed      	b.n	8006d86 <_free_r+0x1e>
 8006daa:	461a      	mov	r2, r3
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	b10b      	cbz	r3, 8006db4 <_free_r+0x4c>
 8006db0:	42a3      	cmp	r3, r4
 8006db2:	d9fa      	bls.n	8006daa <_free_r+0x42>
 8006db4:	6811      	ldr	r1, [r2, #0]
 8006db6:	1850      	adds	r0, r2, r1
 8006db8:	42a0      	cmp	r0, r4
 8006dba:	d10b      	bne.n	8006dd4 <_free_r+0x6c>
 8006dbc:	6820      	ldr	r0, [r4, #0]
 8006dbe:	4401      	add	r1, r0
 8006dc0:	1850      	adds	r0, r2, r1
 8006dc2:	4283      	cmp	r3, r0
 8006dc4:	6011      	str	r1, [r2, #0]
 8006dc6:	d1e0      	bne.n	8006d8a <_free_r+0x22>
 8006dc8:	6818      	ldr	r0, [r3, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	4408      	add	r0, r1
 8006dce:	6010      	str	r0, [r2, #0]
 8006dd0:	6053      	str	r3, [r2, #4]
 8006dd2:	e7da      	b.n	8006d8a <_free_r+0x22>
 8006dd4:	d902      	bls.n	8006ddc <_free_r+0x74>
 8006dd6:	230c      	movs	r3, #12
 8006dd8:	602b      	str	r3, [r5, #0]
 8006dda:	e7d6      	b.n	8006d8a <_free_r+0x22>
 8006ddc:	6820      	ldr	r0, [r4, #0]
 8006dde:	1821      	adds	r1, r4, r0
 8006de0:	428b      	cmp	r3, r1
 8006de2:	bf01      	itttt	eq
 8006de4:	6819      	ldreq	r1, [r3, #0]
 8006de6:	685b      	ldreq	r3, [r3, #4]
 8006de8:	1809      	addeq	r1, r1, r0
 8006dea:	6021      	streq	r1, [r4, #0]
 8006dec:	6063      	str	r3, [r4, #4]
 8006dee:	6054      	str	r4, [r2, #4]
 8006df0:	e7cb      	b.n	8006d8a <_free_r+0x22>
 8006df2:	bd38      	pop	{r3, r4, r5, pc}
 8006df4:	20000cbc 	.word	0x20000cbc

08006df8 <malloc>:
 8006df8:	4b02      	ldr	r3, [pc, #8]	; (8006e04 <malloc+0xc>)
 8006dfa:	4601      	mov	r1, r0
 8006dfc:	6818      	ldr	r0, [r3, #0]
 8006dfe:	f000 b823 	b.w	8006e48 <_malloc_r>
 8006e02:	bf00      	nop
 8006e04:	20000064 	.word	0x20000064

08006e08 <sbrk_aligned>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	4e0e      	ldr	r6, [pc, #56]	; (8006e44 <sbrk_aligned+0x3c>)
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	6831      	ldr	r1, [r6, #0]
 8006e10:	4605      	mov	r5, r0
 8006e12:	b911      	cbnz	r1, 8006e1a <sbrk_aligned+0x12>
 8006e14:	f002 f806 	bl	8008e24 <_sbrk_r>
 8006e18:	6030      	str	r0, [r6, #0]
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	f002 f801 	bl	8008e24 <_sbrk_r>
 8006e22:	1c43      	adds	r3, r0, #1
 8006e24:	d00a      	beq.n	8006e3c <sbrk_aligned+0x34>
 8006e26:	1cc4      	adds	r4, r0, #3
 8006e28:	f024 0403 	bic.w	r4, r4, #3
 8006e2c:	42a0      	cmp	r0, r4
 8006e2e:	d007      	beq.n	8006e40 <sbrk_aligned+0x38>
 8006e30:	1a21      	subs	r1, r4, r0
 8006e32:	4628      	mov	r0, r5
 8006e34:	f001 fff6 	bl	8008e24 <_sbrk_r>
 8006e38:	3001      	adds	r0, #1
 8006e3a:	d101      	bne.n	8006e40 <sbrk_aligned+0x38>
 8006e3c:	f04f 34ff 	mov.w	r4, #4294967295
 8006e40:	4620      	mov	r0, r4
 8006e42:	bd70      	pop	{r4, r5, r6, pc}
 8006e44:	20000cc0 	.word	0x20000cc0

08006e48 <_malloc_r>:
 8006e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e4c:	1ccd      	adds	r5, r1, #3
 8006e4e:	f025 0503 	bic.w	r5, r5, #3
 8006e52:	3508      	adds	r5, #8
 8006e54:	2d0c      	cmp	r5, #12
 8006e56:	bf38      	it	cc
 8006e58:	250c      	movcc	r5, #12
 8006e5a:	2d00      	cmp	r5, #0
 8006e5c:	4607      	mov	r7, r0
 8006e5e:	db01      	blt.n	8006e64 <_malloc_r+0x1c>
 8006e60:	42a9      	cmp	r1, r5
 8006e62:	d905      	bls.n	8006e70 <_malloc_r+0x28>
 8006e64:	230c      	movs	r3, #12
 8006e66:	2600      	movs	r6, #0
 8006e68:	603b      	str	r3, [r7, #0]
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e70:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006f44 <_malloc_r+0xfc>
 8006e74:	f000 f868 	bl	8006f48 <__malloc_lock>
 8006e78:	f8d8 3000 	ldr.w	r3, [r8]
 8006e7c:	461c      	mov	r4, r3
 8006e7e:	bb5c      	cbnz	r4, 8006ed8 <_malloc_r+0x90>
 8006e80:	4629      	mov	r1, r5
 8006e82:	4638      	mov	r0, r7
 8006e84:	f7ff ffc0 	bl	8006e08 <sbrk_aligned>
 8006e88:	1c43      	adds	r3, r0, #1
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	d155      	bne.n	8006f3a <_malloc_r+0xf2>
 8006e8e:	f8d8 4000 	ldr.w	r4, [r8]
 8006e92:	4626      	mov	r6, r4
 8006e94:	2e00      	cmp	r6, #0
 8006e96:	d145      	bne.n	8006f24 <_malloc_r+0xdc>
 8006e98:	2c00      	cmp	r4, #0
 8006e9a:	d048      	beq.n	8006f2e <_malloc_r+0xe6>
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4638      	mov	r0, r7
 8006ea2:	eb04 0903 	add.w	r9, r4, r3
 8006ea6:	f001 ffbd 	bl	8008e24 <_sbrk_r>
 8006eaa:	4581      	cmp	r9, r0
 8006eac:	d13f      	bne.n	8006f2e <_malloc_r+0xe6>
 8006eae:	6821      	ldr	r1, [r4, #0]
 8006eb0:	4638      	mov	r0, r7
 8006eb2:	1a6d      	subs	r5, r5, r1
 8006eb4:	4629      	mov	r1, r5
 8006eb6:	f7ff ffa7 	bl	8006e08 <sbrk_aligned>
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d037      	beq.n	8006f2e <_malloc_r+0xe6>
 8006ebe:	6823      	ldr	r3, [r4, #0]
 8006ec0:	442b      	add	r3, r5
 8006ec2:	6023      	str	r3, [r4, #0]
 8006ec4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d038      	beq.n	8006f3e <_malloc_r+0xf6>
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	42a2      	cmp	r2, r4
 8006ed0:	d12b      	bne.n	8006f2a <_malloc_r+0xe2>
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	605a      	str	r2, [r3, #4]
 8006ed6:	e00f      	b.n	8006ef8 <_malloc_r+0xb0>
 8006ed8:	6822      	ldr	r2, [r4, #0]
 8006eda:	1b52      	subs	r2, r2, r5
 8006edc:	d41f      	bmi.n	8006f1e <_malloc_r+0xd6>
 8006ede:	2a0b      	cmp	r2, #11
 8006ee0:	d917      	bls.n	8006f12 <_malloc_r+0xca>
 8006ee2:	1961      	adds	r1, r4, r5
 8006ee4:	42a3      	cmp	r3, r4
 8006ee6:	6025      	str	r5, [r4, #0]
 8006ee8:	bf18      	it	ne
 8006eea:	6059      	strne	r1, [r3, #4]
 8006eec:	6863      	ldr	r3, [r4, #4]
 8006eee:	bf08      	it	eq
 8006ef0:	f8c8 1000 	streq.w	r1, [r8]
 8006ef4:	5162      	str	r2, [r4, r5]
 8006ef6:	604b      	str	r3, [r1, #4]
 8006ef8:	4638      	mov	r0, r7
 8006efa:	f104 060b 	add.w	r6, r4, #11
 8006efe:	f000 f829 	bl	8006f54 <__malloc_unlock>
 8006f02:	f026 0607 	bic.w	r6, r6, #7
 8006f06:	1d23      	adds	r3, r4, #4
 8006f08:	1af2      	subs	r2, r6, r3
 8006f0a:	d0ae      	beq.n	8006e6a <_malloc_r+0x22>
 8006f0c:	1b9b      	subs	r3, r3, r6
 8006f0e:	50a3      	str	r3, [r4, r2]
 8006f10:	e7ab      	b.n	8006e6a <_malloc_r+0x22>
 8006f12:	42a3      	cmp	r3, r4
 8006f14:	6862      	ldr	r2, [r4, #4]
 8006f16:	d1dd      	bne.n	8006ed4 <_malloc_r+0x8c>
 8006f18:	f8c8 2000 	str.w	r2, [r8]
 8006f1c:	e7ec      	b.n	8006ef8 <_malloc_r+0xb0>
 8006f1e:	4623      	mov	r3, r4
 8006f20:	6864      	ldr	r4, [r4, #4]
 8006f22:	e7ac      	b.n	8006e7e <_malloc_r+0x36>
 8006f24:	4634      	mov	r4, r6
 8006f26:	6876      	ldr	r6, [r6, #4]
 8006f28:	e7b4      	b.n	8006e94 <_malloc_r+0x4c>
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	e7cc      	b.n	8006ec8 <_malloc_r+0x80>
 8006f2e:	230c      	movs	r3, #12
 8006f30:	4638      	mov	r0, r7
 8006f32:	603b      	str	r3, [r7, #0]
 8006f34:	f000 f80e 	bl	8006f54 <__malloc_unlock>
 8006f38:	e797      	b.n	8006e6a <_malloc_r+0x22>
 8006f3a:	6025      	str	r5, [r4, #0]
 8006f3c:	e7dc      	b.n	8006ef8 <_malloc_r+0xb0>
 8006f3e:	605b      	str	r3, [r3, #4]
 8006f40:	deff      	udf	#255	; 0xff
 8006f42:	bf00      	nop
 8006f44:	20000cbc 	.word	0x20000cbc

08006f48 <__malloc_lock>:
 8006f48:	4801      	ldr	r0, [pc, #4]	; (8006f50 <__malloc_lock+0x8>)
 8006f4a:	f7ff b87c 	b.w	8006046 <__retarget_lock_acquire_recursive>
 8006f4e:	bf00      	nop
 8006f50:	20000cb8 	.word	0x20000cb8

08006f54 <__malloc_unlock>:
 8006f54:	4801      	ldr	r0, [pc, #4]	; (8006f5c <__malloc_unlock+0x8>)
 8006f56:	f7ff b877 	b.w	8006048 <__retarget_lock_release_recursive>
 8006f5a:	bf00      	nop
 8006f5c:	20000cb8 	.word	0x20000cb8

08006f60 <_Balloc>:
 8006f60:	b570      	push	{r4, r5, r6, lr}
 8006f62:	69c6      	ldr	r6, [r0, #28]
 8006f64:	4604      	mov	r4, r0
 8006f66:	460d      	mov	r5, r1
 8006f68:	b976      	cbnz	r6, 8006f88 <_Balloc+0x28>
 8006f6a:	2010      	movs	r0, #16
 8006f6c:	f7ff ff44 	bl	8006df8 <malloc>
 8006f70:	4602      	mov	r2, r0
 8006f72:	61e0      	str	r0, [r4, #28]
 8006f74:	b920      	cbnz	r0, 8006f80 <_Balloc+0x20>
 8006f76:	216b      	movs	r1, #107	; 0x6b
 8006f78:	4b17      	ldr	r3, [pc, #92]	; (8006fd8 <_Balloc+0x78>)
 8006f7a:	4818      	ldr	r0, [pc, #96]	; (8006fdc <_Balloc+0x7c>)
 8006f7c:	f001 ff68 	bl	8008e50 <__assert_func>
 8006f80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f84:	6006      	str	r6, [r0, #0]
 8006f86:	60c6      	str	r6, [r0, #12]
 8006f88:	69e6      	ldr	r6, [r4, #28]
 8006f8a:	68f3      	ldr	r3, [r6, #12]
 8006f8c:	b183      	cbz	r3, 8006fb0 <_Balloc+0x50>
 8006f8e:	69e3      	ldr	r3, [r4, #28]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f96:	b9b8      	cbnz	r0, 8006fc8 <_Balloc+0x68>
 8006f98:	2101      	movs	r1, #1
 8006f9a:	fa01 f605 	lsl.w	r6, r1, r5
 8006f9e:	1d72      	adds	r2, r6, #5
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	0092      	lsls	r2, r2, #2
 8006fa4:	f001 ff72 	bl	8008e8c <_calloc_r>
 8006fa8:	b160      	cbz	r0, 8006fc4 <_Balloc+0x64>
 8006faa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006fae:	e00e      	b.n	8006fce <_Balloc+0x6e>
 8006fb0:	2221      	movs	r2, #33	; 0x21
 8006fb2:	2104      	movs	r1, #4
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	f001 ff69 	bl	8008e8c <_calloc_r>
 8006fba:	69e3      	ldr	r3, [r4, #28]
 8006fbc:	60f0      	str	r0, [r6, #12]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1e4      	bne.n	8006f8e <_Balloc+0x2e>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	bd70      	pop	{r4, r5, r6, pc}
 8006fc8:	6802      	ldr	r2, [r0, #0]
 8006fca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fd4:	e7f7      	b.n	8006fc6 <_Balloc+0x66>
 8006fd6:	bf00      	nop
 8006fd8:	08009970 	.word	0x08009970
 8006fdc:	080099f0 	.word	0x080099f0

08006fe0 <_Bfree>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	69c6      	ldr	r6, [r0, #28]
 8006fe4:	4605      	mov	r5, r0
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	b976      	cbnz	r6, 8007008 <_Bfree+0x28>
 8006fea:	2010      	movs	r0, #16
 8006fec:	f7ff ff04 	bl	8006df8 <malloc>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	61e8      	str	r0, [r5, #28]
 8006ff4:	b920      	cbnz	r0, 8007000 <_Bfree+0x20>
 8006ff6:	218f      	movs	r1, #143	; 0x8f
 8006ff8:	4b08      	ldr	r3, [pc, #32]	; (800701c <_Bfree+0x3c>)
 8006ffa:	4809      	ldr	r0, [pc, #36]	; (8007020 <_Bfree+0x40>)
 8006ffc:	f001 ff28 	bl	8008e50 <__assert_func>
 8007000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007004:	6006      	str	r6, [r0, #0]
 8007006:	60c6      	str	r6, [r0, #12]
 8007008:	b13c      	cbz	r4, 800701a <_Bfree+0x3a>
 800700a:	69eb      	ldr	r3, [r5, #28]
 800700c:	6862      	ldr	r2, [r4, #4]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007014:	6021      	str	r1, [r4, #0]
 8007016:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800701a:	bd70      	pop	{r4, r5, r6, pc}
 800701c:	08009970 	.word	0x08009970
 8007020:	080099f0 	.word	0x080099f0

08007024 <__multadd>:
 8007024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007028:	4607      	mov	r7, r0
 800702a:	460c      	mov	r4, r1
 800702c:	461e      	mov	r6, r3
 800702e:	2000      	movs	r0, #0
 8007030:	690d      	ldr	r5, [r1, #16]
 8007032:	f101 0c14 	add.w	ip, r1, #20
 8007036:	f8dc 3000 	ldr.w	r3, [ip]
 800703a:	3001      	adds	r0, #1
 800703c:	b299      	uxth	r1, r3
 800703e:	fb02 6101 	mla	r1, r2, r1, r6
 8007042:	0c1e      	lsrs	r6, r3, #16
 8007044:	0c0b      	lsrs	r3, r1, #16
 8007046:	fb02 3306 	mla	r3, r2, r6, r3
 800704a:	b289      	uxth	r1, r1
 800704c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007050:	4285      	cmp	r5, r0
 8007052:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007056:	f84c 1b04 	str.w	r1, [ip], #4
 800705a:	dcec      	bgt.n	8007036 <__multadd+0x12>
 800705c:	b30e      	cbz	r6, 80070a2 <__multadd+0x7e>
 800705e:	68a3      	ldr	r3, [r4, #8]
 8007060:	42ab      	cmp	r3, r5
 8007062:	dc19      	bgt.n	8007098 <__multadd+0x74>
 8007064:	6861      	ldr	r1, [r4, #4]
 8007066:	4638      	mov	r0, r7
 8007068:	3101      	adds	r1, #1
 800706a:	f7ff ff79 	bl	8006f60 <_Balloc>
 800706e:	4680      	mov	r8, r0
 8007070:	b928      	cbnz	r0, 800707e <__multadd+0x5a>
 8007072:	4602      	mov	r2, r0
 8007074:	21ba      	movs	r1, #186	; 0xba
 8007076:	4b0c      	ldr	r3, [pc, #48]	; (80070a8 <__multadd+0x84>)
 8007078:	480c      	ldr	r0, [pc, #48]	; (80070ac <__multadd+0x88>)
 800707a:	f001 fee9 	bl	8008e50 <__assert_func>
 800707e:	6922      	ldr	r2, [r4, #16]
 8007080:	f104 010c 	add.w	r1, r4, #12
 8007084:	3202      	adds	r2, #2
 8007086:	0092      	lsls	r2, r2, #2
 8007088:	300c      	adds	r0, #12
 800708a:	f7fe ffec 	bl	8006066 <memcpy>
 800708e:	4621      	mov	r1, r4
 8007090:	4638      	mov	r0, r7
 8007092:	f7ff ffa5 	bl	8006fe0 <_Bfree>
 8007096:	4644      	mov	r4, r8
 8007098:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800709c:	3501      	adds	r5, #1
 800709e:	615e      	str	r6, [r3, #20]
 80070a0:	6125      	str	r5, [r4, #16]
 80070a2:	4620      	mov	r0, r4
 80070a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070a8:	080099df 	.word	0x080099df
 80070ac:	080099f0 	.word	0x080099f0

080070b0 <__s2b>:
 80070b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070b4:	4615      	mov	r5, r2
 80070b6:	2209      	movs	r2, #9
 80070b8:	461f      	mov	r7, r3
 80070ba:	3308      	adds	r3, #8
 80070bc:	460c      	mov	r4, r1
 80070be:	fb93 f3f2 	sdiv	r3, r3, r2
 80070c2:	4606      	mov	r6, r0
 80070c4:	2201      	movs	r2, #1
 80070c6:	2100      	movs	r1, #0
 80070c8:	429a      	cmp	r2, r3
 80070ca:	db09      	blt.n	80070e0 <__s2b+0x30>
 80070cc:	4630      	mov	r0, r6
 80070ce:	f7ff ff47 	bl	8006f60 <_Balloc>
 80070d2:	b940      	cbnz	r0, 80070e6 <__s2b+0x36>
 80070d4:	4602      	mov	r2, r0
 80070d6:	21d3      	movs	r1, #211	; 0xd3
 80070d8:	4b18      	ldr	r3, [pc, #96]	; (800713c <__s2b+0x8c>)
 80070da:	4819      	ldr	r0, [pc, #100]	; (8007140 <__s2b+0x90>)
 80070dc:	f001 feb8 	bl	8008e50 <__assert_func>
 80070e0:	0052      	lsls	r2, r2, #1
 80070e2:	3101      	adds	r1, #1
 80070e4:	e7f0      	b.n	80070c8 <__s2b+0x18>
 80070e6:	9b08      	ldr	r3, [sp, #32]
 80070e8:	2d09      	cmp	r5, #9
 80070ea:	6143      	str	r3, [r0, #20]
 80070ec:	f04f 0301 	mov.w	r3, #1
 80070f0:	6103      	str	r3, [r0, #16]
 80070f2:	dd16      	ble.n	8007122 <__s2b+0x72>
 80070f4:	f104 0909 	add.w	r9, r4, #9
 80070f8:	46c8      	mov	r8, r9
 80070fa:	442c      	add	r4, r5
 80070fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007100:	4601      	mov	r1, r0
 8007102:	220a      	movs	r2, #10
 8007104:	4630      	mov	r0, r6
 8007106:	3b30      	subs	r3, #48	; 0x30
 8007108:	f7ff ff8c 	bl	8007024 <__multadd>
 800710c:	45a0      	cmp	r8, r4
 800710e:	d1f5      	bne.n	80070fc <__s2b+0x4c>
 8007110:	f1a5 0408 	sub.w	r4, r5, #8
 8007114:	444c      	add	r4, r9
 8007116:	1b2d      	subs	r5, r5, r4
 8007118:	1963      	adds	r3, r4, r5
 800711a:	42bb      	cmp	r3, r7
 800711c:	db04      	blt.n	8007128 <__s2b+0x78>
 800711e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007122:	2509      	movs	r5, #9
 8007124:	340a      	adds	r4, #10
 8007126:	e7f6      	b.n	8007116 <__s2b+0x66>
 8007128:	f814 3b01 	ldrb.w	r3, [r4], #1
 800712c:	4601      	mov	r1, r0
 800712e:	220a      	movs	r2, #10
 8007130:	4630      	mov	r0, r6
 8007132:	3b30      	subs	r3, #48	; 0x30
 8007134:	f7ff ff76 	bl	8007024 <__multadd>
 8007138:	e7ee      	b.n	8007118 <__s2b+0x68>
 800713a:	bf00      	nop
 800713c:	080099df 	.word	0x080099df
 8007140:	080099f0 	.word	0x080099f0

08007144 <__hi0bits>:
 8007144:	0c02      	lsrs	r2, r0, #16
 8007146:	0412      	lsls	r2, r2, #16
 8007148:	4603      	mov	r3, r0
 800714a:	b9ca      	cbnz	r2, 8007180 <__hi0bits+0x3c>
 800714c:	0403      	lsls	r3, r0, #16
 800714e:	2010      	movs	r0, #16
 8007150:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007154:	bf04      	itt	eq
 8007156:	021b      	lsleq	r3, r3, #8
 8007158:	3008      	addeq	r0, #8
 800715a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800715e:	bf04      	itt	eq
 8007160:	011b      	lsleq	r3, r3, #4
 8007162:	3004      	addeq	r0, #4
 8007164:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007168:	bf04      	itt	eq
 800716a:	009b      	lsleq	r3, r3, #2
 800716c:	3002      	addeq	r0, #2
 800716e:	2b00      	cmp	r3, #0
 8007170:	db05      	blt.n	800717e <__hi0bits+0x3a>
 8007172:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007176:	f100 0001 	add.w	r0, r0, #1
 800717a:	bf08      	it	eq
 800717c:	2020      	moveq	r0, #32
 800717e:	4770      	bx	lr
 8007180:	2000      	movs	r0, #0
 8007182:	e7e5      	b.n	8007150 <__hi0bits+0xc>

08007184 <__lo0bits>:
 8007184:	6803      	ldr	r3, [r0, #0]
 8007186:	4602      	mov	r2, r0
 8007188:	f013 0007 	ands.w	r0, r3, #7
 800718c:	d00b      	beq.n	80071a6 <__lo0bits+0x22>
 800718e:	07d9      	lsls	r1, r3, #31
 8007190:	d421      	bmi.n	80071d6 <__lo0bits+0x52>
 8007192:	0798      	lsls	r0, r3, #30
 8007194:	bf49      	itett	mi
 8007196:	085b      	lsrmi	r3, r3, #1
 8007198:	089b      	lsrpl	r3, r3, #2
 800719a:	2001      	movmi	r0, #1
 800719c:	6013      	strmi	r3, [r2, #0]
 800719e:	bf5c      	itt	pl
 80071a0:	2002      	movpl	r0, #2
 80071a2:	6013      	strpl	r3, [r2, #0]
 80071a4:	4770      	bx	lr
 80071a6:	b299      	uxth	r1, r3
 80071a8:	b909      	cbnz	r1, 80071ae <__lo0bits+0x2a>
 80071aa:	2010      	movs	r0, #16
 80071ac:	0c1b      	lsrs	r3, r3, #16
 80071ae:	b2d9      	uxtb	r1, r3
 80071b0:	b909      	cbnz	r1, 80071b6 <__lo0bits+0x32>
 80071b2:	3008      	adds	r0, #8
 80071b4:	0a1b      	lsrs	r3, r3, #8
 80071b6:	0719      	lsls	r1, r3, #28
 80071b8:	bf04      	itt	eq
 80071ba:	091b      	lsreq	r3, r3, #4
 80071bc:	3004      	addeq	r0, #4
 80071be:	0799      	lsls	r1, r3, #30
 80071c0:	bf04      	itt	eq
 80071c2:	089b      	lsreq	r3, r3, #2
 80071c4:	3002      	addeq	r0, #2
 80071c6:	07d9      	lsls	r1, r3, #31
 80071c8:	d403      	bmi.n	80071d2 <__lo0bits+0x4e>
 80071ca:	085b      	lsrs	r3, r3, #1
 80071cc:	f100 0001 	add.w	r0, r0, #1
 80071d0:	d003      	beq.n	80071da <__lo0bits+0x56>
 80071d2:	6013      	str	r3, [r2, #0]
 80071d4:	4770      	bx	lr
 80071d6:	2000      	movs	r0, #0
 80071d8:	4770      	bx	lr
 80071da:	2020      	movs	r0, #32
 80071dc:	4770      	bx	lr
	...

080071e0 <__i2b>:
 80071e0:	b510      	push	{r4, lr}
 80071e2:	460c      	mov	r4, r1
 80071e4:	2101      	movs	r1, #1
 80071e6:	f7ff febb 	bl	8006f60 <_Balloc>
 80071ea:	4602      	mov	r2, r0
 80071ec:	b928      	cbnz	r0, 80071fa <__i2b+0x1a>
 80071ee:	f240 1145 	movw	r1, #325	; 0x145
 80071f2:	4b04      	ldr	r3, [pc, #16]	; (8007204 <__i2b+0x24>)
 80071f4:	4804      	ldr	r0, [pc, #16]	; (8007208 <__i2b+0x28>)
 80071f6:	f001 fe2b 	bl	8008e50 <__assert_func>
 80071fa:	2301      	movs	r3, #1
 80071fc:	6144      	str	r4, [r0, #20]
 80071fe:	6103      	str	r3, [r0, #16]
 8007200:	bd10      	pop	{r4, pc}
 8007202:	bf00      	nop
 8007204:	080099df 	.word	0x080099df
 8007208:	080099f0 	.word	0x080099f0

0800720c <__multiply>:
 800720c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007210:	4691      	mov	r9, r2
 8007212:	690a      	ldr	r2, [r1, #16]
 8007214:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007218:	460c      	mov	r4, r1
 800721a:	429a      	cmp	r2, r3
 800721c:	bfbe      	ittt	lt
 800721e:	460b      	movlt	r3, r1
 8007220:	464c      	movlt	r4, r9
 8007222:	4699      	movlt	r9, r3
 8007224:	6927      	ldr	r7, [r4, #16]
 8007226:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800722a:	68a3      	ldr	r3, [r4, #8]
 800722c:	6861      	ldr	r1, [r4, #4]
 800722e:	eb07 060a 	add.w	r6, r7, sl
 8007232:	42b3      	cmp	r3, r6
 8007234:	b085      	sub	sp, #20
 8007236:	bfb8      	it	lt
 8007238:	3101      	addlt	r1, #1
 800723a:	f7ff fe91 	bl	8006f60 <_Balloc>
 800723e:	b930      	cbnz	r0, 800724e <__multiply+0x42>
 8007240:	4602      	mov	r2, r0
 8007242:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007246:	4b43      	ldr	r3, [pc, #268]	; (8007354 <__multiply+0x148>)
 8007248:	4843      	ldr	r0, [pc, #268]	; (8007358 <__multiply+0x14c>)
 800724a:	f001 fe01 	bl	8008e50 <__assert_func>
 800724e:	f100 0514 	add.w	r5, r0, #20
 8007252:	462b      	mov	r3, r5
 8007254:	2200      	movs	r2, #0
 8007256:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800725a:	4543      	cmp	r3, r8
 800725c:	d321      	bcc.n	80072a2 <__multiply+0x96>
 800725e:	f104 0314 	add.w	r3, r4, #20
 8007262:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007266:	f109 0314 	add.w	r3, r9, #20
 800726a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800726e:	9202      	str	r2, [sp, #8]
 8007270:	1b3a      	subs	r2, r7, r4
 8007272:	3a15      	subs	r2, #21
 8007274:	f022 0203 	bic.w	r2, r2, #3
 8007278:	3204      	adds	r2, #4
 800727a:	f104 0115 	add.w	r1, r4, #21
 800727e:	428f      	cmp	r7, r1
 8007280:	bf38      	it	cc
 8007282:	2204      	movcc	r2, #4
 8007284:	9201      	str	r2, [sp, #4]
 8007286:	9a02      	ldr	r2, [sp, #8]
 8007288:	9303      	str	r3, [sp, #12]
 800728a:	429a      	cmp	r2, r3
 800728c:	d80c      	bhi.n	80072a8 <__multiply+0x9c>
 800728e:	2e00      	cmp	r6, #0
 8007290:	dd03      	ble.n	800729a <__multiply+0x8e>
 8007292:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007296:	2b00      	cmp	r3, #0
 8007298:	d05a      	beq.n	8007350 <__multiply+0x144>
 800729a:	6106      	str	r6, [r0, #16]
 800729c:	b005      	add	sp, #20
 800729e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a2:	f843 2b04 	str.w	r2, [r3], #4
 80072a6:	e7d8      	b.n	800725a <__multiply+0x4e>
 80072a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80072ac:	f1ba 0f00 	cmp.w	sl, #0
 80072b0:	d023      	beq.n	80072fa <__multiply+0xee>
 80072b2:	46a9      	mov	r9, r5
 80072b4:	f04f 0c00 	mov.w	ip, #0
 80072b8:	f104 0e14 	add.w	lr, r4, #20
 80072bc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80072c0:	f8d9 1000 	ldr.w	r1, [r9]
 80072c4:	fa1f fb82 	uxth.w	fp, r2
 80072c8:	b289      	uxth	r1, r1
 80072ca:	fb0a 110b 	mla	r1, sl, fp, r1
 80072ce:	4461      	add	r1, ip
 80072d0:	f8d9 c000 	ldr.w	ip, [r9]
 80072d4:	0c12      	lsrs	r2, r2, #16
 80072d6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80072da:	fb0a c202 	mla	r2, sl, r2, ip
 80072de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80072e2:	b289      	uxth	r1, r1
 80072e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80072e8:	4577      	cmp	r7, lr
 80072ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80072ee:	f849 1b04 	str.w	r1, [r9], #4
 80072f2:	d8e3      	bhi.n	80072bc <__multiply+0xb0>
 80072f4:	9a01      	ldr	r2, [sp, #4]
 80072f6:	f845 c002 	str.w	ip, [r5, r2]
 80072fa:	9a03      	ldr	r2, [sp, #12]
 80072fc:	3304      	adds	r3, #4
 80072fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007302:	f1b9 0f00 	cmp.w	r9, #0
 8007306:	d021      	beq.n	800734c <__multiply+0x140>
 8007308:	46ae      	mov	lr, r5
 800730a:	f04f 0a00 	mov.w	sl, #0
 800730e:	6829      	ldr	r1, [r5, #0]
 8007310:	f104 0c14 	add.w	ip, r4, #20
 8007314:	f8bc b000 	ldrh.w	fp, [ip]
 8007318:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800731c:	b289      	uxth	r1, r1
 800731e:	fb09 220b 	mla	r2, r9, fp, r2
 8007322:	4452      	add	r2, sl
 8007324:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007328:	f84e 1b04 	str.w	r1, [lr], #4
 800732c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007330:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007334:	f8be 1000 	ldrh.w	r1, [lr]
 8007338:	4567      	cmp	r7, ip
 800733a:	fb09 110a 	mla	r1, r9, sl, r1
 800733e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007342:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007346:	d8e5      	bhi.n	8007314 <__multiply+0x108>
 8007348:	9a01      	ldr	r2, [sp, #4]
 800734a:	50a9      	str	r1, [r5, r2]
 800734c:	3504      	adds	r5, #4
 800734e:	e79a      	b.n	8007286 <__multiply+0x7a>
 8007350:	3e01      	subs	r6, #1
 8007352:	e79c      	b.n	800728e <__multiply+0x82>
 8007354:	080099df 	.word	0x080099df
 8007358:	080099f0 	.word	0x080099f0

0800735c <__pow5mult>:
 800735c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007360:	4615      	mov	r5, r2
 8007362:	f012 0203 	ands.w	r2, r2, #3
 8007366:	4606      	mov	r6, r0
 8007368:	460f      	mov	r7, r1
 800736a:	d007      	beq.n	800737c <__pow5mult+0x20>
 800736c:	4c25      	ldr	r4, [pc, #148]	; (8007404 <__pow5mult+0xa8>)
 800736e:	3a01      	subs	r2, #1
 8007370:	2300      	movs	r3, #0
 8007372:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007376:	f7ff fe55 	bl	8007024 <__multadd>
 800737a:	4607      	mov	r7, r0
 800737c:	10ad      	asrs	r5, r5, #2
 800737e:	d03d      	beq.n	80073fc <__pow5mult+0xa0>
 8007380:	69f4      	ldr	r4, [r6, #28]
 8007382:	b97c      	cbnz	r4, 80073a4 <__pow5mult+0x48>
 8007384:	2010      	movs	r0, #16
 8007386:	f7ff fd37 	bl	8006df8 <malloc>
 800738a:	4602      	mov	r2, r0
 800738c:	61f0      	str	r0, [r6, #28]
 800738e:	b928      	cbnz	r0, 800739c <__pow5mult+0x40>
 8007390:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007394:	4b1c      	ldr	r3, [pc, #112]	; (8007408 <__pow5mult+0xac>)
 8007396:	481d      	ldr	r0, [pc, #116]	; (800740c <__pow5mult+0xb0>)
 8007398:	f001 fd5a 	bl	8008e50 <__assert_func>
 800739c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073a0:	6004      	str	r4, [r0, #0]
 80073a2:	60c4      	str	r4, [r0, #12]
 80073a4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80073a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073ac:	b94c      	cbnz	r4, 80073c2 <__pow5mult+0x66>
 80073ae:	f240 2171 	movw	r1, #625	; 0x271
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7ff ff14 	bl	80071e0 <__i2b>
 80073b8:	2300      	movs	r3, #0
 80073ba:	4604      	mov	r4, r0
 80073bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80073c0:	6003      	str	r3, [r0, #0]
 80073c2:	f04f 0900 	mov.w	r9, #0
 80073c6:	07eb      	lsls	r3, r5, #31
 80073c8:	d50a      	bpl.n	80073e0 <__pow5mult+0x84>
 80073ca:	4639      	mov	r1, r7
 80073cc:	4622      	mov	r2, r4
 80073ce:	4630      	mov	r0, r6
 80073d0:	f7ff ff1c 	bl	800720c <__multiply>
 80073d4:	4680      	mov	r8, r0
 80073d6:	4639      	mov	r1, r7
 80073d8:	4630      	mov	r0, r6
 80073da:	f7ff fe01 	bl	8006fe0 <_Bfree>
 80073de:	4647      	mov	r7, r8
 80073e0:	106d      	asrs	r5, r5, #1
 80073e2:	d00b      	beq.n	80073fc <__pow5mult+0xa0>
 80073e4:	6820      	ldr	r0, [r4, #0]
 80073e6:	b938      	cbnz	r0, 80073f8 <__pow5mult+0x9c>
 80073e8:	4622      	mov	r2, r4
 80073ea:	4621      	mov	r1, r4
 80073ec:	4630      	mov	r0, r6
 80073ee:	f7ff ff0d 	bl	800720c <__multiply>
 80073f2:	6020      	str	r0, [r4, #0]
 80073f4:	f8c0 9000 	str.w	r9, [r0]
 80073f8:	4604      	mov	r4, r0
 80073fa:	e7e4      	b.n	80073c6 <__pow5mult+0x6a>
 80073fc:	4638      	mov	r0, r7
 80073fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007402:	bf00      	nop
 8007404:	08009b40 	.word	0x08009b40
 8007408:	08009970 	.word	0x08009970
 800740c:	080099f0 	.word	0x080099f0

08007410 <__lshift>:
 8007410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007414:	460c      	mov	r4, r1
 8007416:	4607      	mov	r7, r0
 8007418:	4691      	mov	r9, r2
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6849      	ldr	r1, [r1, #4]
 800741e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007422:	68a3      	ldr	r3, [r4, #8]
 8007424:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007428:	f108 0601 	add.w	r6, r8, #1
 800742c:	42b3      	cmp	r3, r6
 800742e:	db0b      	blt.n	8007448 <__lshift+0x38>
 8007430:	4638      	mov	r0, r7
 8007432:	f7ff fd95 	bl	8006f60 <_Balloc>
 8007436:	4605      	mov	r5, r0
 8007438:	b948      	cbnz	r0, 800744e <__lshift+0x3e>
 800743a:	4602      	mov	r2, r0
 800743c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007440:	4b27      	ldr	r3, [pc, #156]	; (80074e0 <__lshift+0xd0>)
 8007442:	4828      	ldr	r0, [pc, #160]	; (80074e4 <__lshift+0xd4>)
 8007444:	f001 fd04 	bl	8008e50 <__assert_func>
 8007448:	3101      	adds	r1, #1
 800744a:	005b      	lsls	r3, r3, #1
 800744c:	e7ee      	b.n	800742c <__lshift+0x1c>
 800744e:	2300      	movs	r3, #0
 8007450:	f100 0114 	add.w	r1, r0, #20
 8007454:	f100 0210 	add.w	r2, r0, #16
 8007458:	4618      	mov	r0, r3
 800745a:	4553      	cmp	r3, sl
 800745c:	db33      	blt.n	80074c6 <__lshift+0xb6>
 800745e:	6920      	ldr	r0, [r4, #16]
 8007460:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007464:	f104 0314 	add.w	r3, r4, #20
 8007468:	f019 091f 	ands.w	r9, r9, #31
 800746c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007470:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007474:	d02b      	beq.n	80074ce <__lshift+0xbe>
 8007476:	468a      	mov	sl, r1
 8007478:	2200      	movs	r2, #0
 800747a:	f1c9 0e20 	rsb	lr, r9, #32
 800747e:	6818      	ldr	r0, [r3, #0]
 8007480:	fa00 f009 	lsl.w	r0, r0, r9
 8007484:	4310      	orrs	r0, r2
 8007486:	f84a 0b04 	str.w	r0, [sl], #4
 800748a:	f853 2b04 	ldr.w	r2, [r3], #4
 800748e:	459c      	cmp	ip, r3
 8007490:	fa22 f20e 	lsr.w	r2, r2, lr
 8007494:	d8f3      	bhi.n	800747e <__lshift+0x6e>
 8007496:	ebac 0304 	sub.w	r3, ip, r4
 800749a:	3b15      	subs	r3, #21
 800749c:	f023 0303 	bic.w	r3, r3, #3
 80074a0:	3304      	adds	r3, #4
 80074a2:	f104 0015 	add.w	r0, r4, #21
 80074a6:	4584      	cmp	ip, r0
 80074a8:	bf38      	it	cc
 80074aa:	2304      	movcc	r3, #4
 80074ac:	50ca      	str	r2, [r1, r3]
 80074ae:	b10a      	cbz	r2, 80074b4 <__lshift+0xa4>
 80074b0:	f108 0602 	add.w	r6, r8, #2
 80074b4:	3e01      	subs	r6, #1
 80074b6:	4638      	mov	r0, r7
 80074b8:	4621      	mov	r1, r4
 80074ba:	612e      	str	r6, [r5, #16]
 80074bc:	f7ff fd90 	bl	8006fe0 <_Bfree>
 80074c0:	4628      	mov	r0, r5
 80074c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80074ca:	3301      	adds	r3, #1
 80074cc:	e7c5      	b.n	800745a <__lshift+0x4a>
 80074ce:	3904      	subs	r1, #4
 80074d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80074d4:	459c      	cmp	ip, r3
 80074d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80074da:	d8f9      	bhi.n	80074d0 <__lshift+0xc0>
 80074dc:	e7ea      	b.n	80074b4 <__lshift+0xa4>
 80074de:	bf00      	nop
 80074e0:	080099df 	.word	0x080099df
 80074e4:	080099f0 	.word	0x080099f0

080074e8 <__mcmp>:
 80074e8:	4603      	mov	r3, r0
 80074ea:	690a      	ldr	r2, [r1, #16]
 80074ec:	6900      	ldr	r0, [r0, #16]
 80074ee:	b530      	push	{r4, r5, lr}
 80074f0:	1a80      	subs	r0, r0, r2
 80074f2:	d10d      	bne.n	8007510 <__mcmp+0x28>
 80074f4:	3314      	adds	r3, #20
 80074f6:	3114      	adds	r1, #20
 80074f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80074fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007500:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007504:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007508:	4295      	cmp	r5, r2
 800750a:	d002      	beq.n	8007512 <__mcmp+0x2a>
 800750c:	d304      	bcc.n	8007518 <__mcmp+0x30>
 800750e:	2001      	movs	r0, #1
 8007510:	bd30      	pop	{r4, r5, pc}
 8007512:	42a3      	cmp	r3, r4
 8007514:	d3f4      	bcc.n	8007500 <__mcmp+0x18>
 8007516:	e7fb      	b.n	8007510 <__mcmp+0x28>
 8007518:	f04f 30ff 	mov.w	r0, #4294967295
 800751c:	e7f8      	b.n	8007510 <__mcmp+0x28>
	...

08007520 <__mdiff>:
 8007520:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	460d      	mov	r5, r1
 8007526:	4607      	mov	r7, r0
 8007528:	4611      	mov	r1, r2
 800752a:	4628      	mov	r0, r5
 800752c:	4614      	mov	r4, r2
 800752e:	f7ff ffdb 	bl	80074e8 <__mcmp>
 8007532:	1e06      	subs	r6, r0, #0
 8007534:	d111      	bne.n	800755a <__mdiff+0x3a>
 8007536:	4631      	mov	r1, r6
 8007538:	4638      	mov	r0, r7
 800753a:	f7ff fd11 	bl	8006f60 <_Balloc>
 800753e:	4602      	mov	r2, r0
 8007540:	b928      	cbnz	r0, 800754e <__mdiff+0x2e>
 8007542:	f240 2137 	movw	r1, #567	; 0x237
 8007546:	4b3a      	ldr	r3, [pc, #232]	; (8007630 <__mdiff+0x110>)
 8007548:	483a      	ldr	r0, [pc, #232]	; (8007634 <__mdiff+0x114>)
 800754a:	f001 fc81 	bl	8008e50 <__assert_func>
 800754e:	2301      	movs	r3, #1
 8007550:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007554:	4610      	mov	r0, r2
 8007556:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800755a:	bfa4      	itt	ge
 800755c:	4623      	movge	r3, r4
 800755e:	462c      	movge	r4, r5
 8007560:	4638      	mov	r0, r7
 8007562:	6861      	ldr	r1, [r4, #4]
 8007564:	bfa6      	itte	ge
 8007566:	461d      	movge	r5, r3
 8007568:	2600      	movge	r6, #0
 800756a:	2601      	movlt	r6, #1
 800756c:	f7ff fcf8 	bl	8006f60 <_Balloc>
 8007570:	4602      	mov	r2, r0
 8007572:	b918      	cbnz	r0, 800757c <__mdiff+0x5c>
 8007574:	f240 2145 	movw	r1, #581	; 0x245
 8007578:	4b2d      	ldr	r3, [pc, #180]	; (8007630 <__mdiff+0x110>)
 800757a:	e7e5      	b.n	8007548 <__mdiff+0x28>
 800757c:	f102 0814 	add.w	r8, r2, #20
 8007580:	46c2      	mov	sl, r8
 8007582:	f04f 0c00 	mov.w	ip, #0
 8007586:	6927      	ldr	r7, [r4, #16]
 8007588:	60c6      	str	r6, [r0, #12]
 800758a:	692e      	ldr	r6, [r5, #16]
 800758c:	f104 0014 	add.w	r0, r4, #20
 8007590:	f105 0914 	add.w	r9, r5, #20
 8007594:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007598:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800759c:	3410      	adds	r4, #16
 800759e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80075a2:	f859 3b04 	ldr.w	r3, [r9], #4
 80075a6:	fa1f f18b 	uxth.w	r1, fp
 80075aa:	4461      	add	r1, ip
 80075ac:	fa1f fc83 	uxth.w	ip, r3
 80075b0:	0c1b      	lsrs	r3, r3, #16
 80075b2:	eba1 010c 	sub.w	r1, r1, ip
 80075b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80075ba:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80075be:	b289      	uxth	r1, r1
 80075c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80075c4:	454e      	cmp	r6, r9
 80075c6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80075ca:	f84a 1b04 	str.w	r1, [sl], #4
 80075ce:	d8e6      	bhi.n	800759e <__mdiff+0x7e>
 80075d0:	1b73      	subs	r3, r6, r5
 80075d2:	3b15      	subs	r3, #21
 80075d4:	f023 0303 	bic.w	r3, r3, #3
 80075d8:	3515      	adds	r5, #21
 80075da:	3304      	adds	r3, #4
 80075dc:	42ae      	cmp	r6, r5
 80075de:	bf38      	it	cc
 80075e0:	2304      	movcc	r3, #4
 80075e2:	4418      	add	r0, r3
 80075e4:	4443      	add	r3, r8
 80075e6:	461e      	mov	r6, r3
 80075e8:	4605      	mov	r5, r0
 80075ea:	4575      	cmp	r5, lr
 80075ec:	d30e      	bcc.n	800760c <__mdiff+0xec>
 80075ee:	f10e 0103 	add.w	r1, lr, #3
 80075f2:	1a09      	subs	r1, r1, r0
 80075f4:	f021 0103 	bic.w	r1, r1, #3
 80075f8:	3803      	subs	r0, #3
 80075fa:	4586      	cmp	lr, r0
 80075fc:	bf38      	it	cc
 80075fe:	2100      	movcc	r1, #0
 8007600:	440b      	add	r3, r1
 8007602:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007606:	b189      	cbz	r1, 800762c <__mdiff+0x10c>
 8007608:	6117      	str	r7, [r2, #16]
 800760a:	e7a3      	b.n	8007554 <__mdiff+0x34>
 800760c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007610:	fa1f f188 	uxth.w	r1, r8
 8007614:	4461      	add	r1, ip
 8007616:	140c      	asrs	r4, r1, #16
 8007618:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800761c:	b289      	uxth	r1, r1
 800761e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007622:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007626:	f846 1b04 	str.w	r1, [r6], #4
 800762a:	e7de      	b.n	80075ea <__mdiff+0xca>
 800762c:	3f01      	subs	r7, #1
 800762e:	e7e8      	b.n	8007602 <__mdiff+0xe2>
 8007630:	080099df 	.word	0x080099df
 8007634:	080099f0 	.word	0x080099f0

08007638 <__ulp>:
 8007638:	4b0e      	ldr	r3, [pc, #56]	; (8007674 <__ulp+0x3c>)
 800763a:	400b      	ands	r3, r1
 800763c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007640:	2b00      	cmp	r3, #0
 8007642:	dc08      	bgt.n	8007656 <__ulp+0x1e>
 8007644:	425b      	negs	r3, r3
 8007646:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800764a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800764e:	da04      	bge.n	800765a <__ulp+0x22>
 8007650:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007654:	4113      	asrs	r3, r2
 8007656:	2200      	movs	r2, #0
 8007658:	e008      	b.n	800766c <__ulp+0x34>
 800765a:	f1a2 0314 	sub.w	r3, r2, #20
 800765e:	2b1e      	cmp	r3, #30
 8007660:	bfd6      	itet	le
 8007662:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007666:	2201      	movgt	r2, #1
 8007668:	40da      	lsrle	r2, r3
 800766a:	2300      	movs	r3, #0
 800766c:	4619      	mov	r1, r3
 800766e:	4610      	mov	r0, r2
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	7ff00000 	.word	0x7ff00000

08007678 <__b2d>:
 8007678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767a:	6905      	ldr	r5, [r0, #16]
 800767c:	f100 0714 	add.w	r7, r0, #20
 8007680:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007684:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007688:	1f2e      	subs	r6, r5, #4
 800768a:	4620      	mov	r0, r4
 800768c:	f7ff fd5a 	bl	8007144 <__hi0bits>
 8007690:	f1c0 0220 	rsb	r2, r0, #32
 8007694:	280a      	cmp	r0, #10
 8007696:	4603      	mov	r3, r0
 8007698:	f8df c068 	ldr.w	ip, [pc, #104]	; 8007704 <__b2d+0x8c>
 800769c:	600a      	str	r2, [r1, #0]
 800769e:	dc12      	bgt.n	80076c6 <__b2d+0x4e>
 80076a0:	f1c0 0e0b 	rsb	lr, r0, #11
 80076a4:	fa24 f20e 	lsr.w	r2, r4, lr
 80076a8:	42b7      	cmp	r7, r6
 80076aa:	ea42 010c 	orr.w	r1, r2, ip
 80076ae:	bf2c      	ite	cs
 80076b0:	2200      	movcs	r2, #0
 80076b2:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80076b6:	3315      	adds	r3, #21
 80076b8:	fa04 f303 	lsl.w	r3, r4, r3
 80076bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80076c0:	431a      	orrs	r2, r3
 80076c2:	4610      	mov	r0, r2
 80076c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076c6:	42b7      	cmp	r7, r6
 80076c8:	bf2e      	itee	cs
 80076ca:	2200      	movcs	r2, #0
 80076cc:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80076d0:	f1a5 0608 	subcc.w	r6, r5, #8
 80076d4:	3b0b      	subs	r3, #11
 80076d6:	d012      	beq.n	80076fe <__b2d+0x86>
 80076d8:	f1c3 0520 	rsb	r5, r3, #32
 80076dc:	fa22 f105 	lsr.w	r1, r2, r5
 80076e0:	409c      	lsls	r4, r3
 80076e2:	430c      	orrs	r4, r1
 80076e4:	42be      	cmp	r6, r7
 80076e6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 80076ea:	bf94      	ite	ls
 80076ec:	2400      	movls	r4, #0
 80076ee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80076f2:	409a      	lsls	r2, r3
 80076f4:	40ec      	lsrs	r4, r5
 80076f6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80076fa:	4322      	orrs	r2, r4
 80076fc:	e7e1      	b.n	80076c2 <__b2d+0x4a>
 80076fe:	ea44 010c 	orr.w	r1, r4, ip
 8007702:	e7de      	b.n	80076c2 <__b2d+0x4a>
 8007704:	3ff00000 	.word	0x3ff00000

08007708 <__d2b>:
 8007708:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800770a:	2101      	movs	r1, #1
 800770c:	4617      	mov	r7, r2
 800770e:	461c      	mov	r4, r3
 8007710:	9e08      	ldr	r6, [sp, #32]
 8007712:	f7ff fc25 	bl	8006f60 <_Balloc>
 8007716:	4605      	mov	r5, r0
 8007718:	b930      	cbnz	r0, 8007728 <__d2b+0x20>
 800771a:	4602      	mov	r2, r0
 800771c:	f240 310f 	movw	r1, #783	; 0x30f
 8007720:	4b22      	ldr	r3, [pc, #136]	; (80077ac <__d2b+0xa4>)
 8007722:	4823      	ldr	r0, [pc, #140]	; (80077b0 <__d2b+0xa8>)
 8007724:	f001 fb94 	bl	8008e50 <__assert_func>
 8007728:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800772c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007730:	bb24      	cbnz	r4, 800777c <__d2b+0x74>
 8007732:	2f00      	cmp	r7, #0
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	d026      	beq.n	8007786 <__d2b+0x7e>
 8007738:	4668      	mov	r0, sp
 800773a:	9700      	str	r7, [sp, #0]
 800773c:	f7ff fd22 	bl	8007184 <__lo0bits>
 8007740:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007744:	b1e8      	cbz	r0, 8007782 <__d2b+0x7a>
 8007746:	f1c0 0320 	rsb	r3, r0, #32
 800774a:	fa02 f303 	lsl.w	r3, r2, r3
 800774e:	430b      	orrs	r3, r1
 8007750:	40c2      	lsrs	r2, r0
 8007752:	616b      	str	r3, [r5, #20]
 8007754:	9201      	str	r2, [sp, #4]
 8007756:	9b01      	ldr	r3, [sp, #4]
 8007758:	2b00      	cmp	r3, #0
 800775a:	bf14      	ite	ne
 800775c:	2102      	movne	r1, #2
 800775e:	2101      	moveq	r1, #1
 8007760:	61ab      	str	r3, [r5, #24]
 8007762:	6129      	str	r1, [r5, #16]
 8007764:	b1bc      	cbz	r4, 8007796 <__d2b+0x8e>
 8007766:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800776a:	4404      	add	r4, r0
 800776c:	6034      	str	r4, [r6, #0]
 800776e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007774:	6018      	str	r0, [r3, #0]
 8007776:	4628      	mov	r0, r5
 8007778:	b003      	add	sp, #12
 800777a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800777c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007780:	e7d7      	b.n	8007732 <__d2b+0x2a>
 8007782:	6169      	str	r1, [r5, #20]
 8007784:	e7e7      	b.n	8007756 <__d2b+0x4e>
 8007786:	a801      	add	r0, sp, #4
 8007788:	f7ff fcfc 	bl	8007184 <__lo0bits>
 800778c:	9b01      	ldr	r3, [sp, #4]
 800778e:	2101      	movs	r1, #1
 8007790:	616b      	str	r3, [r5, #20]
 8007792:	3020      	adds	r0, #32
 8007794:	e7e5      	b.n	8007762 <__d2b+0x5a>
 8007796:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800779a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800779e:	6030      	str	r0, [r6, #0]
 80077a0:	6918      	ldr	r0, [r3, #16]
 80077a2:	f7ff fccf 	bl	8007144 <__hi0bits>
 80077a6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80077aa:	e7e2      	b.n	8007772 <__d2b+0x6a>
 80077ac:	080099df 	.word	0x080099df
 80077b0:	080099f0 	.word	0x080099f0

080077b4 <__ratio>:
 80077b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	4688      	mov	r8, r1
 80077ba:	4669      	mov	r1, sp
 80077bc:	4681      	mov	r9, r0
 80077be:	f7ff ff5b 	bl	8007678 <__b2d>
 80077c2:	460f      	mov	r7, r1
 80077c4:	4604      	mov	r4, r0
 80077c6:	460d      	mov	r5, r1
 80077c8:	4640      	mov	r0, r8
 80077ca:	a901      	add	r1, sp, #4
 80077cc:	f7ff ff54 	bl	8007678 <__b2d>
 80077d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80077d4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80077d8:	468b      	mov	fp, r1
 80077da:	eba3 0c02 	sub.w	ip, r3, r2
 80077de:	e9dd 3200 	ldrd	r3, r2, [sp]
 80077e2:	1a9b      	subs	r3, r3, r2
 80077e4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	bfd5      	itete	le
 80077ec:	460a      	movle	r2, r1
 80077ee:	462a      	movgt	r2, r5
 80077f0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80077f4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80077f8:	bfd8      	it	le
 80077fa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80077fe:	465b      	mov	r3, fp
 8007800:	4602      	mov	r2, r0
 8007802:	4639      	mov	r1, r7
 8007804:	4620      	mov	r0, r4
 8007806:	f7f8 ff91 	bl	800072c <__aeabi_ddiv>
 800780a:	b003      	add	sp, #12
 800780c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007810 <__copybits>:
 8007810:	3901      	subs	r1, #1
 8007812:	b570      	push	{r4, r5, r6, lr}
 8007814:	1149      	asrs	r1, r1, #5
 8007816:	6914      	ldr	r4, [r2, #16]
 8007818:	3101      	adds	r1, #1
 800781a:	f102 0314 	add.w	r3, r2, #20
 800781e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007822:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007826:	1f05      	subs	r5, r0, #4
 8007828:	42a3      	cmp	r3, r4
 800782a:	d30c      	bcc.n	8007846 <__copybits+0x36>
 800782c:	1aa3      	subs	r3, r4, r2
 800782e:	3b11      	subs	r3, #17
 8007830:	f023 0303 	bic.w	r3, r3, #3
 8007834:	3211      	adds	r2, #17
 8007836:	42a2      	cmp	r2, r4
 8007838:	bf88      	it	hi
 800783a:	2300      	movhi	r3, #0
 800783c:	4418      	add	r0, r3
 800783e:	2300      	movs	r3, #0
 8007840:	4288      	cmp	r0, r1
 8007842:	d305      	bcc.n	8007850 <__copybits+0x40>
 8007844:	bd70      	pop	{r4, r5, r6, pc}
 8007846:	f853 6b04 	ldr.w	r6, [r3], #4
 800784a:	f845 6f04 	str.w	r6, [r5, #4]!
 800784e:	e7eb      	b.n	8007828 <__copybits+0x18>
 8007850:	f840 3b04 	str.w	r3, [r0], #4
 8007854:	e7f4      	b.n	8007840 <__copybits+0x30>

08007856 <__any_on>:
 8007856:	f100 0214 	add.w	r2, r0, #20
 800785a:	6900      	ldr	r0, [r0, #16]
 800785c:	114b      	asrs	r3, r1, #5
 800785e:	4298      	cmp	r0, r3
 8007860:	b510      	push	{r4, lr}
 8007862:	db11      	blt.n	8007888 <__any_on+0x32>
 8007864:	dd0a      	ble.n	800787c <__any_on+0x26>
 8007866:	f011 011f 	ands.w	r1, r1, #31
 800786a:	d007      	beq.n	800787c <__any_on+0x26>
 800786c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007870:	fa24 f001 	lsr.w	r0, r4, r1
 8007874:	fa00 f101 	lsl.w	r1, r0, r1
 8007878:	428c      	cmp	r4, r1
 800787a:	d10b      	bne.n	8007894 <__any_on+0x3e>
 800787c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007880:	4293      	cmp	r3, r2
 8007882:	d803      	bhi.n	800788c <__any_on+0x36>
 8007884:	2000      	movs	r0, #0
 8007886:	bd10      	pop	{r4, pc}
 8007888:	4603      	mov	r3, r0
 800788a:	e7f7      	b.n	800787c <__any_on+0x26>
 800788c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007890:	2900      	cmp	r1, #0
 8007892:	d0f5      	beq.n	8007880 <__any_on+0x2a>
 8007894:	2001      	movs	r0, #1
 8007896:	e7f6      	b.n	8007886 <__any_on+0x30>

08007898 <sulp>:
 8007898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800789c:	460f      	mov	r7, r1
 800789e:	4690      	mov	r8, r2
 80078a0:	f7ff feca 	bl	8007638 <__ulp>
 80078a4:	4604      	mov	r4, r0
 80078a6:	460d      	mov	r5, r1
 80078a8:	f1b8 0f00 	cmp.w	r8, #0
 80078ac:	d011      	beq.n	80078d2 <sulp+0x3a>
 80078ae:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80078b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	dd0b      	ble.n	80078d2 <sulp+0x3a>
 80078ba:	2400      	movs	r4, #0
 80078bc:	051b      	lsls	r3, r3, #20
 80078be:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80078c2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80078c6:	4622      	mov	r2, r4
 80078c8:	462b      	mov	r3, r5
 80078ca:	f7f8 fe05 	bl	80004d8 <__aeabi_dmul>
 80078ce:	4604      	mov	r4, r0
 80078d0:	460d      	mov	r5, r1
 80078d2:	4620      	mov	r0, r4
 80078d4:	4629      	mov	r1, r5
 80078d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078da:	0000      	movs	r0, r0
 80078dc:	0000      	movs	r0, r0
	...

080078e0 <_strtod_l>:
 80078e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e4:	b09f      	sub	sp, #124	; 0x7c
 80078e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80078e8:	2200      	movs	r2, #0
 80078ea:	4604      	mov	r4, r0
 80078ec:	921a      	str	r2, [sp, #104]	; 0x68
 80078ee:	460d      	mov	r5, r1
 80078f0:	f04f 0800 	mov.w	r8, #0
 80078f4:	f04f 0900 	mov.w	r9, #0
 80078f8:	460a      	mov	r2, r1
 80078fa:	9219      	str	r2, [sp, #100]	; 0x64
 80078fc:	7811      	ldrb	r1, [r2, #0]
 80078fe:	292b      	cmp	r1, #43	; 0x2b
 8007900:	d04a      	beq.n	8007998 <_strtod_l+0xb8>
 8007902:	d838      	bhi.n	8007976 <_strtod_l+0x96>
 8007904:	290d      	cmp	r1, #13
 8007906:	d832      	bhi.n	800796e <_strtod_l+0x8e>
 8007908:	2908      	cmp	r1, #8
 800790a:	d832      	bhi.n	8007972 <_strtod_l+0x92>
 800790c:	2900      	cmp	r1, #0
 800790e:	d03b      	beq.n	8007988 <_strtod_l+0xa8>
 8007910:	2200      	movs	r2, #0
 8007912:	920e      	str	r2, [sp, #56]	; 0x38
 8007914:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007916:	7832      	ldrb	r2, [r6, #0]
 8007918:	2a30      	cmp	r2, #48	; 0x30
 800791a:	f040 80b2 	bne.w	8007a82 <_strtod_l+0x1a2>
 800791e:	7872      	ldrb	r2, [r6, #1]
 8007920:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007924:	2a58      	cmp	r2, #88	; 0x58
 8007926:	d16e      	bne.n	8007a06 <_strtod_l+0x126>
 8007928:	9302      	str	r3, [sp, #8]
 800792a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800792c:	4620      	mov	r0, r4
 800792e:	9301      	str	r3, [sp, #4]
 8007930:	ab1a      	add	r3, sp, #104	; 0x68
 8007932:	9300      	str	r3, [sp, #0]
 8007934:	4a8c      	ldr	r2, [pc, #560]	; (8007b68 <_strtod_l+0x288>)
 8007936:	ab1b      	add	r3, sp, #108	; 0x6c
 8007938:	a919      	add	r1, sp, #100	; 0x64
 800793a:	f001 fb23 	bl	8008f84 <__gethex>
 800793e:	f010 070f 	ands.w	r7, r0, #15
 8007942:	4605      	mov	r5, r0
 8007944:	d005      	beq.n	8007952 <_strtod_l+0x72>
 8007946:	2f06      	cmp	r7, #6
 8007948:	d128      	bne.n	800799c <_strtod_l+0xbc>
 800794a:	2300      	movs	r3, #0
 800794c:	3601      	adds	r6, #1
 800794e:	9619      	str	r6, [sp, #100]	; 0x64
 8007950:	930e      	str	r3, [sp, #56]	; 0x38
 8007952:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007954:	2b00      	cmp	r3, #0
 8007956:	f040 85a0 	bne.w	800849a <_strtod_l+0xbba>
 800795a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800795c:	b1cb      	cbz	r3, 8007992 <_strtod_l+0xb2>
 800795e:	4642      	mov	r2, r8
 8007960:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007964:	4610      	mov	r0, r2
 8007966:	4619      	mov	r1, r3
 8007968:	b01f      	add	sp, #124	; 0x7c
 800796a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796e:	2920      	cmp	r1, #32
 8007970:	d1ce      	bne.n	8007910 <_strtod_l+0x30>
 8007972:	3201      	adds	r2, #1
 8007974:	e7c1      	b.n	80078fa <_strtod_l+0x1a>
 8007976:	292d      	cmp	r1, #45	; 0x2d
 8007978:	d1ca      	bne.n	8007910 <_strtod_l+0x30>
 800797a:	2101      	movs	r1, #1
 800797c:	910e      	str	r1, [sp, #56]	; 0x38
 800797e:	1c51      	adds	r1, r2, #1
 8007980:	9119      	str	r1, [sp, #100]	; 0x64
 8007982:	7852      	ldrb	r2, [r2, #1]
 8007984:	2a00      	cmp	r2, #0
 8007986:	d1c5      	bne.n	8007914 <_strtod_l+0x34>
 8007988:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800798a:	9519      	str	r5, [sp, #100]	; 0x64
 800798c:	2b00      	cmp	r3, #0
 800798e:	f040 8582 	bne.w	8008496 <_strtod_l+0xbb6>
 8007992:	4642      	mov	r2, r8
 8007994:	464b      	mov	r3, r9
 8007996:	e7e5      	b.n	8007964 <_strtod_l+0x84>
 8007998:	2100      	movs	r1, #0
 800799a:	e7ef      	b.n	800797c <_strtod_l+0x9c>
 800799c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800799e:	b13a      	cbz	r2, 80079b0 <_strtod_l+0xd0>
 80079a0:	2135      	movs	r1, #53	; 0x35
 80079a2:	a81c      	add	r0, sp, #112	; 0x70
 80079a4:	f7ff ff34 	bl	8007810 <__copybits>
 80079a8:	4620      	mov	r0, r4
 80079aa:	991a      	ldr	r1, [sp, #104]	; 0x68
 80079ac:	f7ff fb18 	bl	8006fe0 <_Bfree>
 80079b0:	3f01      	subs	r7, #1
 80079b2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80079b4:	2f04      	cmp	r7, #4
 80079b6:	d806      	bhi.n	80079c6 <_strtod_l+0xe6>
 80079b8:	e8df f007 	tbb	[pc, r7]
 80079bc:	201d0314 	.word	0x201d0314
 80079c0:	14          	.byte	0x14
 80079c1:	00          	.byte	0x00
 80079c2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80079c6:	05e9      	lsls	r1, r5, #23
 80079c8:	bf48      	it	mi
 80079ca:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80079ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80079d2:	0d1b      	lsrs	r3, r3, #20
 80079d4:	051b      	lsls	r3, r3, #20
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1bb      	bne.n	8007952 <_strtod_l+0x72>
 80079da:	f7fe fb09 	bl	8005ff0 <__errno>
 80079de:	2322      	movs	r3, #34	; 0x22
 80079e0:	6003      	str	r3, [r0, #0]
 80079e2:	e7b6      	b.n	8007952 <_strtod_l+0x72>
 80079e4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80079e8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80079ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80079f0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80079f4:	e7e7      	b.n	80079c6 <_strtod_l+0xe6>
 80079f6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8007b6c <_strtod_l+0x28c>
 80079fa:	e7e4      	b.n	80079c6 <_strtod_l+0xe6>
 80079fc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007a00:	f04f 38ff 	mov.w	r8, #4294967295
 8007a04:	e7df      	b.n	80079c6 <_strtod_l+0xe6>
 8007a06:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a08:	1c5a      	adds	r2, r3, #1
 8007a0a:	9219      	str	r2, [sp, #100]	; 0x64
 8007a0c:	785b      	ldrb	r3, [r3, #1]
 8007a0e:	2b30      	cmp	r3, #48	; 0x30
 8007a10:	d0f9      	beq.n	8007a06 <_strtod_l+0x126>
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d09d      	beq.n	8007952 <_strtod_l+0x72>
 8007a16:	2301      	movs	r3, #1
 8007a18:	f04f 0a00 	mov.w	sl, #0
 8007a1c:	220a      	movs	r2, #10
 8007a1e:	46d3      	mov	fp, sl
 8007a20:	9305      	str	r3, [sp, #20]
 8007a22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a24:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8007a28:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a2a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007a2c:	7806      	ldrb	r6, [r0, #0]
 8007a2e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007a32:	b2d9      	uxtb	r1, r3
 8007a34:	2909      	cmp	r1, #9
 8007a36:	d926      	bls.n	8007a86 <_strtod_l+0x1a6>
 8007a38:	2201      	movs	r2, #1
 8007a3a:	494d      	ldr	r1, [pc, #308]	; (8007b70 <_strtod_l+0x290>)
 8007a3c:	f001 f9bd 	bl	8008dba <strncmp>
 8007a40:	2800      	cmp	r0, #0
 8007a42:	d030      	beq.n	8007aa6 <_strtod_l+0x1c6>
 8007a44:	2000      	movs	r0, #0
 8007a46:	4632      	mov	r2, r6
 8007a48:	4603      	mov	r3, r0
 8007a4a:	465e      	mov	r6, fp
 8007a4c:	9008      	str	r0, [sp, #32]
 8007a4e:	2a65      	cmp	r2, #101	; 0x65
 8007a50:	d001      	beq.n	8007a56 <_strtod_l+0x176>
 8007a52:	2a45      	cmp	r2, #69	; 0x45
 8007a54:	d113      	bne.n	8007a7e <_strtod_l+0x19e>
 8007a56:	b91e      	cbnz	r6, 8007a60 <_strtod_l+0x180>
 8007a58:	9a05      	ldr	r2, [sp, #20]
 8007a5a:	4302      	orrs	r2, r0
 8007a5c:	d094      	beq.n	8007988 <_strtod_l+0xa8>
 8007a5e:	2600      	movs	r6, #0
 8007a60:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007a62:	1c6a      	adds	r2, r5, #1
 8007a64:	9219      	str	r2, [sp, #100]	; 0x64
 8007a66:	786a      	ldrb	r2, [r5, #1]
 8007a68:	2a2b      	cmp	r2, #43	; 0x2b
 8007a6a:	d074      	beq.n	8007b56 <_strtod_l+0x276>
 8007a6c:	2a2d      	cmp	r2, #45	; 0x2d
 8007a6e:	d078      	beq.n	8007b62 <_strtod_l+0x282>
 8007a70:	f04f 0c00 	mov.w	ip, #0
 8007a74:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007a78:	2909      	cmp	r1, #9
 8007a7a:	d97f      	bls.n	8007b7c <_strtod_l+0x29c>
 8007a7c:	9519      	str	r5, [sp, #100]	; 0x64
 8007a7e:	2700      	movs	r7, #0
 8007a80:	e09e      	b.n	8007bc0 <_strtod_l+0x2e0>
 8007a82:	2300      	movs	r3, #0
 8007a84:	e7c8      	b.n	8007a18 <_strtod_l+0x138>
 8007a86:	f1bb 0f08 	cmp.w	fp, #8
 8007a8a:	bfd8      	it	le
 8007a8c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8007a8e:	f100 0001 	add.w	r0, r0, #1
 8007a92:	bfd6      	itet	le
 8007a94:	fb02 3301 	mlale	r3, r2, r1, r3
 8007a98:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007a9c:	930a      	strle	r3, [sp, #40]	; 0x28
 8007a9e:	f10b 0b01 	add.w	fp, fp, #1
 8007aa2:	9019      	str	r0, [sp, #100]	; 0x64
 8007aa4:	e7c1      	b.n	8007a2a <_strtod_l+0x14a>
 8007aa6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007aa8:	1c5a      	adds	r2, r3, #1
 8007aaa:	9219      	str	r2, [sp, #100]	; 0x64
 8007aac:	785a      	ldrb	r2, [r3, #1]
 8007aae:	f1bb 0f00 	cmp.w	fp, #0
 8007ab2:	d037      	beq.n	8007b24 <_strtod_l+0x244>
 8007ab4:	465e      	mov	r6, fp
 8007ab6:	9008      	str	r0, [sp, #32]
 8007ab8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007abc:	2b09      	cmp	r3, #9
 8007abe:	d912      	bls.n	8007ae6 <_strtod_l+0x206>
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e7c4      	b.n	8007a4e <_strtod_l+0x16e>
 8007ac4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	1c5a      	adds	r2, r3, #1
 8007aca:	9219      	str	r2, [sp, #100]	; 0x64
 8007acc:	785a      	ldrb	r2, [r3, #1]
 8007ace:	2a30      	cmp	r2, #48	; 0x30
 8007ad0:	d0f8      	beq.n	8007ac4 <_strtod_l+0x1e4>
 8007ad2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007ad6:	2b08      	cmp	r3, #8
 8007ad8:	f200 84e4 	bhi.w	80084a4 <_strtod_l+0xbc4>
 8007adc:	9008      	str	r0, [sp, #32]
 8007ade:	2000      	movs	r0, #0
 8007ae0:	4606      	mov	r6, r0
 8007ae2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ae4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ae6:	3a30      	subs	r2, #48	; 0x30
 8007ae8:	f100 0301 	add.w	r3, r0, #1
 8007aec:	d014      	beq.n	8007b18 <_strtod_l+0x238>
 8007aee:	9908      	ldr	r1, [sp, #32]
 8007af0:	eb00 0c06 	add.w	ip, r0, r6
 8007af4:	4419      	add	r1, r3
 8007af6:	9108      	str	r1, [sp, #32]
 8007af8:	4633      	mov	r3, r6
 8007afa:	210a      	movs	r1, #10
 8007afc:	4563      	cmp	r3, ip
 8007afe:	d113      	bne.n	8007b28 <_strtod_l+0x248>
 8007b00:	1833      	adds	r3, r6, r0
 8007b02:	2b08      	cmp	r3, #8
 8007b04:	f106 0601 	add.w	r6, r6, #1
 8007b08:	4406      	add	r6, r0
 8007b0a:	dc1a      	bgt.n	8007b42 <_strtod_l+0x262>
 8007b0c:	230a      	movs	r3, #10
 8007b0e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007b10:	fb03 2301 	mla	r3, r3, r1, r2
 8007b14:	930a      	str	r3, [sp, #40]	; 0x28
 8007b16:	2300      	movs	r3, #0
 8007b18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	1c51      	adds	r1, r2, #1
 8007b1e:	9119      	str	r1, [sp, #100]	; 0x64
 8007b20:	7852      	ldrb	r2, [r2, #1]
 8007b22:	e7c9      	b.n	8007ab8 <_strtod_l+0x1d8>
 8007b24:	4658      	mov	r0, fp
 8007b26:	e7d2      	b.n	8007ace <_strtod_l+0x1ee>
 8007b28:	2b08      	cmp	r3, #8
 8007b2a:	f103 0301 	add.w	r3, r3, #1
 8007b2e:	dc03      	bgt.n	8007b38 <_strtod_l+0x258>
 8007b30:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007b32:	434f      	muls	r7, r1
 8007b34:	970a      	str	r7, [sp, #40]	; 0x28
 8007b36:	e7e1      	b.n	8007afc <_strtod_l+0x21c>
 8007b38:	2b10      	cmp	r3, #16
 8007b3a:	bfd8      	it	le
 8007b3c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007b40:	e7dc      	b.n	8007afc <_strtod_l+0x21c>
 8007b42:	2e10      	cmp	r6, #16
 8007b44:	bfdc      	itt	le
 8007b46:	230a      	movle	r3, #10
 8007b48:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007b4c:	e7e3      	b.n	8007b16 <_strtod_l+0x236>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	9308      	str	r3, [sp, #32]
 8007b52:	2301      	movs	r3, #1
 8007b54:	e780      	b.n	8007a58 <_strtod_l+0x178>
 8007b56:	f04f 0c00 	mov.w	ip, #0
 8007b5a:	1caa      	adds	r2, r5, #2
 8007b5c:	9219      	str	r2, [sp, #100]	; 0x64
 8007b5e:	78aa      	ldrb	r2, [r5, #2]
 8007b60:	e788      	b.n	8007a74 <_strtod_l+0x194>
 8007b62:	f04f 0c01 	mov.w	ip, #1
 8007b66:	e7f8      	b.n	8007b5a <_strtod_l+0x27a>
 8007b68:	08009b50 	.word	0x08009b50
 8007b6c:	7ff00000 	.word	0x7ff00000
 8007b70:	08009b4c 	.word	0x08009b4c
 8007b74:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007b76:	1c51      	adds	r1, r2, #1
 8007b78:	9119      	str	r1, [sp, #100]	; 0x64
 8007b7a:	7852      	ldrb	r2, [r2, #1]
 8007b7c:	2a30      	cmp	r2, #48	; 0x30
 8007b7e:	d0f9      	beq.n	8007b74 <_strtod_l+0x294>
 8007b80:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007b84:	2908      	cmp	r1, #8
 8007b86:	f63f af7a 	bhi.w	8007a7e <_strtod_l+0x19e>
 8007b8a:	3a30      	subs	r2, #48	; 0x30
 8007b8c:	9209      	str	r2, [sp, #36]	; 0x24
 8007b8e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007b90:	920c      	str	r2, [sp, #48]	; 0x30
 8007b92:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007b94:	1c57      	adds	r7, r2, #1
 8007b96:	9719      	str	r7, [sp, #100]	; 0x64
 8007b98:	7852      	ldrb	r2, [r2, #1]
 8007b9a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007b9e:	f1be 0f09 	cmp.w	lr, #9
 8007ba2:	d938      	bls.n	8007c16 <_strtod_l+0x336>
 8007ba4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007ba6:	1a7f      	subs	r7, r7, r1
 8007ba8:	2f08      	cmp	r7, #8
 8007baa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007bae:	dc03      	bgt.n	8007bb8 <_strtod_l+0x2d8>
 8007bb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bb2:	428f      	cmp	r7, r1
 8007bb4:	bfa8      	it	ge
 8007bb6:	460f      	movge	r7, r1
 8007bb8:	f1bc 0f00 	cmp.w	ip, #0
 8007bbc:	d000      	beq.n	8007bc0 <_strtod_l+0x2e0>
 8007bbe:	427f      	negs	r7, r7
 8007bc0:	2e00      	cmp	r6, #0
 8007bc2:	d14f      	bne.n	8007c64 <_strtod_l+0x384>
 8007bc4:	9905      	ldr	r1, [sp, #20]
 8007bc6:	4301      	orrs	r1, r0
 8007bc8:	f47f aec3 	bne.w	8007952 <_strtod_l+0x72>
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f47f aedb 	bne.w	8007988 <_strtod_l+0xa8>
 8007bd2:	2a69      	cmp	r2, #105	; 0x69
 8007bd4:	d029      	beq.n	8007c2a <_strtod_l+0x34a>
 8007bd6:	dc26      	bgt.n	8007c26 <_strtod_l+0x346>
 8007bd8:	2a49      	cmp	r2, #73	; 0x49
 8007bda:	d026      	beq.n	8007c2a <_strtod_l+0x34a>
 8007bdc:	2a4e      	cmp	r2, #78	; 0x4e
 8007bde:	f47f aed3 	bne.w	8007988 <_strtod_l+0xa8>
 8007be2:	499a      	ldr	r1, [pc, #616]	; (8007e4c <_strtod_l+0x56c>)
 8007be4:	a819      	add	r0, sp, #100	; 0x64
 8007be6:	f001 fc0f 	bl	8009408 <__match>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	f43f aecc 	beq.w	8007988 <_strtod_l+0xa8>
 8007bf0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	2b28      	cmp	r3, #40	; 0x28
 8007bf6:	d12f      	bne.n	8007c58 <_strtod_l+0x378>
 8007bf8:	4995      	ldr	r1, [pc, #596]	; (8007e50 <_strtod_l+0x570>)
 8007bfa:	aa1c      	add	r2, sp, #112	; 0x70
 8007bfc:	a819      	add	r0, sp, #100	; 0x64
 8007bfe:	f001 fc17 	bl	8009430 <__hexnan>
 8007c02:	2805      	cmp	r0, #5
 8007c04:	d128      	bne.n	8007c58 <_strtod_l+0x378>
 8007c06:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c08:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007c0c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007c10:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007c14:	e69d      	b.n	8007952 <_strtod_l+0x72>
 8007c16:	210a      	movs	r1, #10
 8007c18:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007c1a:	fb01 2107 	mla	r1, r1, r7, r2
 8007c1e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007c22:	9209      	str	r2, [sp, #36]	; 0x24
 8007c24:	e7b5      	b.n	8007b92 <_strtod_l+0x2b2>
 8007c26:	2a6e      	cmp	r2, #110	; 0x6e
 8007c28:	e7d9      	b.n	8007bde <_strtod_l+0x2fe>
 8007c2a:	498a      	ldr	r1, [pc, #552]	; (8007e54 <_strtod_l+0x574>)
 8007c2c:	a819      	add	r0, sp, #100	; 0x64
 8007c2e:	f001 fbeb 	bl	8009408 <__match>
 8007c32:	2800      	cmp	r0, #0
 8007c34:	f43f aea8 	beq.w	8007988 <_strtod_l+0xa8>
 8007c38:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c3a:	4987      	ldr	r1, [pc, #540]	; (8007e58 <_strtod_l+0x578>)
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	a819      	add	r0, sp, #100	; 0x64
 8007c40:	9319      	str	r3, [sp, #100]	; 0x64
 8007c42:	f001 fbe1 	bl	8009408 <__match>
 8007c46:	b910      	cbnz	r0, 8007c4e <_strtod_l+0x36e>
 8007c48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	9319      	str	r3, [sp, #100]	; 0x64
 8007c4e:	f04f 0800 	mov.w	r8, #0
 8007c52:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8007e5c <_strtod_l+0x57c>
 8007c56:	e67c      	b.n	8007952 <_strtod_l+0x72>
 8007c58:	4881      	ldr	r0, [pc, #516]	; (8007e60 <_strtod_l+0x580>)
 8007c5a:	f001 f8f3 	bl	8008e44 <nan>
 8007c5e:	4680      	mov	r8, r0
 8007c60:	4689      	mov	r9, r1
 8007c62:	e676      	b.n	8007952 <_strtod_l+0x72>
 8007c64:	9b08      	ldr	r3, [sp, #32]
 8007c66:	f1bb 0f00 	cmp.w	fp, #0
 8007c6a:	bf08      	it	eq
 8007c6c:	46b3      	moveq	fp, r6
 8007c6e:	1afb      	subs	r3, r7, r3
 8007c70:	2e10      	cmp	r6, #16
 8007c72:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007c74:	4635      	mov	r5, r6
 8007c76:	9309      	str	r3, [sp, #36]	; 0x24
 8007c78:	bfa8      	it	ge
 8007c7a:	2510      	movge	r5, #16
 8007c7c:	f7f8 fbb2 	bl	80003e4 <__aeabi_ui2d>
 8007c80:	2e09      	cmp	r6, #9
 8007c82:	4680      	mov	r8, r0
 8007c84:	4689      	mov	r9, r1
 8007c86:	dd13      	ble.n	8007cb0 <_strtod_l+0x3d0>
 8007c88:	4b76      	ldr	r3, [pc, #472]	; (8007e64 <_strtod_l+0x584>)
 8007c8a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007c8e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007c92:	f7f8 fc21 	bl	80004d8 <__aeabi_dmul>
 8007c96:	4680      	mov	r8, r0
 8007c98:	4650      	mov	r0, sl
 8007c9a:	4689      	mov	r9, r1
 8007c9c:	f7f8 fba2 	bl	80003e4 <__aeabi_ui2d>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	4649      	mov	r1, r9
 8007ca8:	f7f8 fa60 	bl	800016c <__adddf3>
 8007cac:	4680      	mov	r8, r0
 8007cae:	4689      	mov	r9, r1
 8007cb0:	2e0f      	cmp	r6, #15
 8007cb2:	dc36      	bgt.n	8007d22 <_strtod_l+0x442>
 8007cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f43f ae4b 	beq.w	8007952 <_strtod_l+0x72>
 8007cbc:	dd22      	ble.n	8007d04 <_strtod_l+0x424>
 8007cbe:	2b16      	cmp	r3, #22
 8007cc0:	dc09      	bgt.n	8007cd6 <_strtod_l+0x3f6>
 8007cc2:	4968      	ldr	r1, [pc, #416]	; (8007e64 <_strtod_l+0x584>)
 8007cc4:	4642      	mov	r2, r8
 8007cc6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007cca:	464b      	mov	r3, r9
 8007ccc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cd0:	f7f8 fc02 	bl	80004d8 <__aeabi_dmul>
 8007cd4:	e7c3      	b.n	8007c5e <_strtod_l+0x37e>
 8007cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cd8:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	db20      	blt.n	8007d22 <_strtod_l+0x442>
 8007ce0:	4c60      	ldr	r4, [pc, #384]	; (8007e64 <_strtod_l+0x584>)
 8007ce2:	f1c6 060f 	rsb	r6, r6, #15
 8007ce6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007cea:	4642      	mov	r2, r8
 8007cec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cf0:	464b      	mov	r3, r9
 8007cf2:	f7f8 fbf1 	bl	80004d8 <__aeabi_dmul>
 8007cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf8:	1b9e      	subs	r6, r3, r6
 8007cfa:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007cfe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007d02:	e7e5      	b.n	8007cd0 <_strtod_l+0x3f0>
 8007d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d06:	3316      	adds	r3, #22
 8007d08:	db0b      	blt.n	8007d22 <_strtod_l+0x442>
 8007d0a:	9b08      	ldr	r3, [sp, #32]
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	1bdf      	subs	r7, r3, r7
 8007d10:	4b54      	ldr	r3, [pc, #336]	; (8007e64 <_strtod_l+0x584>)
 8007d12:	4649      	mov	r1, r9
 8007d14:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d1c:	f7f8 fd06 	bl	800072c <__aeabi_ddiv>
 8007d20:	e79d      	b.n	8007c5e <_strtod_l+0x37e>
 8007d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d24:	1b75      	subs	r5, r6, r5
 8007d26:	441d      	add	r5, r3
 8007d28:	2d00      	cmp	r5, #0
 8007d2a:	dd70      	ble.n	8007e0e <_strtod_l+0x52e>
 8007d2c:	f015 030f 	ands.w	r3, r5, #15
 8007d30:	d00a      	beq.n	8007d48 <_strtod_l+0x468>
 8007d32:	494c      	ldr	r1, [pc, #304]	; (8007e64 <_strtod_l+0x584>)
 8007d34:	4642      	mov	r2, r8
 8007d36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d3e:	464b      	mov	r3, r9
 8007d40:	f7f8 fbca 	bl	80004d8 <__aeabi_dmul>
 8007d44:	4680      	mov	r8, r0
 8007d46:	4689      	mov	r9, r1
 8007d48:	f035 050f 	bics.w	r5, r5, #15
 8007d4c:	d04d      	beq.n	8007dea <_strtod_l+0x50a>
 8007d4e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007d52:	dd22      	ble.n	8007d9a <_strtod_l+0x4ba>
 8007d54:	2600      	movs	r6, #0
 8007d56:	46b3      	mov	fp, r6
 8007d58:	960b      	str	r6, [sp, #44]	; 0x2c
 8007d5a:	9608      	str	r6, [sp, #32]
 8007d5c:	2322      	movs	r3, #34	; 0x22
 8007d5e:	f04f 0800 	mov.w	r8, #0
 8007d62:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8007e5c <_strtod_l+0x57c>
 8007d66:	6023      	str	r3, [r4, #0]
 8007d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f43f adf1 	beq.w	8007952 <_strtod_l+0x72>
 8007d70:	4620      	mov	r0, r4
 8007d72:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d74:	f7ff f934 	bl	8006fe0 <_Bfree>
 8007d78:	4620      	mov	r0, r4
 8007d7a:	9908      	ldr	r1, [sp, #32]
 8007d7c:	f7ff f930 	bl	8006fe0 <_Bfree>
 8007d80:	4659      	mov	r1, fp
 8007d82:	4620      	mov	r0, r4
 8007d84:	f7ff f92c 	bl	8006fe0 <_Bfree>
 8007d88:	4620      	mov	r0, r4
 8007d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d8c:	f7ff f928 	bl	8006fe0 <_Bfree>
 8007d90:	4631      	mov	r1, r6
 8007d92:	4620      	mov	r0, r4
 8007d94:	f7ff f924 	bl	8006fe0 <_Bfree>
 8007d98:	e5db      	b.n	8007952 <_strtod_l+0x72>
 8007d9a:	4b33      	ldr	r3, [pc, #204]	; (8007e68 <_strtod_l+0x588>)
 8007d9c:	4640      	mov	r0, r8
 8007d9e:	9305      	str	r3, [sp, #20]
 8007da0:	2300      	movs	r3, #0
 8007da2:	4649      	mov	r1, r9
 8007da4:	469a      	mov	sl, r3
 8007da6:	112d      	asrs	r5, r5, #4
 8007da8:	2d01      	cmp	r5, #1
 8007daa:	dc21      	bgt.n	8007df0 <_strtod_l+0x510>
 8007dac:	b10b      	cbz	r3, 8007db2 <_strtod_l+0x4d2>
 8007dae:	4680      	mov	r8, r0
 8007db0:	4689      	mov	r9, r1
 8007db2:	492d      	ldr	r1, [pc, #180]	; (8007e68 <_strtod_l+0x588>)
 8007db4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007db8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007dbc:	4642      	mov	r2, r8
 8007dbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dc2:	464b      	mov	r3, r9
 8007dc4:	f7f8 fb88 	bl	80004d8 <__aeabi_dmul>
 8007dc8:	4b24      	ldr	r3, [pc, #144]	; (8007e5c <_strtod_l+0x57c>)
 8007dca:	460a      	mov	r2, r1
 8007dcc:	400b      	ands	r3, r1
 8007dce:	4927      	ldr	r1, [pc, #156]	; (8007e6c <_strtod_l+0x58c>)
 8007dd0:	4680      	mov	r8, r0
 8007dd2:	428b      	cmp	r3, r1
 8007dd4:	d8be      	bhi.n	8007d54 <_strtod_l+0x474>
 8007dd6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007dda:	428b      	cmp	r3, r1
 8007ddc:	bf86      	itte	hi
 8007dde:	f04f 38ff 	movhi.w	r8, #4294967295
 8007de2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8007e70 <_strtod_l+0x590>
 8007de6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007dea:	2300      	movs	r3, #0
 8007dec:	9305      	str	r3, [sp, #20]
 8007dee:	e07b      	b.n	8007ee8 <_strtod_l+0x608>
 8007df0:	07ea      	lsls	r2, r5, #31
 8007df2:	d505      	bpl.n	8007e00 <_strtod_l+0x520>
 8007df4:	9b05      	ldr	r3, [sp, #20]
 8007df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfa:	f7f8 fb6d 	bl	80004d8 <__aeabi_dmul>
 8007dfe:	2301      	movs	r3, #1
 8007e00:	9a05      	ldr	r2, [sp, #20]
 8007e02:	f10a 0a01 	add.w	sl, sl, #1
 8007e06:	3208      	adds	r2, #8
 8007e08:	106d      	asrs	r5, r5, #1
 8007e0a:	9205      	str	r2, [sp, #20]
 8007e0c:	e7cc      	b.n	8007da8 <_strtod_l+0x4c8>
 8007e0e:	d0ec      	beq.n	8007dea <_strtod_l+0x50a>
 8007e10:	426d      	negs	r5, r5
 8007e12:	f015 020f 	ands.w	r2, r5, #15
 8007e16:	d00a      	beq.n	8007e2e <_strtod_l+0x54e>
 8007e18:	4b12      	ldr	r3, [pc, #72]	; (8007e64 <_strtod_l+0x584>)
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e20:	4649      	mov	r1, r9
 8007e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e26:	f7f8 fc81 	bl	800072c <__aeabi_ddiv>
 8007e2a:	4680      	mov	r8, r0
 8007e2c:	4689      	mov	r9, r1
 8007e2e:	112d      	asrs	r5, r5, #4
 8007e30:	d0db      	beq.n	8007dea <_strtod_l+0x50a>
 8007e32:	2d1f      	cmp	r5, #31
 8007e34:	dd1e      	ble.n	8007e74 <_strtod_l+0x594>
 8007e36:	2600      	movs	r6, #0
 8007e38:	46b3      	mov	fp, r6
 8007e3a:	960b      	str	r6, [sp, #44]	; 0x2c
 8007e3c:	9608      	str	r6, [sp, #32]
 8007e3e:	2322      	movs	r3, #34	; 0x22
 8007e40:	f04f 0800 	mov.w	r8, #0
 8007e44:	f04f 0900 	mov.w	r9, #0
 8007e48:	6023      	str	r3, [r4, #0]
 8007e4a:	e78d      	b.n	8007d68 <_strtod_l+0x488>
 8007e4c:	08009937 	.word	0x08009937
 8007e50:	08009b64 	.word	0x08009b64
 8007e54:	0800992f 	.word	0x0800992f
 8007e58:	08009966 	.word	0x08009966
 8007e5c:	7ff00000 	.word	0x7ff00000
 8007e60:	08009cf5 	.word	0x08009cf5
 8007e64:	08009a78 	.word	0x08009a78
 8007e68:	08009a50 	.word	0x08009a50
 8007e6c:	7ca00000 	.word	0x7ca00000
 8007e70:	7fefffff 	.word	0x7fefffff
 8007e74:	f015 0310 	ands.w	r3, r5, #16
 8007e78:	bf18      	it	ne
 8007e7a:	236a      	movne	r3, #106	; 0x6a
 8007e7c:	4640      	mov	r0, r8
 8007e7e:	9305      	str	r3, [sp, #20]
 8007e80:	4649      	mov	r1, r9
 8007e82:	2300      	movs	r3, #0
 8007e84:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8008150 <_strtod_l+0x870>
 8007e88:	07ea      	lsls	r2, r5, #31
 8007e8a:	d504      	bpl.n	8007e96 <_strtod_l+0x5b6>
 8007e8c:	e9da 2300 	ldrd	r2, r3, [sl]
 8007e90:	f7f8 fb22 	bl	80004d8 <__aeabi_dmul>
 8007e94:	2301      	movs	r3, #1
 8007e96:	106d      	asrs	r5, r5, #1
 8007e98:	f10a 0a08 	add.w	sl, sl, #8
 8007e9c:	d1f4      	bne.n	8007e88 <_strtod_l+0x5a8>
 8007e9e:	b10b      	cbz	r3, 8007ea4 <_strtod_l+0x5c4>
 8007ea0:	4680      	mov	r8, r0
 8007ea2:	4689      	mov	r9, r1
 8007ea4:	9b05      	ldr	r3, [sp, #20]
 8007ea6:	b1bb      	cbz	r3, 8007ed8 <_strtod_l+0x5f8>
 8007ea8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007eac:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	4649      	mov	r1, r9
 8007eb4:	dd10      	ble.n	8007ed8 <_strtod_l+0x5f8>
 8007eb6:	2b1f      	cmp	r3, #31
 8007eb8:	f340 8128 	ble.w	800810c <_strtod_l+0x82c>
 8007ebc:	2b34      	cmp	r3, #52	; 0x34
 8007ebe:	bfd8      	it	le
 8007ec0:	f04f 33ff 	movle.w	r3, #4294967295
 8007ec4:	f04f 0800 	mov.w	r8, #0
 8007ec8:	bfcf      	iteee	gt
 8007eca:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007ece:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007ed2:	4093      	lslle	r3, r2
 8007ed4:	ea03 0901 	andle.w	r9, r3, r1
 8007ed8:	2200      	movs	r2, #0
 8007eda:	2300      	movs	r3, #0
 8007edc:	4640      	mov	r0, r8
 8007ede:	4649      	mov	r1, r9
 8007ee0:	f7f8 fd62 	bl	80009a8 <__aeabi_dcmpeq>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d1a6      	bne.n	8007e36 <_strtod_l+0x556>
 8007ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eea:	465a      	mov	r2, fp
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	4620      	mov	r0, r4
 8007ef0:	4633      	mov	r3, r6
 8007ef2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ef4:	f7ff f8dc 	bl	80070b0 <__s2b>
 8007ef8:	900b      	str	r0, [sp, #44]	; 0x2c
 8007efa:	2800      	cmp	r0, #0
 8007efc:	f43f af2a 	beq.w	8007d54 <_strtod_l+0x474>
 8007f00:	2600      	movs	r6, #0
 8007f02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f04:	9b08      	ldr	r3, [sp, #32]
 8007f06:	2a00      	cmp	r2, #0
 8007f08:	eba3 0307 	sub.w	r3, r3, r7
 8007f0c:	bfa8      	it	ge
 8007f0e:	2300      	movge	r3, #0
 8007f10:	46b3      	mov	fp, r6
 8007f12:	9312      	str	r3, [sp, #72]	; 0x48
 8007f14:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007f18:	9316      	str	r3, [sp, #88]	; 0x58
 8007f1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	6859      	ldr	r1, [r3, #4]
 8007f20:	f7ff f81e 	bl	8006f60 <_Balloc>
 8007f24:	9008      	str	r0, [sp, #32]
 8007f26:	2800      	cmp	r0, #0
 8007f28:	f43f af18 	beq.w	8007d5c <_strtod_l+0x47c>
 8007f2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f2e:	300c      	adds	r0, #12
 8007f30:	691a      	ldr	r2, [r3, #16]
 8007f32:	f103 010c 	add.w	r1, r3, #12
 8007f36:	3202      	adds	r2, #2
 8007f38:	0092      	lsls	r2, r2, #2
 8007f3a:	f7fe f894 	bl	8006066 <memcpy>
 8007f3e:	ab1c      	add	r3, sp, #112	; 0x70
 8007f40:	9301      	str	r3, [sp, #4]
 8007f42:	ab1b      	add	r3, sp, #108	; 0x6c
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	4642      	mov	r2, r8
 8007f48:	464b      	mov	r3, r9
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007f50:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007f54:	f7ff fbd8 	bl	8007708 <__d2b>
 8007f58:	901a      	str	r0, [sp, #104]	; 0x68
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	f43f aefe 	beq.w	8007d5c <_strtod_l+0x47c>
 8007f60:	2101      	movs	r1, #1
 8007f62:	4620      	mov	r0, r4
 8007f64:	f7ff f93c 	bl	80071e0 <__i2b>
 8007f68:	4683      	mov	fp, r0
 8007f6a:	2800      	cmp	r0, #0
 8007f6c:	f43f aef6 	beq.w	8007d5c <_strtod_l+0x47c>
 8007f70:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8007f72:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007f74:	2f00      	cmp	r7, #0
 8007f76:	bfab      	itete	ge
 8007f78:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8007f7a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007f7c:	eb07 0a03 	addge.w	sl, r7, r3
 8007f80:	1bdd      	sublt	r5, r3, r7
 8007f82:	9b05      	ldr	r3, [sp, #20]
 8007f84:	bfa8      	it	ge
 8007f86:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007f88:	eba7 0703 	sub.w	r7, r7, r3
 8007f8c:	4417      	add	r7, r2
 8007f8e:	4b71      	ldr	r3, [pc, #452]	; (8008154 <_strtod_l+0x874>)
 8007f90:	f107 37ff 	add.w	r7, r7, #4294967295
 8007f94:	bfb8      	it	lt
 8007f96:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8007f9a:	429f      	cmp	r7, r3
 8007f9c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007fa0:	f280 80c7 	bge.w	8008132 <_strtod_l+0x852>
 8007fa4:	1bdb      	subs	r3, r3, r7
 8007fa6:	2b1f      	cmp	r3, #31
 8007fa8:	f04f 0101 	mov.w	r1, #1
 8007fac:	eba2 0203 	sub.w	r2, r2, r3
 8007fb0:	f300 80b3 	bgt.w	800811a <_strtod_l+0x83a>
 8007fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8007fb8:	9313      	str	r3, [sp, #76]	; 0x4c
 8007fba:	2300      	movs	r3, #0
 8007fbc:	9310      	str	r3, [sp, #64]	; 0x40
 8007fbe:	eb0a 0702 	add.w	r7, sl, r2
 8007fc2:	9b05      	ldr	r3, [sp, #20]
 8007fc4:	45ba      	cmp	sl, r7
 8007fc6:	4415      	add	r5, r2
 8007fc8:	441d      	add	r5, r3
 8007fca:	4653      	mov	r3, sl
 8007fcc:	bfa8      	it	ge
 8007fce:	463b      	movge	r3, r7
 8007fd0:	42ab      	cmp	r3, r5
 8007fd2:	bfa8      	it	ge
 8007fd4:	462b      	movge	r3, r5
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bfc2      	ittt	gt
 8007fda:	1aff      	subgt	r7, r7, r3
 8007fdc:	1aed      	subgt	r5, r5, r3
 8007fde:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007fe2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	dd17      	ble.n	8008018 <_strtod_l+0x738>
 8007fe8:	4659      	mov	r1, fp
 8007fea:	461a      	mov	r2, r3
 8007fec:	4620      	mov	r0, r4
 8007fee:	f7ff f9b5 	bl	800735c <__pow5mult>
 8007ff2:	4683      	mov	fp, r0
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	f43f aeb1 	beq.w	8007d5c <_strtod_l+0x47c>
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007ffe:	4620      	mov	r0, r4
 8008000:	f7ff f904 	bl	800720c <__multiply>
 8008004:	900a      	str	r0, [sp, #40]	; 0x28
 8008006:	2800      	cmp	r0, #0
 8008008:	f43f aea8 	beq.w	8007d5c <_strtod_l+0x47c>
 800800c:	4620      	mov	r0, r4
 800800e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008010:	f7fe ffe6 	bl	8006fe0 <_Bfree>
 8008014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008016:	931a      	str	r3, [sp, #104]	; 0x68
 8008018:	2f00      	cmp	r7, #0
 800801a:	f300 808f 	bgt.w	800813c <_strtod_l+0x85c>
 800801e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008020:	2b00      	cmp	r3, #0
 8008022:	dd08      	ble.n	8008036 <_strtod_l+0x756>
 8008024:	4620      	mov	r0, r4
 8008026:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008028:	9908      	ldr	r1, [sp, #32]
 800802a:	f7ff f997 	bl	800735c <__pow5mult>
 800802e:	9008      	str	r0, [sp, #32]
 8008030:	2800      	cmp	r0, #0
 8008032:	f43f ae93 	beq.w	8007d5c <_strtod_l+0x47c>
 8008036:	2d00      	cmp	r5, #0
 8008038:	dd08      	ble.n	800804c <_strtod_l+0x76c>
 800803a:	462a      	mov	r2, r5
 800803c:	4620      	mov	r0, r4
 800803e:	9908      	ldr	r1, [sp, #32]
 8008040:	f7ff f9e6 	bl	8007410 <__lshift>
 8008044:	9008      	str	r0, [sp, #32]
 8008046:	2800      	cmp	r0, #0
 8008048:	f43f ae88 	beq.w	8007d5c <_strtod_l+0x47c>
 800804c:	f1ba 0f00 	cmp.w	sl, #0
 8008050:	dd08      	ble.n	8008064 <_strtod_l+0x784>
 8008052:	4659      	mov	r1, fp
 8008054:	4652      	mov	r2, sl
 8008056:	4620      	mov	r0, r4
 8008058:	f7ff f9da 	bl	8007410 <__lshift>
 800805c:	4683      	mov	fp, r0
 800805e:	2800      	cmp	r0, #0
 8008060:	f43f ae7c 	beq.w	8007d5c <_strtod_l+0x47c>
 8008064:	4620      	mov	r0, r4
 8008066:	9a08      	ldr	r2, [sp, #32]
 8008068:	991a      	ldr	r1, [sp, #104]	; 0x68
 800806a:	f7ff fa59 	bl	8007520 <__mdiff>
 800806e:	4606      	mov	r6, r0
 8008070:	2800      	cmp	r0, #0
 8008072:	f43f ae73 	beq.w	8007d5c <_strtod_l+0x47c>
 8008076:	2500      	movs	r5, #0
 8008078:	68c3      	ldr	r3, [r0, #12]
 800807a:	4659      	mov	r1, fp
 800807c:	60c5      	str	r5, [r0, #12]
 800807e:	930a      	str	r3, [sp, #40]	; 0x28
 8008080:	f7ff fa32 	bl	80074e8 <__mcmp>
 8008084:	42a8      	cmp	r0, r5
 8008086:	da6b      	bge.n	8008160 <_strtod_l+0x880>
 8008088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800808a:	ea53 0308 	orrs.w	r3, r3, r8
 800808e:	f040 808f 	bne.w	80081b0 <_strtod_l+0x8d0>
 8008092:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008096:	2b00      	cmp	r3, #0
 8008098:	f040 808a 	bne.w	80081b0 <_strtod_l+0x8d0>
 800809c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80080a0:	0d1b      	lsrs	r3, r3, #20
 80080a2:	051b      	lsls	r3, r3, #20
 80080a4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80080a8:	f240 8082 	bls.w	80081b0 <_strtod_l+0x8d0>
 80080ac:	6973      	ldr	r3, [r6, #20]
 80080ae:	b913      	cbnz	r3, 80080b6 <_strtod_l+0x7d6>
 80080b0:	6933      	ldr	r3, [r6, #16]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	dd7c      	ble.n	80081b0 <_strtod_l+0x8d0>
 80080b6:	4631      	mov	r1, r6
 80080b8:	2201      	movs	r2, #1
 80080ba:	4620      	mov	r0, r4
 80080bc:	f7ff f9a8 	bl	8007410 <__lshift>
 80080c0:	4659      	mov	r1, fp
 80080c2:	4606      	mov	r6, r0
 80080c4:	f7ff fa10 	bl	80074e8 <__mcmp>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	dd71      	ble.n	80081b0 <_strtod_l+0x8d0>
 80080cc:	9905      	ldr	r1, [sp, #20]
 80080ce:	464b      	mov	r3, r9
 80080d0:	4a21      	ldr	r2, [pc, #132]	; (8008158 <_strtod_l+0x878>)
 80080d2:	2900      	cmp	r1, #0
 80080d4:	f000 808d 	beq.w	80081f2 <_strtod_l+0x912>
 80080d8:	ea02 0109 	and.w	r1, r2, r9
 80080dc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80080e0:	f300 8087 	bgt.w	80081f2 <_strtod_l+0x912>
 80080e4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80080e8:	f77f aea9 	ble.w	8007e3e <_strtod_l+0x55e>
 80080ec:	4640      	mov	r0, r8
 80080ee:	4649      	mov	r1, r9
 80080f0:	4b1a      	ldr	r3, [pc, #104]	; (800815c <_strtod_l+0x87c>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	f7f8 f9f0 	bl	80004d8 <__aeabi_dmul>
 80080f8:	4b17      	ldr	r3, [pc, #92]	; (8008158 <_strtod_l+0x878>)
 80080fa:	4680      	mov	r8, r0
 80080fc:	400b      	ands	r3, r1
 80080fe:	4689      	mov	r9, r1
 8008100:	2b00      	cmp	r3, #0
 8008102:	f47f ae35 	bne.w	8007d70 <_strtod_l+0x490>
 8008106:	2322      	movs	r3, #34	; 0x22
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	e631      	b.n	8007d70 <_strtod_l+0x490>
 800810c:	f04f 32ff 	mov.w	r2, #4294967295
 8008110:	fa02 f303 	lsl.w	r3, r2, r3
 8008114:	ea03 0808 	and.w	r8, r3, r8
 8008118:	e6de      	b.n	8007ed8 <_strtod_l+0x5f8>
 800811a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800811e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8008122:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8008126:	37e2      	adds	r7, #226	; 0xe2
 8008128:	fa01 f307 	lsl.w	r3, r1, r7
 800812c:	9310      	str	r3, [sp, #64]	; 0x40
 800812e:	9113      	str	r1, [sp, #76]	; 0x4c
 8008130:	e745      	b.n	8007fbe <_strtod_l+0x6de>
 8008132:	2300      	movs	r3, #0
 8008134:	9310      	str	r3, [sp, #64]	; 0x40
 8008136:	2301      	movs	r3, #1
 8008138:	9313      	str	r3, [sp, #76]	; 0x4c
 800813a:	e740      	b.n	8007fbe <_strtod_l+0x6de>
 800813c:	463a      	mov	r2, r7
 800813e:	4620      	mov	r0, r4
 8008140:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008142:	f7ff f965 	bl	8007410 <__lshift>
 8008146:	901a      	str	r0, [sp, #104]	; 0x68
 8008148:	2800      	cmp	r0, #0
 800814a:	f47f af68 	bne.w	800801e <_strtod_l+0x73e>
 800814e:	e605      	b.n	8007d5c <_strtod_l+0x47c>
 8008150:	08009b78 	.word	0x08009b78
 8008154:	fffffc02 	.word	0xfffffc02
 8008158:	7ff00000 	.word	0x7ff00000
 800815c:	39500000 	.word	0x39500000
 8008160:	46ca      	mov	sl, r9
 8008162:	d165      	bne.n	8008230 <_strtod_l+0x950>
 8008164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008166:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800816a:	b352      	cbz	r2, 80081c2 <_strtod_l+0x8e2>
 800816c:	4a9e      	ldr	r2, [pc, #632]	; (80083e8 <_strtod_l+0xb08>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d12a      	bne.n	80081c8 <_strtod_l+0x8e8>
 8008172:	9b05      	ldr	r3, [sp, #20]
 8008174:	4641      	mov	r1, r8
 8008176:	b1fb      	cbz	r3, 80081b8 <_strtod_l+0x8d8>
 8008178:	4b9c      	ldr	r3, [pc, #624]	; (80083ec <_strtod_l+0xb0c>)
 800817a:	f04f 32ff 	mov.w	r2, #4294967295
 800817e:	ea09 0303 	and.w	r3, r9, r3
 8008182:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008186:	d81a      	bhi.n	80081be <_strtod_l+0x8de>
 8008188:	0d1b      	lsrs	r3, r3, #20
 800818a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800818e:	fa02 f303 	lsl.w	r3, r2, r3
 8008192:	4299      	cmp	r1, r3
 8008194:	d118      	bne.n	80081c8 <_strtod_l+0x8e8>
 8008196:	4b96      	ldr	r3, [pc, #600]	; (80083f0 <_strtod_l+0xb10>)
 8008198:	459a      	cmp	sl, r3
 800819a:	d102      	bne.n	80081a2 <_strtod_l+0x8c2>
 800819c:	3101      	adds	r1, #1
 800819e:	f43f addd 	beq.w	8007d5c <_strtod_l+0x47c>
 80081a2:	f04f 0800 	mov.w	r8, #0
 80081a6:	4b91      	ldr	r3, [pc, #580]	; (80083ec <_strtod_l+0xb0c>)
 80081a8:	ea0a 0303 	and.w	r3, sl, r3
 80081ac:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80081b0:	9b05      	ldr	r3, [sp, #20]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d19a      	bne.n	80080ec <_strtod_l+0x80c>
 80081b6:	e5db      	b.n	8007d70 <_strtod_l+0x490>
 80081b8:	f04f 33ff 	mov.w	r3, #4294967295
 80081bc:	e7e9      	b.n	8008192 <_strtod_l+0x8b2>
 80081be:	4613      	mov	r3, r2
 80081c0:	e7e7      	b.n	8008192 <_strtod_l+0x8b2>
 80081c2:	ea53 0308 	orrs.w	r3, r3, r8
 80081c6:	d081      	beq.n	80080cc <_strtod_l+0x7ec>
 80081c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80081ca:	b1e3      	cbz	r3, 8008206 <_strtod_l+0x926>
 80081cc:	ea13 0f0a 	tst.w	r3, sl
 80081d0:	d0ee      	beq.n	80081b0 <_strtod_l+0x8d0>
 80081d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d4:	4640      	mov	r0, r8
 80081d6:	4649      	mov	r1, r9
 80081d8:	9a05      	ldr	r2, [sp, #20]
 80081da:	b1c3      	cbz	r3, 800820e <_strtod_l+0x92e>
 80081dc:	f7ff fb5c 	bl	8007898 <sulp>
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80081e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80081e8:	f7f7 ffc0 	bl	800016c <__adddf3>
 80081ec:	4680      	mov	r8, r0
 80081ee:	4689      	mov	r9, r1
 80081f0:	e7de      	b.n	80081b0 <_strtod_l+0x8d0>
 80081f2:	4013      	ands	r3, r2
 80081f4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80081f8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80081fc:	f04f 38ff 	mov.w	r8, #4294967295
 8008200:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008204:	e7d4      	b.n	80081b0 <_strtod_l+0x8d0>
 8008206:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008208:	ea13 0f08 	tst.w	r3, r8
 800820c:	e7e0      	b.n	80081d0 <_strtod_l+0x8f0>
 800820e:	f7ff fb43 	bl	8007898 <sulp>
 8008212:	4602      	mov	r2, r0
 8008214:	460b      	mov	r3, r1
 8008216:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008218:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800821a:	f7f7 ffa5 	bl	8000168 <__aeabi_dsub>
 800821e:	2200      	movs	r2, #0
 8008220:	2300      	movs	r3, #0
 8008222:	4680      	mov	r8, r0
 8008224:	4689      	mov	r9, r1
 8008226:	f7f8 fbbf 	bl	80009a8 <__aeabi_dcmpeq>
 800822a:	2800      	cmp	r0, #0
 800822c:	d0c0      	beq.n	80081b0 <_strtod_l+0x8d0>
 800822e:	e606      	b.n	8007e3e <_strtod_l+0x55e>
 8008230:	4659      	mov	r1, fp
 8008232:	4630      	mov	r0, r6
 8008234:	f7ff fabe 	bl	80077b4 <__ratio>
 8008238:	4602      	mov	r2, r0
 800823a:	460b      	mov	r3, r1
 800823c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008240:	2200      	movs	r2, #0
 8008242:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008246:	f7f8 fbc3 	bl	80009d0 <__aeabi_dcmple>
 800824a:	2800      	cmp	r0, #0
 800824c:	d06f      	beq.n	800832e <_strtod_l+0xa4e>
 800824e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008250:	2b00      	cmp	r3, #0
 8008252:	d17c      	bne.n	800834e <_strtod_l+0xa6e>
 8008254:	f1b8 0f00 	cmp.w	r8, #0
 8008258:	d159      	bne.n	800830e <_strtod_l+0xa2e>
 800825a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800825e:	2b00      	cmp	r3, #0
 8008260:	d17b      	bne.n	800835a <_strtod_l+0xa7a>
 8008262:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008266:	2200      	movs	r2, #0
 8008268:	4b62      	ldr	r3, [pc, #392]	; (80083f4 <_strtod_l+0xb14>)
 800826a:	f7f8 fba7 	bl	80009bc <__aeabi_dcmplt>
 800826e:	2800      	cmp	r0, #0
 8008270:	d15a      	bne.n	8008328 <_strtod_l+0xa48>
 8008272:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008276:	2200      	movs	r2, #0
 8008278:	4b5f      	ldr	r3, [pc, #380]	; (80083f8 <_strtod_l+0xb18>)
 800827a:	f7f8 f92d 	bl	80004d8 <__aeabi_dmul>
 800827e:	4605      	mov	r5, r0
 8008280:	460f      	mov	r7, r1
 8008282:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008286:	9506      	str	r5, [sp, #24]
 8008288:	9307      	str	r3, [sp, #28]
 800828a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800828e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008292:	4b56      	ldr	r3, [pc, #344]	; (80083ec <_strtod_l+0xb0c>)
 8008294:	4a55      	ldr	r2, [pc, #340]	; (80083ec <_strtod_l+0xb0c>)
 8008296:	ea0a 0303 	and.w	r3, sl, r3
 800829a:	9313      	str	r3, [sp, #76]	; 0x4c
 800829c:	4b57      	ldr	r3, [pc, #348]	; (80083fc <_strtod_l+0xb1c>)
 800829e:	ea0a 0202 	and.w	r2, sl, r2
 80082a2:	429a      	cmp	r2, r3
 80082a4:	f040 80b0 	bne.w	8008408 <_strtod_l+0xb28>
 80082a8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80082ac:	4640      	mov	r0, r8
 80082ae:	4649      	mov	r1, r9
 80082b0:	f7ff f9c2 	bl	8007638 <__ulp>
 80082b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082b8:	f7f8 f90e 	bl	80004d8 <__aeabi_dmul>
 80082bc:	4642      	mov	r2, r8
 80082be:	464b      	mov	r3, r9
 80082c0:	f7f7 ff54 	bl	800016c <__adddf3>
 80082c4:	f8df a124 	ldr.w	sl, [pc, #292]	; 80083ec <_strtod_l+0xb0c>
 80082c8:	4a4d      	ldr	r2, [pc, #308]	; (8008400 <_strtod_l+0xb20>)
 80082ca:	ea01 0a0a 	and.w	sl, r1, sl
 80082ce:	4592      	cmp	sl, r2
 80082d0:	4680      	mov	r8, r0
 80082d2:	d948      	bls.n	8008366 <_strtod_l+0xa86>
 80082d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082d6:	4b46      	ldr	r3, [pc, #280]	; (80083f0 <_strtod_l+0xb10>)
 80082d8:	429a      	cmp	r2, r3
 80082da:	d103      	bne.n	80082e4 <_strtod_l+0xa04>
 80082dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082de:	3301      	adds	r3, #1
 80082e0:	f43f ad3c 	beq.w	8007d5c <_strtod_l+0x47c>
 80082e4:	f04f 38ff 	mov.w	r8, #4294967295
 80082e8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80083f0 <_strtod_l+0xb10>
 80082ec:	4620      	mov	r0, r4
 80082ee:	991a      	ldr	r1, [sp, #104]	; 0x68
 80082f0:	f7fe fe76 	bl	8006fe0 <_Bfree>
 80082f4:	4620      	mov	r0, r4
 80082f6:	9908      	ldr	r1, [sp, #32]
 80082f8:	f7fe fe72 	bl	8006fe0 <_Bfree>
 80082fc:	4659      	mov	r1, fp
 80082fe:	4620      	mov	r0, r4
 8008300:	f7fe fe6e 	bl	8006fe0 <_Bfree>
 8008304:	4631      	mov	r1, r6
 8008306:	4620      	mov	r0, r4
 8008308:	f7fe fe6a 	bl	8006fe0 <_Bfree>
 800830c:	e605      	b.n	8007f1a <_strtod_l+0x63a>
 800830e:	f1b8 0f01 	cmp.w	r8, #1
 8008312:	d103      	bne.n	800831c <_strtod_l+0xa3c>
 8008314:	f1b9 0f00 	cmp.w	r9, #0
 8008318:	f43f ad91 	beq.w	8007e3e <_strtod_l+0x55e>
 800831c:	2200      	movs	r2, #0
 800831e:	4b39      	ldr	r3, [pc, #228]	; (8008404 <_strtod_l+0xb24>)
 8008320:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008322:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008326:	e016      	b.n	8008356 <_strtod_l+0xa76>
 8008328:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800832a:	4f33      	ldr	r7, [pc, #204]	; (80083f8 <_strtod_l+0xb18>)
 800832c:	e7a9      	b.n	8008282 <_strtod_l+0x9a2>
 800832e:	4b32      	ldr	r3, [pc, #200]	; (80083f8 <_strtod_l+0xb18>)
 8008330:	2200      	movs	r2, #0
 8008332:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008336:	f7f8 f8cf 	bl	80004d8 <__aeabi_dmul>
 800833a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800833c:	4605      	mov	r5, r0
 800833e:	460f      	mov	r7, r1
 8008340:	2b00      	cmp	r3, #0
 8008342:	d09e      	beq.n	8008282 <_strtod_l+0x9a2>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800834c:	e79d      	b.n	800828a <_strtod_l+0x9aa>
 800834e:	2200      	movs	r2, #0
 8008350:	4b28      	ldr	r3, [pc, #160]	; (80083f4 <_strtod_l+0xb14>)
 8008352:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008356:	4f27      	ldr	r7, [pc, #156]	; (80083f4 <_strtod_l+0xb14>)
 8008358:	e797      	b.n	800828a <_strtod_l+0x9aa>
 800835a:	2200      	movs	r2, #0
 800835c:	4b29      	ldr	r3, [pc, #164]	; (8008404 <_strtod_l+0xb24>)
 800835e:	4645      	mov	r5, r8
 8008360:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008364:	e7f7      	b.n	8008356 <_strtod_l+0xa76>
 8008366:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800836a:	9b05      	ldr	r3, [sp, #20]
 800836c:	46ca      	mov	sl, r9
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1bc      	bne.n	80082ec <_strtod_l+0xa0c>
 8008372:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008376:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008378:	0d1b      	lsrs	r3, r3, #20
 800837a:	051b      	lsls	r3, r3, #20
 800837c:	429a      	cmp	r2, r3
 800837e:	d1b5      	bne.n	80082ec <_strtod_l+0xa0c>
 8008380:	4628      	mov	r0, r5
 8008382:	4639      	mov	r1, r7
 8008384:	f7f8 fbf0 	bl	8000b68 <__aeabi_d2lz>
 8008388:	f7f8 f878 	bl	800047c <__aeabi_l2d>
 800838c:	4602      	mov	r2, r0
 800838e:	460b      	mov	r3, r1
 8008390:	4628      	mov	r0, r5
 8008392:	4639      	mov	r1, r7
 8008394:	f7f7 fee8 	bl	8000168 <__aeabi_dsub>
 8008398:	460b      	mov	r3, r1
 800839a:	4602      	mov	r2, r0
 800839c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 80083a0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80083a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083a6:	ea4a 0a08 	orr.w	sl, sl, r8
 80083aa:	ea5a 0a03 	orrs.w	sl, sl, r3
 80083ae:	d06c      	beq.n	800848a <_strtod_l+0xbaa>
 80083b0:	a309      	add	r3, pc, #36	; (adr r3, 80083d8 <_strtod_l+0xaf8>)
 80083b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b6:	f7f8 fb01 	bl	80009bc <__aeabi_dcmplt>
 80083ba:	2800      	cmp	r0, #0
 80083bc:	f47f acd8 	bne.w	8007d70 <_strtod_l+0x490>
 80083c0:	a307      	add	r3, pc, #28	; (adr r3, 80083e0 <_strtod_l+0xb00>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083ca:	f7f8 fb15 	bl	80009f8 <__aeabi_dcmpgt>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d08c      	beq.n	80082ec <_strtod_l+0xa0c>
 80083d2:	e4cd      	b.n	8007d70 <_strtod_l+0x490>
 80083d4:	f3af 8000 	nop.w
 80083d8:	94a03595 	.word	0x94a03595
 80083dc:	3fdfffff 	.word	0x3fdfffff
 80083e0:	35afe535 	.word	0x35afe535
 80083e4:	3fe00000 	.word	0x3fe00000
 80083e8:	000fffff 	.word	0x000fffff
 80083ec:	7ff00000 	.word	0x7ff00000
 80083f0:	7fefffff 	.word	0x7fefffff
 80083f4:	3ff00000 	.word	0x3ff00000
 80083f8:	3fe00000 	.word	0x3fe00000
 80083fc:	7fe00000 	.word	0x7fe00000
 8008400:	7c9fffff 	.word	0x7c9fffff
 8008404:	bff00000 	.word	0xbff00000
 8008408:	9b05      	ldr	r3, [sp, #20]
 800840a:	b333      	cbz	r3, 800845a <_strtod_l+0xb7a>
 800840c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800840e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008412:	d822      	bhi.n	800845a <_strtod_l+0xb7a>
 8008414:	a328      	add	r3, pc, #160	; (adr r3, 80084b8 <_strtod_l+0xbd8>)
 8008416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841a:	4628      	mov	r0, r5
 800841c:	4639      	mov	r1, r7
 800841e:	f7f8 fad7 	bl	80009d0 <__aeabi_dcmple>
 8008422:	b1a0      	cbz	r0, 800844e <_strtod_l+0xb6e>
 8008424:	4639      	mov	r1, r7
 8008426:	4628      	mov	r0, r5
 8008428:	f7f8 fb2e 	bl	8000a88 <__aeabi_d2uiz>
 800842c:	2801      	cmp	r0, #1
 800842e:	bf38      	it	cc
 8008430:	2001      	movcc	r0, #1
 8008432:	f7f7 ffd7 	bl	80003e4 <__aeabi_ui2d>
 8008436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008438:	4605      	mov	r5, r0
 800843a:	460f      	mov	r7, r1
 800843c:	bb03      	cbnz	r3, 8008480 <_strtod_l+0xba0>
 800843e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008442:	9014      	str	r0, [sp, #80]	; 0x50
 8008444:	9315      	str	r3, [sp, #84]	; 0x54
 8008446:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800844a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800844e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008450:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008452:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008456:	1a9b      	subs	r3, r3, r2
 8008458:	9311      	str	r3, [sp, #68]	; 0x44
 800845a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800845c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800845e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8008462:	f7ff f8e9 	bl	8007638 <__ulp>
 8008466:	4602      	mov	r2, r0
 8008468:	460b      	mov	r3, r1
 800846a:	4640      	mov	r0, r8
 800846c:	4649      	mov	r1, r9
 800846e:	f7f8 f833 	bl	80004d8 <__aeabi_dmul>
 8008472:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008474:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008476:	f7f7 fe79 	bl	800016c <__adddf3>
 800847a:	4680      	mov	r8, r0
 800847c:	4689      	mov	r9, r1
 800847e:	e774      	b.n	800836a <_strtod_l+0xa8a>
 8008480:	4602      	mov	r2, r0
 8008482:	460b      	mov	r3, r1
 8008484:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008488:	e7dd      	b.n	8008446 <_strtod_l+0xb66>
 800848a:	a30d      	add	r3, pc, #52	; (adr r3, 80084c0 <_strtod_l+0xbe0>)
 800848c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008490:	f7f8 fa94 	bl	80009bc <__aeabi_dcmplt>
 8008494:	e79b      	b.n	80083ce <_strtod_l+0xaee>
 8008496:	2300      	movs	r3, #0
 8008498:	930e      	str	r3, [sp, #56]	; 0x38
 800849a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800849c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800849e:	6013      	str	r3, [r2, #0]
 80084a0:	f7ff ba5b 	b.w	800795a <_strtod_l+0x7a>
 80084a4:	2a65      	cmp	r2, #101	; 0x65
 80084a6:	f43f ab52 	beq.w	8007b4e <_strtod_l+0x26e>
 80084aa:	2a45      	cmp	r2, #69	; 0x45
 80084ac:	f43f ab4f 	beq.w	8007b4e <_strtod_l+0x26e>
 80084b0:	2301      	movs	r3, #1
 80084b2:	f7ff bb87 	b.w	8007bc4 <_strtod_l+0x2e4>
 80084b6:	bf00      	nop
 80084b8:	ffc00000 	.word	0xffc00000
 80084bc:	41dfffff 	.word	0x41dfffff
 80084c0:	94a03595 	.word	0x94a03595
 80084c4:	3fcfffff 	.word	0x3fcfffff

080084c8 <_strtod_r>:
 80084c8:	4b01      	ldr	r3, [pc, #4]	; (80084d0 <_strtod_r+0x8>)
 80084ca:	f7ff ba09 	b.w	80078e0 <_strtod_l>
 80084ce:	bf00      	nop
 80084d0:	20000068 	.word	0x20000068

080084d4 <_strtol_l.constprop.0>:
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084da:	4686      	mov	lr, r0
 80084dc:	4690      	mov	r8, r2
 80084de:	d001      	beq.n	80084e4 <_strtol_l.constprop.0+0x10>
 80084e0:	2b24      	cmp	r3, #36	; 0x24
 80084e2:	d906      	bls.n	80084f2 <_strtol_l.constprop.0+0x1e>
 80084e4:	f7fd fd84 	bl	8005ff0 <__errno>
 80084e8:	2316      	movs	r3, #22
 80084ea:	6003      	str	r3, [r0, #0]
 80084ec:	2000      	movs	r0, #0
 80084ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f2:	460d      	mov	r5, r1
 80084f4:	4835      	ldr	r0, [pc, #212]	; (80085cc <_strtol_l.constprop.0+0xf8>)
 80084f6:	462a      	mov	r2, r5
 80084f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084fc:	5d06      	ldrb	r6, [r0, r4]
 80084fe:	f016 0608 	ands.w	r6, r6, #8
 8008502:	d1f8      	bne.n	80084f6 <_strtol_l.constprop.0+0x22>
 8008504:	2c2d      	cmp	r4, #45	; 0x2d
 8008506:	d12e      	bne.n	8008566 <_strtol_l.constprop.0+0x92>
 8008508:	2601      	movs	r6, #1
 800850a:	782c      	ldrb	r4, [r5, #0]
 800850c:	1c95      	adds	r5, r2, #2
 800850e:	2b00      	cmp	r3, #0
 8008510:	d057      	beq.n	80085c2 <_strtol_l.constprop.0+0xee>
 8008512:	2b10      	cmp	r3, #16
 8008514:	d109      	bne.n	800852a <_strtol_l.constprop.0+0x56>
 8008516:	2c30      	cmp	r4, #48	; 0x30
 8008518:	d107      	bne.n	800852a <_strtol_l.constprop.0+0x56>
 800851a:	782a      	ldrb	r2, [r5, #0]
 800851c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008520:	2a58      	cmp	r2, #88	; 0x58
 8008522:	d149      	bne.n	80085b8 <_strtol_l.constprop.0+0xe4>
 8008524:	2310      	movs	r3, #16
 8008526:	786c      	ldrb	r4, [r5, #1]
 8008528:	3502      	adds	r5, #2
 800852a:	2200      	movs	r2, #0
 800852c:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8008530:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008534:	fbbc f9f3 	udiv	r9, ip, r3
 8008538:	4610      	mov	r0, r2
 800853a:	fb03 ca19 	mls	sl, r3, r9, ip
 800853e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008542:	2f09      	cmp	r7, #9
 8008544:	d814      	bhi.n	8008570 <_strtol_l.constprop.0+0x9c>
 8008546:	463c      	mov	r4, r7
 8008548:	42a3      	cmp	r3, r4
 800854a:	dd20      	ble.n	800858e <_strtol_l.constprop.0+0xba>
 800854c:	1c57      	adds	r7, r2, #1
 800854e:	d007      	beq.n	8008560 <_strtol_l.constprop.0+0x8c>
 8008550:	4581      	cmp	r9, r0
 8008552:	d319      	bcc.n	8008588 <_strtol_l.constprop.0+0xb4>
 8008554:	d101      	bne.n	800855a <_strtol_l.constprop.0+0x86>
 8008556:	45a2      	cmp	sl, r4
 8008558:	db16      	blt.n	8008588 <_strtol_l.constprop.0+0xb4>
 800855a:	2201      	movs	r2, #1
 800855c:	fb00 4003 	mla	r0, r0, r3, r4
 8008560:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008564:	e7eb      	b.n	800853e <_strtol_l.constprop.0+0x6a>
 8008566:	2c2b      	cmp	r4, #43	; 0x2b
 8008568:	bf04      	itt	eq
 800856a:	782c      	ldrbeq	r4, [r5, #0]
 800856c:	1c95      	addeq	r5, r2, #2
 800856e:	e7ce      	b.n	800850e <_strtol_l.constprop.0+0x3a>
 8008570:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008574:	2f19      	cmp	r7, #25
 8008576:	d801      	bhi.n	800857c <_strtol_l.constprop.0+0xa8>
 8008578:	3c37      	subs	r4, #55	; 0x37
 800857a:	e7e5      	b.n	8008548 <_strtol_l.constprop.0+0x74>
 800857c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008580:	2f19      	cmp	r7, #25
 8008582:	d804      	bhi.n	800858e <_strtol_l.constprop.0+0xba>
 8008584:	3c57      	subs	r4, #87	; 0x57
 8008586:	e7df      	b.n	8008548 <_strtol_l.constprop.0+0x74>
 8008588:	f04f 32ff 	mov.w	r2, #4294967295
 800858c:	e7e8      	b.n	8008560 <_strtol_l.constprop.0+0x8c>
 800858e:	1c53      	adds	r3, r2, #1
 8008590:	d108      	bne.n	80085a4 <_strtol_l.constprop.0+0xd0>
 8008592:	2322      	movs	r3, #34	; 0x22
 8008594:	4660      	mov	r0, ip
 8008596:	f8ce 3000 	str.w	r3, [lr]
 800859a:	f1b8 0f00 	cmp.w	r8, #0
 800859e:	d0a6      	beq.n	80084ee <_strtol_l.constprop.0+0x1a>
 80085a0:	1e69      	subs	r1, r5, #1
 80085a2:	e006      	b.n	80085b2 <_strtol_l.constprop.0+0xde>
 80085a4:	b106      	cbz	r6, 80085a8 <_strtol_l.constprop.0+0xd4>
 80085a6:	4240      	negs	r0, r0
 80085a8:	f1b8 0f00 	cmp.w	r8, #0
 80085ac:	d09f      	beq.n	80084ee <_strtol_l.constprop.0+0x1a>
 80085ae:	2a00      	cmp	r2, #0
 80085b0:	d1f6      	bne.n	80085a0 <_strtol_l.constprop.0+0xcc>
 80085b2:	f8c8 1000 	str.w	r1, [r8]
 80085b6:	e79a      	b.n	80084ee <_strtol_l.constprop.0+0x1a>
 80085b8:	2430      	movs	r4, #48	; 0x30
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1b5      	bne.n	800852a <_strtol_l.constprop.0+0x56>
 80085be:	2308      	movs	r3, #8
 80085c0:	e7b3      	b.n	800852a <_strtol_l.constprop.0+0x56>
 80085c2:	2c30      	cmp	r4, #48	; 0x30
 80085c4:	d0a9      	beq.n	800851a <_strtol_l.constprop.0+0x46>
 80085c6:	230a      	movs	r3, #10
 80085c8:	e7af      	b.n	800852a <_strtol_l.constprop.0+0x56>
 80085ca:	bf00      	nop
 80085cc:	08009ba1 	.word	0x08009ba1

080085d0 <_strtol_r>:
 80085d0:	f7ff bf80 	b.w	80084d4 <_strtol_l.constprop.0>

080085d4 <__ssputs_r>:
 80085d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085d8:	461f      	mov	r7, r3
 80085da:	688e      	ldr	r6, [r1, #8]
 80085dc:	4682      	mov	sl, r0
 80085de:	42be      	cmp	r6, r7
 80085e0:	460c      	mov	r4, r1
 80085e2:	4690      	mov	r8, r2
 80085e4:	680b      	ldr	r3, [r1, #0]
 80085e6:	d82c      	bhi.n	8008642 <__ssputs_r+0x6e>
 80085e8:	898a      	ldrh	r2, [r1, #12]
 80085ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80085ee:	d026      	beq.n	800863e <__ssputs_r+0x6a>
 80085f0:	6965      	ldr	r5, [r4, #20]
 80085f2:	6909      	ldr	r1, [r1, #16]
 80085f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085f8:	eba3 0901 	sub.w	r9, r3, r1
 80085fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008600:	1c7b      	adds	r3, r7, #1
 8008602:	444b      	add	r3, r9
 8008604:	106d      	asrs	r5, r5, #1
 8008606:	429d      	cmp	r5, r3
 8008608:	bf38      	it	cc
 800860a:	461d      	movcc	r5, r3
 800860c:	0553      	lsls	r3, r2, #21
 800860e:	d527      	bpl.n	8008660 <__ssputs_r+0x8c>
 8008610:	4629      	mov	r1, r5
 8008612:	f7fe fc19 	bl	8006e48 <_malloc_r>
 8008616:	4606      	mov	r6, r0
 8008618:	b360      	cbz	r0, 8008674 <__ssputs_r+0xa0>
 800861a:	464a      	mov	r2, r9
 800861c:	6921      	ldr	r1, [r4, #16]
 800861e:	f7fd fd22 	bl	8006066 <memcpy>
 8008622:	89a3      	ldrh	r3, [r4, #12]
 8008624:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800862c:	81a3      	strh	r3, [r4, #12]
 800862e:	6126      	str	r6, [r4, #16]
 8008630:	444e      	add	r6, r9
 8008632:	6026      	str	r6, [r4, #0]
 8008634:	463e      	mov	r6, r7
 8008636:	6165      	str	r5, [r4, #20]
 8008638:	eba5 0509 	sub.w	r5, r5, r9
 800863c:	60a5      	str	r5, [r4, #8]
 800863e:	42be      	cmp	r6, r7
 8008640:	d900      	bls.n	8008644 <__ssputs_r+0x70>
 8008642:	463e      	mov	r6, r7
 8008644:	4632      	mov	r2, r6
 8008646:	4641      	mov	r1, r8
 8008648:	6820      	ldr	r0, [r4, #0]
 800864a:	f000 fb9c 	bl	8008d86 <memmove>
 800864e:	2000      	movs	r0, #0
 8008650:	68a3      	ldr	r3, [r4, #8]
 8008652:	1b9b      	subs	r3, r3, r6
 8008654:	60a3      	str	r3, [r4, #8]
 8008656:	6823      	ldr	r3, [r4, #0]
 8008658:	4433      	add	r3, r6
 800865a:	6023      	str	r3, [r4, #0]
 800865c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008660:	462a      	mov	r2, r5
 8008662:	f000 ff92 	bl	800958a <_realloc_r>
 8008666:	4606      	mov	r6, r0
 8008668:	2800      	cmp	r0, #0
 800866a:	d1e0      	bne.n	800862e <__ssputs_r+0x5a>
 800866c:	4650      	mov	r0, sl
 800866e:	6921      	ldr	r1, [r4, #16]
 8008670:	f7fe fb7a 	bl	8006d68 <_free_r>
 8008674:	230c      	movs	r3, #12
 8008676:	f8ca 3000 	str.w	r3, [sl]
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f04f 30ff 	mov.w	r0, #4294967295
 8008680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008684:	81a3      	strh	r3, [r4, #12]
 8008686:	e7e9      	b.n	800865c <__ssputs_r+0x88>

08008688 <_svfiprintf_r>:
 8008688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800868c:	4698      	mov	r8, r3
 800868e:	898b      	ldrh	r3, [r1, #12]
 8008690:	4607      	mov	r7, r0
 8008692:	061b      	lsls	r3, r3, #24
 8008694:	460d      	mov	r5, r1
 8008696:	4614      	mov	r4, r2
 8008698:	b09d      	sub	sp, #116	; 0x74
 800869a:	d50e      	bpl.n	80086ba <_svfiprintf_r+0x32>
 800869c:	690b      	ldr	r3, [r1, #16]
 800869e:	b963      	cbnz	r3, 80086ba <_svfiprintf_r+0x32>
 80086a0:	2140      	movs	r1, #64	; 0x40
 80086a2:	f7fe fbd1 	bl	8006e48 <_malloc_r>
 80086a6:	6028      	str	r0, [r5, #0]
 80086a8:	6128      	str	r0, [r5, #16]
 80086aa:	b920      	cbnz	r0, 80086b6 <_svfiprintf_r+0x2e>
 80086ac:	230c      	movs	r3, #12
 80086ae:	603b      	str	r3, [r7, #0]
 80086b0:	f04f 30ff 	mov.w	r0, #4294967295
 80086b4:	e0d0      	b.n	8008858 <_svfiprintf_r+0x1d0>
 80086b6:	2340      	movs	r3, #64	; 0x40
 80086b8:	616b      	str	r3, [r5, #20]
 80086ba:	2300      	movs	r3, #0
 80086bc:	9309      	str	r3, [sp, #36]	; 0x24
 80086be:	2320      	movs	r3, #32
 80086c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086c4:	2330      	movs	r3, #48	; 0x30
 80086c6:	f04f 0901 	mov.w	r9, #1
 80086ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80086ce:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008870 <_svfiprintf_r+0x1e8>
 80086d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086d6:	4623      	mov	r3, r4
 80086d8:	469a      	mov	sl, r3
 80086da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086de:	b10a      	cbz	r2, 80086e4 <_svfiprintf_r+0x5c>
 80086e0:	2a25      	cmp	r2, #37	; 0x25
 80086e2:	d1f9      	bne.n	80086d8 <_svfiprintf_r+0x50>
 80086e4:	ebba 0b04 	subs.w	fp, sl, r4
 80086e8:	d00b      	beq.n	8008702 <_svfiprintf_r+0x7a>
 80086ea:	465b      	mov	r3, fp
 80086ec:	4622      	mov	r2, r4
 80086ee:	4629      	mov	r1, r5
 80086f0:	4638      	mov	r0, r7
 80086f2:	f7ff ff6f 	bl	80085d4 <__ssputs_r>
 80086f6:	3001      	adds	r0, #1
 80086f8:	f000 80a9 	beq.w	800884e <_svfiprintf_r+0x1c6>
 80086fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086fe:	445a      	add	r2, fp
 8008700:	9209      	str	r2, [sp, #36]	; 0x24
 8008702:	f89a 3000 	ldrb.w	r3, [sl]
 8008706:	2b00      	cmp	r3, #0
 8008708:	f000 80a1 	beq.w	800884e <_svfiprintf_r+0x1c6>
 800870c:	2300      	movs	r3, #0
 800870e:	f04f 32ff 	mov.w	r2, #4294967295
 8008712:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008716:	f10a 0a01 	add.w	sl, sl, #1
 800871a:	9304      	str	r3, [sp, #16]
 800871c:	9307      	str	r3, [sp, #28]
 800871e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008722:	931a      	str	r3, [sp, #104]	; 0x68
 8008724:	4654      	mov	r4, sl
 8008726:	2205      	movs	r2, #5
 8008728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800872c:	4850      	ldr	r0, [pc, #320]	; (8008870 <_svfiprintf_r+0x1e8>)
 800872e:	f7fd fc8c 	bl	800604a <memchr>
 8008732:	9a04      	ldr	r2, [sp, #16]
 8008734:	b9d8      	cbnz	r0, 800876e <_svfiprintf_r+0xe6>
 8008736:	06d0      	lsls	r0, r2, #27
 8008738:	bf44      	itt	mi
 800873a:	2320      	movmi	r3, #32
 800873c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008740:	0711      	lsls	r1, r2, #28
 8008742:	bf44      	itt	mi
 8008744:	232b      	movmi	r3, #43	; 0x2b
 8008746:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800874a:	f89a 3000 	ldrb.w	r3, [sl]
 800874e:	2b2a      	cmp	r3, #42	; 0x2a
 8008750:	d015      	beq.n	800877e <_svfiprintf_r+0xf6>
 8008752:	4654      	mov	r4, sl
 8008754:	2000      	movs	r0, #0
 8008756:	f04f 0c0a 	mov.w	ip, #10
 800875a:	9a07      	ldr	r2, [sp, #28]
 800875c:	4621      	mov	r1, r4
 800875e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008762:	3b30      	subs	r3, #48	; 0x30
 8008764:	2b09      	cmp	r3, #9
 8008766:	d94d      	bls.n	8008804 <_svfiprintf_r+0x17c>
 8008768:	b1b0      	cbz	r0, 8008798 <_svfiprintf_r+0x110>
 800876a:	9207      	str	r2, [sp, #28]
 800876c:	e014      	b.n	8008798 <_svfiprintf_r+0x110>
 800876e:	eba0 0308 	sub.w	r3, r0, r8
 8008772:	fa09 f303 	lsl.w	r3, r9, r3
 8008776:	4313      	orrs	r3, r2
 8008778:	46a2      	mov	sl, r4
 800877a:	9304      	str	r3, [sp, #16]
 800877c:	e7d2      	b.n	8008724 <_svfiprintf_r+0x9c>
 800877e:	9b03      	ldr	r3, [sp, #12]
 8008780:	1d19      	adds	r1, r3, #4
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	9103      	str	r1, [sp, #12]
 8008786:	2b00      	cmp	r3, #0
 8008788:	bfbb      	ittet	lt
 800878a:	425b      	neglt	r3, r3
 800878c:	f042 0202 	orrlt.w	r2, r2, #2
 8008790:	9307      	strge	r3, [sp, #28]
 8008792:	9307      	strlt	r3, [sp, #28]
 8008794:	bfb8      	it	lt
 8008796:	9204      	strlt	r2, [sp, #16]
 8008798:	7823      	ldrb	r3, [r4, #0]
 800879a:	2b2e      	cmp	r3, #46	; 0x2e
 800879c:	d10c      	bne.n	80087b8 <_svfiprintf_r+0x130>
 800879e:	7863      	ldrb	r3, [r4, #1]
 80087a0:	2b2a      	cmp	r3, #42	; 0x2a
 80087a2:	d134      	bne.n	800880e <_svfiprintf_r+0x186>
 80087a4:	9b03      	ldr	r3, [sp, #12]
 80087a6:	3402      	adds	r4, #2
 80087a8:	1d1a      	adds	r2, r3, #4
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	9203      	str	r2, [sp, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfb8      	it	lt
 80087b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80087b6:	9305      	str	r3, [sp, #20]
 80087b8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008874 <_svfiprintf_r+0x1ec>
 80087bc:	2203      	movs	r2, #3
 80087be:	4650      	mov	r0, sl
 80087c0:	7821      	ldrb	r1, [r4, #0]
 80087c2:	f7fd fc42 	bl	800604a <memchr>
 80087c6:	b138      	cbz	r0, 80087d8 <_svfiprintf_r+0x150>
 80087c8:	2240      	movs	r2, #64	; 0x40
 80087ca:	9b04      	ldr	r3, [sp, #16]
 80087cc:	eba0 000a 	sub.w	r0, r0, sl
 80087d0:	4082      	lsls	r2, r0
 80087d2:	4313      	orrs	r3, r2
 80087d4:	3401      	adds	r4, #1
 80087d6:	9304      	str	r3, [sp, #16]
 80087d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087dc:	2206      	movs	r2, #6
 80087de:	4826      	ldr	r0, [pc, #152]	; (8008878 <_svfiprintf_r+0x1f0>)
 80087e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087e4:	f7fd fc31 	bl	800604a <memchr>
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d038      	beq.n	800885e <_svfiprintf_r+0x1d6>
 80087ec:	4b23      	ldr	r3, [pc, #140]	; (800887c <_svfiprintf_r+0x1f4>)
 80087ee:	bb1b      	cbnz	r3, 8008838 <_svfiprintf_r+0x1b0>
 80087f0:	9b03      	ldr	r3, [sp, #12]
 80087f2:	3307      	adds	r3, #7
 80087f4:	f023 0307 	bic.w	r3, r3, #7
 80087f8:	3308      	adds	r3, #8
 80087fa:	9303      	str	r3, [sp, #12]
 80087fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087fe:	4433      	add	r3, r6
 8008800:	9309      	str	r3, [sp, #36]	; 0x24
 8008802:	e768      	b.n	80086d6 <_svfiprintf_r+0x4e>
 8008804:	460c      	mov	r4, r1
 8008806:	2001      	movs	r0, #1
 8008808:	fb0c 3202 	mla	r2, ip, r2, r3
 800880c:	e7a6      	b.n	800875c <_svfiprintf_r+0xd4>
 800880e:	2300      	movs	r3, #0
 8008810:	f04f 0c0a 	mov.w	ip, #10
 8008814:	4619      	mov	r1, r3
 8008816:	3401      	adds	r4, #1
 8008818:	9305      	str	r3, [sp, #20]
 800881a:	4620      	mov	r0, r4
 800881c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008820:	3a30      	subs	r2, #48	; 0x30
 8008822:	2a09      	cmp	r2, #9
 8008824:	d903      	bls.n	800882e <_svfiprintf_r+0x1a6>
 8008826:	2b00      	cmp	r3, #0
 8008828:	d0c6      	beq.n	80087b8 <_svfiprintf_r+0x130>
 800882a:	9105      	str	r1, [sp, #20]
 800882c:	e7c4      	b.n	80087b8 <_svfiprintf_r+0x130>
 800882e:	4604      	mov	r4, r0
 8008830:	2301      	movs	r3, #1
 8008832:	fb0c 2101 	mla	r1, ip, r1, r2
 8008836:	e7f0      	b.n	800881a <_svfiprintf_r+0x192>
 8008838:	ab03      	add	r3, sp, #12
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	462a      	mov	r2, r5
 800883e:	4638      	mov	r0, r7
 8008840:	4b0f      	ldr	r3, [pc, #60]	; (8008880 <_svfiprintf_r+0x1f8>)
 8008842:	a904      	add	r1, sp, #16
 8008844:	f7fc fad0 	bl	8004de8 <_printf_float>
 8008848:	1c42      	adds	r2, r0, #1
 800884a:	4606      	mov	r6, r0
 800884c:	d1d6      	bne.n	80087fc <_svfiprintf_r+0x174>
 800884e:	89ab      	ldrh	r3, [r5, #12]
 8008850:	065b      	lsls	r3, r3, #25
 8008852:	f53f af2d 	bmi.w	80086b0 <_svfiprintf_r+0x28>
 8008856:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008858:	b01d      	add	sp, #116	; 0x74
 800885a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800885e:	ab03      	add	r3, sp, #12
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	462a      	mov	r2, r5
 8008864:	4638      	mov	r0, r7
 8008866:	4b06      	ldr	r3, [pc, #24]	; (8008880 <_svfiprintf_r+0x1f8>)
 8008868:	a904      	add	r1, sp, #16
 800886a:	f7fc fd5d 	bl	8005328 <_printf_i>
 800886e:	e7eb      	b.n	8008848 <_svfiprintf_r+0x1c0>
 8008870:	08009ca1 	.word	0x08009ca1
 8008874:	08009ca7 	.word	0x08009ca7
 8008878:	08009cab 	.word	0x08009cab
 800887c:	08004de9 	.word	0x08004de9
 8008880:	080085d5 	.word	0x080085d5

08008884 <__sfputc_r>:
 8008884:	6893      	ldr	r3, [r2, #8]
 8008886:	b410      	push	{r4}
 8008888:	3b01      	subs	r3, #1
 800888a:	2b00      	cmp	r3, #0
 800888c:	6093      	str	r3, [r2, #8]
 800888e:	da07      	bge.n	80088a0 <__sfputc_r+0x1c>
 8008890:	6994      	ldr	r4, [r2, #24]
 8008892:	42a3      	cmp	r3, r4
 8008894:	db01      	blt.n	800889a <__sfputc_r+0x16>
 8008896:	290a      	cmp	r1, #10
 8008898:	d102      	bne.n	80088a0 <__sfputc_r+0x1c>
 800889a:	bc10      	pop	{r4}
 800889c:	f7fd baab 	b.w	8005df6 <__swbuf_r>
 80088a0:	6813      	ldr	r3, [r2, #0]
 80088a2:	1c58      	adds	r0, r3, #1
 80088a4:	6010      	str	r0, [r2, #0]
 80088a6:	7019      	strb	r1, [r3, #0]
 80088a8:	4608      	mov	r0, r1
 80088aa:	bc10      	pop	{r4}
 80088ac:	4770      	bx	lr

080088ae <__sfputs_r>:
 80088ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088b0:	4606      	mov	r6, r0
 80088b2:	460f      	mov	r7, r1
 80088b4:	4614      	mov	r4, r2
 80088b6:	18d5      	adds	r5, r2, r3
 80088b8:	42ac      	cmp	r4, r5
 80088ba:	d101      	bne.n	80088c0 <__sfputs_r+0x12>
 80088bc:	2000      	movs	r0, #0
 80088be:	e007      	b.n	80088d0 <__sfputs_r+0x22>
 80088c0:	463a      	mov	r2, r7
 80088c2:	4630      	mov	r0, r6
 80088c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c8:	f7ff ffdc 	bl	8008884 <__sfputc_r>
 80088cc:	1c43      	adds	r3, r0, #1
 80088ce:	d1f3      	bne.n	80088b8 <__sfputs_r+0xa>
 80088d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088d4 <_vfiprintf_r>:
 80088d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d8:	460d      	mov	r5, r1
 80088da:	4614      	mov	r4, r2
 80088dc:	4698      	mov	r8, r3
 80088de:	4606      	mov	r6, r0
 80088e0:	b09d      	sub	sp, #116	; 0x74
 80088e2:	b118      	cbz	r0, 80088ec <_vfiprintf_r+0x18>
 80088e4:	6a03      	ldr	r3, [r0, #32]
 80088e6:	b90b      	cbnz	r3, 80088ec <_vfiprintf_r+0x18>
 80088e8:	f7fd f8da 	bl	8005aa0 <__sinit>
 80088ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088ee:	07d9      	lsls	r1, r3, #31
 80088f0:	d405      	bmi.n	80088fe <_vfiprintf_r+0x2a>
 80088f2:	89ab      	ldrh	r3, [r5, #12]
 80088f4:	059a      	lsls	r2, r3, #22
 80088f6:	d402      	bmi.n	80088fe <_vfiprintf_r+0x2a>
 80088f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088fa:	f7fd fba4 	bl	8006046 <__retarget_lock_acquire_recursive>
 80088fe:	89ab      	ldrh	r3, [r5, #12]
 8008900:	071b      	lsls	r3, r3, #28
 8008902:	d501      	bpl.n	8008908 <_vfiprintf_r+0x34>
 8008904:	692b      	ldr	r3, [r5, #16]
 8008906:	b99b      	cbnz	r3, 8008930 <_vfiprintf_r+0x5c>
 8008908:	4629      	mov	r1, r5
 800890a:	4630      	mov	r0, r6
 800890c:	f7fd fab0 	bl	8005e70 <__swsetup_r>
 8008910:	b170      	cbz	r0, 8008930 <_vfiprintf_r+0x5c>
 8008912:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008914:	07dc      	lsls	r4, r3, #31
 8008916:	d504      	bpl.n	8008922 <_vfiprintf_r+0x4e>
 8008918:	f04f 30ff 	mov.w	r0, #4294967295
 800891c:	b01d      	add	sp, #116	; 0x74
 800891e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008922:	89ab      	ldrh	r3, [r5, #12]
 8008924:	0598      	lsls	r0, r3, #22
 8008926:	d4f7      	bmi.n	8008918 <_vfiprintf_r+0x44>
 8008928:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800892a:	f7fd fb8d 	bl	8006048 <__retarget_lock_release_recursive>
 800892e:	e7f3      	b.n	8008918 <_vfiprintf_r+0x44>
 8008930:	2300      	movs	r3, #0
 8008932:	9309      	str	r3, [sp, #36]	; 0x24
 8008934:	2320      	movs	r3, #32
 8008936:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800893a:	2330      	movs	r3, #48	; 0x30
 800893c:	f04f 0901 	mov.w	r9, #1
 8008940:	f8cd 800c 	str.w	r8, [sp, #12]
 8008944:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008af4 <_vfiprintf_r+0x220>
 8008948:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800894c:	4623      	mov	r3, r4
 800894e:	469a      	mov	sl, r3
 8008950:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008954:	b10a      	cbz	r2, 800895a <_vfiprintf_r+0x86>
 8008956:	2a25      	cmp	r2, #37	; 0x25
 8008958:	d1f9      	bne.n	800894e <_vfiprintf_r+0x7a>
 800895a:	ebba 0b04 	subs.w	fp, sl, r4
 800895e:	d00b      	beq.n	8008978 <_vfiprintf_r+0xa4>
 8008960:	465b      	mov	r3, fp
 8008962:	4622      	mov	r2, r4
 8008964:	4629      	mov	r1, r5
 8008966:	4630      	mov	r0, r6
 8008968:	f7ff ffa1 	bl	80088ae <__sfputs_r>
 800896c:	3001      	adds	r0, #1
 800896e:	f000 80a9 	beq.w	8008ac4 <_vfiprintf_r+0x1f0>
 8008972:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008974:	445a      	add	r2, fp
 8008976:	9209      	str	r2, [sp, #36]	; 0x24
 8008978:	f89a 3000 	ldrb.w	r3, [sl]
 800897c:	2b00      	cmp	r3, #0
 800897e:	f000 80a1 	beq.w	8008ac4 <_vfiprintf_r+0x1f0>
 8008982:	2300      	movs	r3, #0
 8008984:	f04f 32ff 	mov.w	r2, #4294967295
 8008988:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800898c:	f10a 0a01 	add.w	sl, sl, #1
 8008990:	9304      	str	r3, [sp, #16]
 8008992:	9307      	str	r3, [sp, #28]
 8008994:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008998:	931a      	str	r3, [sp, #104]	; 0x68
 800899a:	4654      	mov	r4, sl
 800899c:	2205      	movs	r2, #5
 800899e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089a2:	4854      	ldr	r0, [pc, #336]	; (8008af4 <_vfiprintf_r+0x220>)
 80089a4:	f7fd fb51 	bl	800604a <memchr>
 80089a8:	9a04      	ldr	r2, [sp, #16]
 80089aa:	b9d8      	cbnz	r0, 80089e4 <_vfiprintf_r+0x110>
 80089ac:	06d1      	lsls	r1, r2, #27
 80089ae:	bf44      	itt	mi
 80089b0:	2320      	movmi	r3, #32
 80089b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089b6:	0713      	lsls	r3, r2, #28
 80089b8:	bf44      	itt	mi
 80089ba:	232b      	movmi	r3, #43	; 0x2b
 80089bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089c0:	f89a 3000 	ldrb.w	r3, [sl]
 80089c4:	2b2a      	cmp	r3, #42	; 0x2a
 80089c6:	d015      	beq.n	80089f4 <_vfiprintf_r+0x120>
 80089c8:	4654      	mov	r4, sl
 80089ca:	2000      	movs	r0, #0
 80089cc:	f04f 0c0a 	mov.w	ip, #10
 80089d0:	9a07      	ldr	r2, [sp, #28]
 80089d2:	4621      	mov	r1, r4
 80089d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089d8:	3b30      	subs	r3, #48	; 0x30
 80089da:	2b09      	cmp	r3, #9
 80089dc:	d94d      	bls.n	8008a7a <_vfiprintf_r+0x1a6>
 80089de:	b1b0      	cbz	r0, 8008a0e <_vfiprintf_r+0x13a>
 80089e0:	9207      	str	r2, [sp, #28]
 80089e2:	e014      	b.n	8008a0e <_vfiprintf_r+0x13a>
 80089e4:	eba0 0308 	sub.w	r3, r0, r8
 80089e8:	fa09 f303 	lsl.w	r3, r9, r3
 80089ec:	4313      	orrs	r3, r2
 80089ee:	46a2      	mov	sl, r4
 80089f0:	9304      	str	r3, [sp, #16]
 80089f2:	e7d2      	b.n	800899a <_vfiprintf_r+0xc6>
 80089f4:	9b03      	ldr	r3, [sp, #12]
 80089f6:	1d19      	adds	r1, r3, #4
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	9103      	str	r1, [sp, #12]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	bfbb      	ittet	lt
 8008a00:	425b      	neglt	r3, r3
 8008a02:	f042 0202 	orrlt.w	r2, r2, #2
 8008a06:	9307      	strge	r3, [sp, #28]
 8008a08:	9307      	strlt	r3, [sp, #28]
 8008a0a:	bfb8      	it	lt
 8008a0c:	9204      	strlt	r2, [sp, #16]
 8008a0e:	7823      	ldrb	r3, [r4, #0]
 8008a10:	2b2e      	cmp	r3, #46	; 0x2e
 8008a12:	d10c      	bne.n	8008a2e <_vfiprintf_r+0x15a>
 8008a14:	7863      	ldrb	r3, [r4, #1]
 8008a16:	2b2a      	cmp	r3, #42	; 0x2a
 8008a18:	d134      	bne.n	8008a84 <_vfiprintf_r+0x1b0>
 8008a1a:	9b03      	ldr	r3, [sp, #12]
 8008a1c:	3402      	adds	r4, #2
 8008a1e:	1d1a      	adds	r2, r3, #4
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	9203      	str	r2, [sp, #12]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	bfb8      	it	lt
 8008a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a2c:	9305      	str	r3, [sp, #20]
 8008a2e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008af8 <_vfiprintf_r+0x224>
 8008a32:	2203      	movs	r2, #3
 8008a34:	4650      	mov	r0, sl
 8008a36:	7821      	ldrb	r1, [r4, #0]
 8008a38:	f7fd fb07 	bl	800604a <memchr>
 8008a3c:	b138      	cbz	r0, 8008a4e <_vfiprintf_r+0x17a>
 8008a3e:	2240      	movs	r2, #64	; 0x40
 8008a40:	9b04      	ldr	r3, [sp, #16]
 8008a42:	eba0 000a 	sub.w	r0, r0, sl
 8008a46:	4082      	lsls	r2, r0
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	3401      	adds	r4, #1
 8008a4c:	9304      	str	r3, [sp, #16]
 8008a4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a52:	2206      	movs	r2, #6
 8008a54:	4829      	ldr	r0, [pc, #164]	; (8008afc <_vfiprintf_r+0x228>)
 8008a56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a5a:	f7fd faf6 	bl	800604a <memchr>
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	d03f      	beq.n	8008ae2 <_vfiprintf_r+0x20e>
 8008a62:	4b27      	ldr	r3, [pc, #156]	; (8008b00 <_vfiprintf_r+0x22c>)
 8008a64:	bb1b      	cbnz	r3, 8008aae <_vfiprintf_r+0x1da>
 8008a66:	9b03      	ldr	r3, [sp, #12]
 8008a68:	3307      	adds	r3, #7
 8008a6a:	f023 0307 	bic.w	r3, r3, #7
 8008a6e:	3308      	adds	r3, #8
 8008a70:	9303      	str	r3, [sp, #12]
 8008a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a74:	443b      	add	r3, r7
 8008a76:	9309      	str	r3, [sp, #36]	; 0x24
 8008a78:	e768      	b.n	800894c <_vfiprintf_r+0x78>
 8008a7a:	460c      	mov	r4, r1
 8008a7c:	2001      	movs	r0, #1
 8008a7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a82:	e7a6      	b.n	80089d2 <_vfiprintf_r+0xfe>
 8008a84:	2300      	movs	r3, #0
 8008a86:	f04f 0c0a 	mov.w	ip, #10
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	3401      	adds	r4, #1
 8008a8e:	9305      	str	r3, [sp, #20]
 8008a90:	4620      	mov	r0, r4
 8008a92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a96:	3a30      	subs	r2, #48	; 0x30
 8008a98:	2a09      	cmp	r2, #9
 8008a9a:	d903      	bls.n	8008aa4 <_vfiprintf_r+0x1d0>
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d0c6      	beq.n	8008a2e <_vfiprintf_r+0x15a>
 8008aa0:	9105      	str	r1, [sp, #20]
 8008aa2:	e7c4      	b.n	8008a2e <_vfiprintf_r+0x15a>
 8008aa4:	4604      	mov	r4, r0
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008aac:	e7f0      	b.n	8008a90 <_vfiprintf_r+0x1bc>
 8008aae:	ab03      	add	r3, sp, #12
 8008ab0:	9300      	str	r3, [sp, #0]
 8008ab2:	462a      	mov	r2, r5
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	4b13      	ldr	r3, [pc, #76]	; (8008b04 <_vfiprintf_r+0x230>)
 8008ab8:	a904      	add	r1, sp, #16
 8008aba:	f7fc f995 	bl	8004de8 <_printf_float>
 8008abe:	4607      	mov	r7, r0
 8008ac0:	1c78      	adds	r0, r7, #1
 8008ac2:	d1d6      	bne.n	8008a72 <_vfiprintf_r+0x19e>
 8008ac4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ac6:	07d9      	lsls	r1, r3, #31
 8008ac8:	d405      	bmi.n	8008ad6 <_vfiprintf_r+0x202>
 8008aca:	89ab      	ldrh	r3, [r5, #12]
 8008acc:	059a      	lsls	r2, r3, #22
 8008ace:	d402      	bmi.n	8008ad6 <_vfiprintf_r+0x202>
 8008ad0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ad2:	f7fd fab9 	bl	8006048 <__retarget_lock_release_recursive>
 8008ad6:	89ab      	ldrh	r3, [r5, #12]
 8008ad8:	065b      	lsls	r3, r3, #25
 8008ada:	f53f af1d 	bmi.w	8008918 <_vfiprintf_r+0x44>
 8008ade:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ae0:	e71c      	b.n	800891c <_vfiprintf_r+0x48>
 8008ae2:	ab03      	add	r3, sp, #12
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	462a      	mov	r2, r5
 8008ae8:	4630      	mov	r0, r6
 8008aea:	4b06      	ldr	r3, [pc, #24]	; (8008b04 <_vfiprintf_r+0x230>)
 8008aec:	a904      	add	r1, sp, #16
 8008aee:	f7fc fc1b 	bl	8005328 <_printf_i>
 8008af2:	e7e4      	b.n	8008abe <_vfiprintf_r+0x1ea>
 8008af4:	08009ca1 	.word	0x08009ca1
 8008af8:	08009ca7 	.word	0x08009ca7
 8008afc:	08009cab 	.word	0x08009cab
 8008b00:	08004de9 	.word	0x08004de9
 8008b04:	080088af 	.word	0x080088af

08008b08 <__sflush_r>:
 8008b08:	898a      	ldrh	r2, [r1, #12]
 8008b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0c:	4605      	mov	r5, r0
 8008b0e:	0710      	lsls	r0, r2, #28
 8008b10:	460c      	mov	r4, r1
 8008b12:	d457      	bmi.n	8008bc4 <__sflush_r+0xbc>
 8008b14:	684b      	ldr	r3, [r1, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	dc04      	bgt.n	8008b24 <__sflush_r+0x1c>
 8008b1a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	dc01      	bgt.n	8008b24 <__sflush_r+0x1c>
 8008b20:	2000      	movs	r0, #0
 8008b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b26:	2e00      	cmp	r6, #0
 8008b28:	d0fa      	beq.n	8008b20 <__sflush_r+0x18>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b30:	682f      	ldr	r7, [r5, #0]
 8008b32:	6a21      	ldr	r1, [r4, #32]
 8008b34:	602b      	str	r3, [r5, #0]
 8008b36:	d032      	beq.n	8008b9e <__sflush_r+0x96>
 8008b38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b3a:	89a3      	ldrh	r3, [r4, #12]
 8008b3c:	075a      	lsls	r2, r3, #29
 8008b3e:	d505      	bpl.n	8008b4c <__sflush_r+0x44>
 8008b40:	6863      	ldr	r3, [r4, #4]
 8008b42:	1ac0      	subs	r0, r0, r3
 8008b44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b46:	b10b      	cbz	r3, 8008b4c <__sflush_r+0x44>
 8008b48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b4a:	1ac0      	subs	r0, r0, r3
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4602      	mov	r2, r0
 8008b50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b52:	4628      	mov	r0, r5
 8008b54:	6a21      	ldr	r1, [r4, #32]
 8008b56:	47b0      	blx	r6
 8008b58:	1c43      	adds	r3, r0, #1
 8008b5a:	89a3      	ldrh	r3, [r4, #12]
 8008b5c:	d106      	bne.n	8008b6c <__sflush_r+0x64>
 8008b5e:	6829      	ldr	r1, [r5, #0]
 8008b60:	291d      	cmp	r1, #29
 8008b62:	d82b      	bhi.n	8008bbc <__sflush_r+0xb4>
 8008b64:	4a28      	ldr	r2, [pc, #160]	; (8008c08 <__sflush_r+0x100>)
 8008b66:	410a      	asrs	r2, r1
 8008b68:	07d6      	lsls	r6, r2, #31
 8008b6a:	d427      	bmi.n	8008bbc <__sflush_r+0xb4>
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	6062      	str	r2, [r4, #4]
 8008b70:	6922      	ldr	r2, [r4, #16]
 8008b72:	04d9      	lsls	r1, r3, #19
 8008b74:	6022      	str	r2, [r4, #0]
 8008b76:	d504      	bpl.n	8008b82 <__sflush_r+0x7a>
 8008b78:	1c42      	adds	r2, r0, #1
 8008b7a:	d101      	bne.n	8008b80 <__sflush_r+0x78>
 8008b7c:	682b      	ldr	r3, [r5, #0]
 8008b7e:	b903      	cbnz	r3, 8008b82 <__sflush_r+0x7a>
 8008b80:	6560      	str	r0, [r4, #84]	; 0x54
 8008b82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b84:	602f      	str	r7, [r5, #0]
 8008b86:	2900      	cmp	r1, #0
 8008b88:	d0ca      	beq.n	8008b20 <__sflush_r+0x18>
 8008b8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	d002      	beq.n	8008b98 <__sflush_r+0x90>
 8008b92:	4628      	mov	r0, r5
 8008b94:	f7fe f8e8 	bl	8006d68 <_free_r>
 8008b98:	2000      	movs	r0, #0
 8008b9a:	6360      	str	r0, [r4, #52]	; 0x34
 8008b9c:	e7c1      	b.n	8008b22 <__sflush_r+0x1a>
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	47b0      	blx	r6
 8008ba4:	1c41      	adds	r1, r0, #1
 8008ba6:	d1c8      	bne.n	8008b3a <__sflush_r+0x32>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d0c5      	beq.n	8008b3a <__sflush_r+0x32>
 8008bae:	2b1d      	cmp	r3, #29
 8008bb0:	d001      	beq.n	8008bb6 <__sflush_r+0xae>
 8008bb2:	2b16      	cmp	r3, #22
 8008bb4:	d101      	bne.n	8008bba <__sflush_r+0xb2>
 8008bb6:	602f      	str	r7, [r5, #0]
 8008bb8:	e7b2      	b.n	8008b20 <__sflush_r+0x18>
 8008bba:	89a3      	ldrh	r3, [r4, #12]
 8008bbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bc0:	81a3      	strh	r3, [r4, #12]
 8008bc2:	e7ae      	b.n	8008b22 <__sflush_r+0x1a>
 8008bc4:	690f      	ldr	r7, [r1, #16]
 8008bc6:	2f00      	cmp	r7, #0
 8008bc8:	d0aa      	beq.n	8008b20 <__sflush_r+0x18>
 8008bca:	0793      	lsls	r3, r2, #30
 8008bcc:	bf18      	it	ne
 8008bce:	2300      	movne	r3, #0
 8008bd0:	680e      	ldr	r6, [r1, #0]
 8008bd2:	bf08      	it	eq
 8008bd4:	694b      	ldreq	r3, [r1, #20]
 8008bd6:	1bf6      	subs	r6, r6, r7
 8008bd8:	600f      	str	r7, [r1, #0]
 8008bda:	608b      	str	r3, [r1, #8]
 8008bdc:	2e00      	cmp	r6, #0
 8008bde:	dd9f      	ble.n	8008b20 <__sflush_r+0x18>
 8008be0:	4633      	mov	r3, r6
 8008be2:	463a      	mov	r2, r7
 8008be4:	4628      	mov	r0, r5
 8008be6:	6a21      	ldr	r1, [r4, #32]
 8008be8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008bec:	47e0      	blx	ip
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	dc06      	bgt.n	8008c00 <__sflush_r+0xf8>
 8008bf2:	89a3      	ldrh	r3, [r4, #12]
 8008bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bfc:	81a3      	strh	r3, [r4, #12]
 8008bfe:	e790      	b.n	8008b22 <__sflush_r+0x1a>
 8008c00:	4407      	add	r7, r0
 8008c02:	1a36      	subs	r6, r6, r0
 8008c04:	e7ea      	b.n	8008bdc <__sflush_r+0xd4>
 8008c06:	bf00      	nop
 8008c08:	dfbffffe 	.word	0xdfbffffe

08008c0c <_fflush_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	690b      	ldr	r3, [r1, #16]
 8008c10:	4605      	mov	r5, r0
 8008c12:	460c      	mov	r4, r1
 8008c14:	b913      	cbnz	r3, 8008c1c <_fflush_r+0x10>
 8008c16:	2500      	movs	r5, #0
 8008c18:	4628      	mov	r0, r5
 8008c1a:	bd38      	pop	{r3, r4, r5, pc}
 8008c1c:	b118      	cbz	r0, 8008c26 <_fflush_r+0x1a>
 8008c1e:	6a03      	ldr	r3, [r0, #32]
 8008c20:	b90b      	cbnz	r3, 8008c26 <_fflush_r+0x1a>
 8008c22:	f7fc ff3d 	bl	8005aa0 <__sinit>
 8008c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d0f3      	beq.n	8008c16 <_fflush_r+0xa>
 8008c2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c30:	07d0      	lsls	r0, r2, #31
 8008c32:	d404      	bmi.n	8008c3e <_fflush_r+0x32>
 8008c34:	0599      	lsls	r1, r3, #22
 8008c36:	d402      	bmi.n	8008c3e <_fflush_r+0x32>
 8008c38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c3a:	f7fd fa04 	bl	8006046 <__retarget_lock_acquire_recursive>
 8008c3e:	4628      	mov	r0, r5
 8008c40:	4621      	mov	r1, r4
 8008c42:	f7ff ff61 	bl	8008b08 <__sflush_r>
 8008c46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c48:	4605      	mov	r5, r0
 8008c4a:	07da      	lsls	r2, r3, #31
 8008c4c:	d4e4      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c4e:	89a3      	ldrh	r3, [r4, #12]
 8008c50:	059b      	lsls	r3, r3, #22
 8008c52:	d4e1      	bmi.n	8008c18 <_fflush_r+0xc>
 8008c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c56:	f7fd f9f7 	bl	8006048 <__retarget_lock_release_recursive>
 8008c5a:	e7dd      	b.n	8008c18 <_fflush_r+0xc>

08008c5c <__swhatbuf_r>:
 8008c5c:	b570      	push	{r4, r5, r6, lr}
 8008c5e:	460c      	mov	r4, r1
 8008c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c64:	4615      	mov	r5, r2
 8008c66:	2900      	cmp	r1, #0
 8008c68:	461e      	mov	r6, r3
 8008c6a:	b096      	sub	sp, #88	; 0x58
 8008c6c:	da0c      	bge.n	8008c88 <__swhatbuf_r+0x2c>
 8008c6e:	89a3      	ldrh	r3, [r4, #12]
 8008c70:	2100      	movs	r1, #0
 8008c72:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008c76:	bf0c      	ite	eq
 8008c78:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008c7c:	2340      	movne	r3, #64	; 0x40
 8008c7e:	2000      	movs	r0, #0
 8008c80:	6031      	str	r1, [r6, #0]
 8008c82:	602b      	str	r3, [r5, #0]
 8008c84:	b016      	add	sp, #88	; 0x58
 8008c86:	bd70      	pop	{r4, r5, r6, pc}
 8008c88:	466a      	mov	r2, sp
 8008c8a:	f000 f8a9 	bl	8008de0 <_fstat_r>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	dbed      	blt.n	8008c6e <__swhatbuf_r+0x12>
 8008c92:	9901      	ldr	r1, [sp, #4]
 8008c94:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008c98:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008c9c:	4259      	negs	r1, r3
 8008c9e:	4159      	adcs	r1, r3
 8008ca0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ca4:	e7eb      	b.n	8008c7e <__swhatbuf_r+0x22>

08008ca6 <__smakebuf_r>:
 8008ca6:	898b      	ldrh	r3, [r1, #12]
 8008ca8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008caa:	079d      	lsls	r5, r3, #30
 8008cac:	4606      	mov	r6, r0
 8008cae:	460c      	mov	r4, r1
 8008cb0:	d507      	bpl.n	8008cc2 <__smakebuf_r+0x1c>
 8008cb2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008cb6:	6023      	str	r3, [r4, #0]
 8008cb8:	6123      	str	r3, [r4, #16]
 8008cba:	2301      	movs	r3, #1
 8008cbc:	6163      	str	r3, [r4, #20]
 8008cbe:	b002      	add	sp, #8
 8008cc0:	bd70      	pop	{r4, r5, r6, pc}
 8008cc2:	466a      	mov	r2, sp
 8008cc4:	ab01      	add	r3, sp, #4
 8008cc6:	f7ff ffc9 	bl	8008c5c <__swhatbuf_r>
 8008cca:	9900      	ldr	r1, [sp, #0]
 8008ccc:	4605      	mov	r5, r0
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f7fe f8ba 	bl	8006e48 <_malloc_r>
 8008cd4:	b948      	cbnz	r0, 8008cea <__smakebuf_r+0x44>
 8008cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cda:	059a      	lsls	r2, r3, #22
 8008cdc:	d4ef      	bmi.n	8008cbe <__smakebuf_r+0x18>
 8008cde:	f023 0303 	bic.w	r3, r3, #3
 8008ce2:	f043 0302 	orr.w	r3, r3, #2
 8008ce6:	81a3      	strh	r3, [r4, #12]
 8008ce8:	e7e3      	b.n	8008cb2 <__smakebuf_r+0xc>
 8008cea:	89a3      	ldrh	r3, [r4, #12]
 8008cec:	6020      	str	r0, [r4, #0]
 8008cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cf2:	81a3      	strh	r3, [r4, #12]
 8008cf4:	9b00      	ldr	r3, [sp, #0]
 8008cf6:	6120      	str	r0, [r4, #16]
 8008cf8:	6163      	str	r3, [r4, #20]
 8008cfa:	9b01      	ldr	r3, [sp, #4]
 8008cfc:	b15b      	cbz	r3, 8008d16 <__smakebuf_r+0x70>
 8008cfe:	4630      	mov	r0, r6
 8008d00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d04:	f000 f87e 	bl	8008e04 <_isatty_r>
 8008d08:	b128      	cbz	r0, 8008d16 <__smakebuf_r+0x70>
 8008d0a:	89a3      	ldrh	r3, [r4, #12]
 8008d0c:	f023 0303 	bic.w	r3, r3, #3
 8008d10:	f043 0301 	orr.w	r3, r3, #1
 8008d14:	81a3      	strh	r3, [r4, #12]
 8008d16:	89a3      	ldrh	r3, [r4, #12]
 8008d18:	431d      	orrs	r5, r3
 8008d1a:	81a5      	strh	r5, [r4, #12]
 8008d1c:	e7cf      	b.n	8008cbe <__smakebuf_r+0x18>

08008d1e <_putc_r>:
 8008d1e:	b570      	push	{r4, r5, r6, lr}
 8008d20:	460d      	mov	r5, r1
 8008d22:	4614      	mov	r4, r2
 8008d24:	4606      	mov	r6, r0
 8008d26:	b118      	cbz	r0, 8008d30 <_putc_r+0x12>
 8008d28:	6a03      	ldr	r3, [r0, #32]
 8008d2a:	b90b      	cbnz	r3, 8008d30 <_putc_r+0x12>
 8008d2c:	f7fc feb8 	bl	8005aa0 <__sinit>
 8008d30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d32:	07d8      	lsls	r0, r3, #31
 8008d34:	d405      	bmi.n	8008d42 <_putc_r+0x24>
 8008d36:	89a3      	ldrh	r3, [r4, #12]
 8008d38:	0599      	lsls	r1, r3, #22
 8008d3a:	d402      	bmi.n	8008d42 <_putc_r+0x24>
 8008d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d3e:	f7fd f982 	bl	8006046 <__retarget_lock_acquire_recursive>
 8008d42:	68a3      	ldr	r3, [r4, #8]
 8008d44:	3b01      	subs	r3, #1
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	60a3      	str	r3, [r4, #8]
 8008d4a:	da05      	bge.n	8008d58 <_putc_r+0x3a>
 8008d4c:	69a2      	ldr	r2, [r4, #24]
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	db12      	blt.n	8008d78 <_putc_r+0x5a>
 8008d52:	b2eb      	uxtb	r3, r5
 8008d54:	2b0a      	cmp	r3, #10
 8008d56:	d00f      	beq.n	8008d78 <_putc_r+0x5a>
 8008d58:	6823      	ldr	r3, [r4, #0]
 8008d5a:	1c5a      	adds	r2, r3, #1
 8008d5c:	6022      	str	r2, [r4, #0]
 8008d5e:	701d      	strb	r5, [r3, #0]
 8008d60:	b2ed      	uxtb	r5, r5
 8008d62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d64:	07da      	lsls	r2, r3, #31
 8008d66:	d405      	bmi.n	8008d74 <_putc_r+0x56>
 8008d68:	89a3      	ldrh	r3, [r4, #12]
 8008d6a:	059b      	lsls	r3, r3, #22
 8008d6c:	d402      	bmi.n	8008d74 <_putc_r+0x56>
 8008d6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d70:	f7fd f96a 	bl	8006048 <__retarget_lock_release_recursive>
 8008d74:	4628      	mov	r0, r5
 8008d76:	bd70      	pop	{r4, r5, r6, pc}
 8008d78:	4629      	mov	r1, r5
 8008d7a:	4622      	mov	r2, r4
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	f7fd f83a 	bl	8005df6 <__swbuf_r>
 8008d82:	4605      	mov	r5, r0
 8008d84:	e7ed      	b.n	8008d62 <_putc_r+0x44>

08008d86 <memmove>:
 8008d86:	4288      	cmp	r0, r1
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	eb01 0402 	add.w	r4, r1, r2
 8008d8e:	d902      	bls.n	8008d96 <memmove+0x10>
 8008d90:	4284      	cmp	r4, r0
 8008d92:	4623      	mov	r3, r4
 8008d94:	d807      	bhi.n	8008da6 <memmove+0x20>
 8008d96:	1e43      	subs	r3, r0, #1
 8008d98:	42a1      	cmp	r1, r4
 8008d9a:	d008      	beq.n	8008dae <memmove+0x28>
 8008d9c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008da0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008da4:	e7f8      	b.n	8008d98 <memmove+0x12>
 8008da6:	4601      	mov	r1, r0
 8008da8:	4402      	add	r2, r0
 8008daa:	428a      	cmp	r2, r1
 8008dac:	d100      	bne.n	8008db0 <memmove+0x2a>
 8008dae:	bd10      	pop	{r4, pc}
 8008db0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008db4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008db8:	e7f7      	b.n	8008daa <memmove+0x24>

08008dba <strncmp>:
 8008dba:	b510      	push	{r4, lr}
 8008dbc:	b16a      	cbz	r2, 8008dda <strncmp+0x20>
 8008dbe:	3901      	subs	r1, #1
 8008dc0:	1884      	adds	r4, r0, r2
 8008dc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dc6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d103      	bne.n	8008dd6 <strncmp+0x1c>
 8008dce:	42a0      	cmp	r0, r4
 8008dd0:	d001      	beq.n	8008dd6 <strncmp+0x1c>
 8008dd2:	2a00      	cmp	r2, #0
 8008dd4:	d1f5      	bne.n	8008dc2 <strncmp+0x8>
 8008dd6:	1ad0      	subs	r0, r2, r3
 8008dd8:	bd10      	pop	{r4, pc}
 8008dda:	4610      	mov	r0, r2
 8008ddc:	e7fc      	b.n	8008dd8 <strncmp+0x1e>
	...

08008de0 <_fstat_r>:
 8008de0:	b538      	push	{r3, r4, r5, lr}
 8008de2:	2300      	movs	r3, #0
 8008de4:	4d06      	ldr	r5, [pc, #24]	; (8008e00 <_fstat_r+0x20>)
 8008de6:	4604      	mov	r4, r0
 8008de8:	4608      	mov	r0, r1
 8008dea:	4611      	mov	r1, r2
 8008dec:	602b      	str	r3, [r5, #0]
 8008dee:	f7f8 f9b3 	bl	8001158 <_fstat>
 8008df2:	1c43      	adds	r3, r0, #1
 8008df4:	d102      	bne.n	8008dfc <_fstat_r+0x1c>
 8008df6:	682b      	ldr	r3, [r5, #0]
 8008df8:	b103      	cbz	r3, 8008dfc <_fstat_r+0x1c>
 8008dfa:	6023      	str	r3, [r4, #0]
 8008dfc:	bd38      	pop	{r3, r4, r5, pc}
 8008dfe:	bf00      	nop
 8008e00:	20000cb4 	.word	0x20000cb4

08008e04 <_isatty_r>:
 8008e04:	b538      	push	{r3, r4, r5, lr}
 8008e06:	2300      	movs	r3, #0
 8008e08:	4d05      	ldr	r5, [pc, #20]	; (8008e20 <_isatty_r+0x1c>)
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	4608      	mov	r0, r1
 8008e0e:	602b      	str	r3, [r5, #0]
 8008e10:	f7f8 f9b1 	bl	8001176 <_isatty>
 8008e14:	1c43      	adds	r3, r0, #1
 8008e16:	d102      	bne.n	8008e1e <_isatty_r+0x1a>
 8008e18:	682b      	ldr	r3, [r5, #0]
 8008e1a:	b103      	cbz	r3, 8008e1e <_isatty_r+0x1a>
 8008e1c:	6023      	str	r3, [r4, #0]
 8008e1e:	bd38      	pop	{r3, r4, r5, pc}
 8008e20:	20000cb4 	.word	0x20000cb4

08008e24 <_sbrk_r>:
 8008e24:	b538      	push	{r3, r4, r5, lr}
 8008e26:	2300      	movs	r3, #0
 8008e28:	4d05      	ldr	r5, [pc, #20]	; (8008e40 <_sbrk_r+0x1c>)
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	4608      	mov	r0, r1
 8008e2e:	602b      	str	r3, [r5, #0]
 8008e30:	f7f8 f9b8 	bl	80011a4 <_sbrk>
 8008e34:	1c43      	adds	r3, r0, #1
 8008e36:	d102      	bne.n	8008e3e <_sbrk_r+0x1a>
 8008e38:	682b      	ldr	r3, [r5, #0]
 8008e3a:	b103      	cbz	r3, 8008e3e <_sbrk_r+0x1a>
 8008e3c:	6023      	str	r3, [r4, #0]
 8008e3e:	bd38      	pop	{r3, r4, r5, pc}
 8008e40:	20000cb4 	.word	0x20000cb4

08008e44 <nan>:
 8008e44:	2000      	movs	r0, #0
 8008e46:	4901      	ldr	r1, [pc, #4]	; (8008e4c <nan+0x8>)
 8008e48:	4770      	bx	lr
 8008e4a:	bf00      	nop
 8008e4c:	7ff80000 	.word	0x7ff80000

08008e50 <__assert_func>:
 8008e50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e52:	4614      	mov	r4, r2
 8008e54:	461a      	mov	r2, r3
 8008e56:	4b09      	ldr	r3, [pc, #36]	; (8008e7c <__assert_func+0x2c>)
 8008e58:	4605      	mov	r5, r0
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	68d8      	ldr	r0, [r3, #12]
 8008e5e:	b14c      	cbz	r4, 8008e74 <__assert_func+0x24>
 8008e60:	4b07      	ldr	r3, [pc, #28]	; (8008e80 <__assert_func+0x30>)
 8008e62:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e66:	9100      	str	r1, [sp, #0]
 8008e68:	462b      	mov	r3, r5
 8008e6a:	4906      	ldr	r1, [pc, #24]	; (8008e84 <__assert_func+0x34>)
 8008e6c:	f000 fbca 	bl	8009604 <fiprintf>
 8008e70:	f000 fbda 	bl	8009628 <abort>
 8008e74:	4b04      	ldr	r3, [pc, #16]	; (8008e88 <__assert_func+0x38>)
 8008e76:	461c      	mov	r4, r3
 8008e78:	e7f3      	b.n	8008e62 <__assert_func+0x12>
 8008e7a:	bf00      	nop
 8008e7c:	20000064 	.word	0x20000064
 8008e80:	08009cba 	.word	0x08009cba
 8008e84:	08009cc7 	.word	0x08009cc7
 8008e88:	08009cf5 	.word	0x08009cf5

08008e8c <_calloc_r>:
 8008e8c:	b570      	push	{r4, r5, r6, lr}
 8008e8e:	fba1 5402 	umull	r5, r4, r1, r2
 8008e92:	b934      	cbnz	r4, 8008ea2 <_calloc_r+0x16>
 8008e94:	4629      	mov	r1, r5
 8008e96:	f7fd ffd7 	bl	8006e48 <_malloc_r>
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	b928      	cbnz	r0, 8008eaa <_calloc_r+0x1e>
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	bd70      	pop	{r4, r5, r6, pc}
 8008ea2:	220c      	movs	r2, #12
 8008ea4:	2600      	movs	r6, #0
 8008ea6:	6002      	str	r2, [r0, #0]
 8008ea8:	e7f9      	b.n	8008e9e <_calloc_r+0x12>
 8008eaa:	462a      	mov	r2, r5
 8008eac:	4621      	mov	r1, r4
 8008eae:	f7fd f837 	bl	8005f20 <memset>
 8008eb2:	e7f4      	b.n	8008e9e <_calloc_r+0x12>

08008eb4 <rshift>:
 8008eb4:	6903      	ldr	r3, [r0, #16]
 8008eb6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008eba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008ebe:	f100 0414 	add.w	r4, r0, #20
 8008ec2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008ec6:	dd46      	ble.n	8008f56 <rshift+0xa2>
 8008ec8:	f011 011f 	ands.w	r1, r1, #31
 8008ecc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008ed0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008ed4:	d10c      	bne.n	8008ef0 <rshift+0x3c>
 8008ed6:	4629      	mov	r1, r5
 8008ed8:	f100 0710 	add.w	r7, r0, #16
 8008edc:	42b1      	cmp	r1, r6
 8008ede:	d335      	bcc.n	8008f4c <rshift+0x98>
 8008ee0:	1a9b      	subs	r3, r3, r2
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	1eea      	subs	r2, r5, #3
 8008ee6:	4296      	cmp	r6, r2
 8008ee8:	bf38      	it	cc
 8008eea:	2300      	movcc	r3, #0
 8008eec:	4423      	add	r3, r4
 8008eee:	e015      	b.n	8008f1c <rshift+0x68>
 8008ef0:	46a1      	mov	r9, r4
 8008ef2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008ef6:	f1c1 0820 	rsb	r8, r1, #32
 8008efa:	40cf      	lsrs	r7, r1
 8008efc:	f105 0e04 	add.w	lr, r5, #4
 8008f00:	4576      	cmp	r6, lr
 8008f02:	46f4      	mov	ip, lr
 8008f04:	d816      	bhi.n	8008f34 <rshift+0x80>
 8008f06:	1a9a      	subs	r2, r3, r2
 8008f08:	0092      	lsls	r2, r2, #2
 8008f0a:	3a04      	subs	r2, #4
 8008f0c:	3501      	adds	r5, #1
 8008f0e:	42ae      	cmp	r6, r5
 8008f10:	bf38      	it	cc
 8008f12:	2200      	movcc	r2, #0
 8008f14:	18a3      	adds	r3, r4, r2
 8008f16:	50a7      	str	r7, [r4, r2]
 8008f18:	b107      	cbz	r7, 8008f1c <rshift+0x68>
 8008f1a:	3304      	adds	r3, #4
 8008f1c:	42a3      	cmp	r3, r4
 8008f1e:	eba3 0204 	sub.w	r2, r3, r4
 8008f22:	bf08      	it	eq
 8008f24:	2300      	moveq	r3, #0
 8008f26:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008f2a:	6102      	str	r2, [r0, #16]
 8008f2c:	bf08      	it	eq
 8008f2e:	6143      	streq	r3, [r0, #20]
 8008f30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f34:	f8dc c000 	ldr.w	ip, [ip]
 8008f38:	fa0c fc08 	lsl.w	ip, ip, r8
 8008f3c:	ea4c 0707 	orr.w	r7, ip, r7
 8008f40:	f849 7b04 	str.w	r7, [r9], #4
 8008f44:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008f48:	40cf      	lsrs	r7, r1
 8008f4a:	e7d9      	b.n	8008f00 <rshift+0x4c>
 8008f4c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008f50:	f847 cf04 	str.w	ip, [r7, #4]!
 8008f54:	e7c2      	b.n	8008edc <rshift+0x28>
 8008f56:	4623      	mov	r3, r4
 8008f58:	e7e0      	b.n	8008f1c <rshift+0x68>

08008f5a <__hexdig_fun>:
 8008f5a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008f5e:	2b09      	cmp	r3, #9
 8008f60:	d802      	bhi.n	8008f68 <__hexdig_fun+0xe>
 8008f62:	3820      	subs	r0, #32
 8008f64:	b2c0      	uxtb	r0, r0
 8008f66:	4770      	bx	lr
 8008f68:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008f6c:	2b05      	cmp	r3, #5
 8008f6e:	d801      	bhi.n	8008f74 <__hexdig_fun+0x1a>
 8008f70:	3847      	subs	r0, #71	; 0x47
 8008f72:	e7f7      	b.n	8008f64 <__hexdig_fun+0xa>
 8008f74:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008f78:	2b05      	cmp	r3, #5
 8008f7a:	d801      	bhi.n	8008f80 <__hexdig_fun+0x26>
 8008f7c:	3827      	subs	r0, #39	; 0x27
 8008f7e:	e7f1      	b.n	8008f64 <__hexdig_fun+0xa>
 8008f80:	2000      	movs	r0, #0
 8008f82:	4770      	bx	lr

08008f84 <__gethex>:
 8008f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f88:	4681      	mov	r9, r0
 8008f8a:	468a      	mov	sl, r1
 8008f8c:	4617      	mov	r7, r2
 8008f8e:	680a      	ldr	r2, [r1, #0]
 8008f90:	b085      	sub	sp, #20
 8008f92:	f102 0b02 	add.w	fp, r2, #2
 8008f96:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008f9a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008f9e:	9302      	str	r3, [sp, #8]
 8008fa0:	32fe      	adds	r2, #254	; 0xfe
 8008fa2:	eb02 030b 	add.w	r3, r2, fp
 8008fa6:	46d8      	mov	r8, fp
 8008fa8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008fac:	9301      	str	r3, [sp, #4]
 8008fae:	2830      	cmp	r0, #48	; 0x30
 8008fb0:	d0f7      	beq.n	8008fa2 <__gethex+0x1e>
 8008fb2:	f7ff ffd2 	bl	8008f5a <__hexdig_fun>
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d138      	bne.n	800902e <__gethex+0xaa>
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	4640      	mov	r0, r8
 8008fc0:	49a7      	ldr	r1, [pc, #668]	; (8009260 <__gethex+0x2dc>)
 8008fc2:	f7ff fefa 	bl	8008dba <strncmp>
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d169      	bne.n	80090a0 <__gethex+0x11c>
 8008fcc:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008fd0:	465d      	mov	r5, fp
 8008fd2:	f7ff ffc2 	bl	8008f5a <__hexdig_fun>
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	d064      	beq.n	80090a4 <__gethex+0x120>
 8008fda:	465a      	mov	r2, fp
 8008fdc:	7810      	ldrb	r0, [r2, #0]
 8008fde:	4690      	mov	r8, r2
 8008fe0:	2830      	cmp	r0, #48	; 0x30
 8008fe2:	f102 0201 	add.w	r2, r2, #1
 8008fe6:	d0f9      	beq.n	8008fdc <__gethex+0x58>
 8008fe8:	f7ff ffb7 	bl	8008f5a <__hexdig_fun>
 8008fec:	2301      	movs	r3, #1
 8008fee:	fab0 f480 	clz	r4, r0
 8008ff2:	465e      	mov	r6, fp
 8008ff4:	0964      	lsrs	r4, r4, #5
 8008ff6:	9301      	str	r3, [sp, #4]
 8008ff8:	4642      	mov	r2, r8
 8008ffa:	4615      	mov	r5, r2
 8008ffc:	7828      	ldrb	r0, [r5, #0]
 8008ffe:	3201      	adds	r2, #1
 8009000:	f7ff ffab 	bl	8008f5a <__hexdig_fun>
 8009004:	2800      	cmp	r0, #0
 8009006:	d1f8      	bne.n	8008ffa <__gethex+0x76>
 8009008:	2201      	movs	r2, #1
 800900a:	4628      	mov	r0, r5
 800900c:	4994      	ldr	r1, [pc, #592]	; (8009260 <__gethex+0x2dc>)
 800900e:	f7ff fed4 	bl	8008dba <strncmp>
 8009012:	b978      	cbnz	r0, 8009034 <__gethex+0xb0>
 8009014:	b946      	cbnz	r6, 8009028 <__gethex+0xa4>
 8009016:	1c6e      	adds	r6, r5, #1
 8009018:	4632      	mov	r2, r6
 800901a:	4615      	mov	r5, r2
 800901c:	7828      	ldrb	r0, [r5, #0]
 800901e:	3201      	adds	r2, #1
 8009020:	f7ff ff9b 	bl	8008f5a <__hexdig_fun>
 8009024:	2800      	cmp	r0, #0
 8009026:	d1f8      	bne.n	800901a <__gethex+0x96>
 8009028:	1b73      	subs	r3, r6, r5
 800902a:	009e      	lsls	r6, r3, #2
 800902c:	e004      	b.n	8009038 <__gethex+0xb4>
 800902e:	2400      	movs	r4, #0
 8009030:	4626      	mov	r6, r4
 8009032:	e7e1      	b.n	8008ff8 <__gethex+0x74>
 8009034:	2e00      	cmp	r6, #0
 8009036:	d1f7      	bne.n	8009028 <__gethex+0xa4>
 8009038:	782b      	ldrb	r3, [r5, #0]
 800903a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800903e:	2b50      	cmp	r3, #80	; 0x50
 8009040:	d13d      	bne.n	80090be <__gethex+0x13a>
 8009042:	786b      	ldrb	r3, [r5, #1]
 8009044:	2b2b      	cmp	r3, #43	; 0x2b
 8009046:	d02f      	beq.n	80090a8 <__gethex+0x124>
 8009048:	2b2d      	cmp	r3, #45	; 0x2d
 800904a:	d031      	beq.n	80090b0 <__gethex+0x12c>
 800904c:	f04f 0b00 	mov.w	fp, #0
 8009050:	1c69      	adds	r1, r5, #1
 8009052:	7808      	ldrb	r0, [r1, #0]
 8009054:	f7ff ff81 	bl	8008f5a <__hexdig_fun>
 8009058:	1e42      	subs	r2, r0, #1
 800905a:	b2d2      	uxtb	r2, r2
 800905c:	2a18      	cmp	r2, #24
 800905e:	d82e      	bhi.n	80090be <__gethex+0x13a>
 8009060:	f1a0 0210 	sub.w	r2, r0, #16
 8009064:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009068:	f7ff ff77 	bl	8008f5a <__hexdig_fun>
 800906c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009070:	fa5f fc8c 	uxtb.w	ip, ip
 8009074:	f1bc 0f18 	cmp.w	ip, #24
 8009078:	d91d      	bls.n	80090b6 <__gethex+0x132>
 800907a:	f1bb 0f00 	cmp.w	fp, #0
 800907e:	d000      	beq.n	8009082 <__gethex+0xfe>
 8009080:	4252      	negs	r2, r2
 8009082:	4416      	add	r6, r2
 8009084:	f8ca 1000 	str.w	r1, [sl]
 8009088:	b1dc      	cbz	r4, 80090c2 <__gethex+0x13e>
 800908a:	9b01      	ldr	r3, [sp, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	bf14      	ite	ne
 8009090:	f04f 0800 	movne.w	r8, #0
 8009094:	f04f 0806 	moveq.w	r8, #6
 8009098:	4640      	mov	r0, r8
 800909a:	b005      	add	sp, #20
 800909c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a0:	4645      	mov	r5, r8
 80090a2:	4626      	mov	r6, r4
 80090a4:	2401      	movs	r4, #1
 80090a6:	e7c7      	b.n	8009038 <__gethex+0xb4>
 80090a8:	f04f 0b00 	mov.w	fp, #0
 80090ac:	1ca9      	adds	r1, r5, #2
 80090ae:	e7d0      	b.n	8009052 <__gethex+0xce>
 80090b0:	f04f 0b01 	mov.w	fp, #1
 80090b4:	e7fa      	b.n	80090ac <__gethex+0x128>
 80090b6:	230a      	movs	r3, #10
 80090b8:	fb03 0002 	mla	r0, r3, r2, r0
 80090bc:	e7d0      	b.n	8009060 <__gethex+0xdc>
 80090be:	4629      	mov	r1, r5
 80090c0:	e7e0      	b.n	8009084 <__gethex+0x100>
 80090c2:	4621      	mov	r1, r4
 80090c4:	eba5 0308 	sub.w	r3, r5, r8
 80090c8:	3b01      	subs	r3, #1
 80090ca:	2b07      	cmp	r3, #7
 80090cc:	dc0a      	bgt.n	80090e4 <__gethex+0x160>
 80090ce:	4648      	mov	r0, r9
 80090d0:	f7fd ff46 	bl	8006f60 <_Balloc>
 80090d4:	4604      	mov	r4, r0
 80090d6:	b940      	cbnz	r0, 80090ea <__gethex+0x166>
 80090d8:	4602      	mov	r2, r0
 80090da:	21e4      	movs	r1, #228	; 0xe4
 80090dc:	4b61      	ldr	r3, [pc, #388]	; (8009264 <__gethex+0x2e0>)
 80090de:	4862      	ldr	r0, [pc, #392]	; (8009268 <__gethex+0x2e4>)
 80090e0:	f7ff feb6 	bl	8008e50 <__assert_func>
 80090e4:	3101      	adds	r1, #1
 80090e6:	105b      	asrs	r3, r3, #1
 80090e8:	e7ef      	b.n	80090ca <__gethex+0x146>
 80090ea:	2300      	movs	r3, #0
 80090ec:	469b      	mov	fp, r3
 80090ee:	f100 0a14 	add.w	sl, r0, #20
 80090f2:	f8cd a004 	str.w	sl, [sp, #4]
 80090f6:	45a8      	cmp	r8, r5
 80090f8:	d344      	bcc.n	8009184 <__gethex+0x200>
 80090fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80090fe:	4658      	mov	r0, fp
 8009100:	f848 bb04 	str.w	fp, [r8], #4
 8009104:	eba8 080a 	sub.w	r8, r8, sl
 8009108:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800910c:	6122      	str	r2, [r4, #16]
 800910e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8009112:	f7fe f817 	bl	8007144 <__hi0bits>
 8009116:	683d      	ldr	r5, [r7, #0]
 8009118:	eba8 0800 	sub.w	r8, r8, r0
 800911c:	45a8      	cmp	r8, r5
 800911e:	dd59      	ble.n	80091d4 <__gethex+0x250>
 8009120:	eba8 0805 	sub.w	r8, r8, r5
 8009124:	4641      	mov	r1, r8
 8009126:	4620      	mov	r0, r4
 8009128:	f7fe fb95 	bl	8007856 <__any_on>
 800912c:	4683      	mov	fp, r0
 800912e:	b1b8      	cbz	r0, 8009160 <__gethex+0x1dc>
 8009130:	f04f 0b01 	mov.w	fp, #1
 8009134:	f108 33ff 	add.w	r3, r8, #4294967295
 8009138:	1159      	asrs	r1, r3, #5
 800913a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800913e:	f003 021f 	and.w	r2, r3, #31
 8009142:	fa0b f202 	lsl.w	r2, fp, r2
 8009146:	420a      	tst	r2, r1
 8009148:	d00a      	beq.n	8009160 <__gethex+0x1dc>
 800914a:	455b      	cmp	r3, fp
 800914c:	dd06      	ble.n	800915c <__gethex+0x1d8>
 800914e:	4620      	mov	r0, r4
 8009150:	f1a8 0102 	sub.w	r1, r8, #2
 8009154:	f7fe fb7f 	bl	8007856 <__any_on>
 8009158:	2800      	cmp	r0, #0
 800915a:	d138      	bne.n	80091ce <__gethex+0x24a>
 800915c:	f04f 0b02 	mov.w	fp, #2
 8009160:	4641      	mov	r1, r8
 8009162:	4620      	mov	r0, r4
 8009164:	f7ff fea6 	bl	8008eb4 <rshift>
 8009168:	4446      	add	r6, r8
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	42b3      	cmp	r3, r6
 800916e:	da41      	bge.n	80091f4 <__gethex+0x270>
 8009170:	4621      	mov	r1, r4
 8009172:	4648      	mov	r0, r9
 8009174:	f7fd ff34 	bl	8006fe0 <_Bfree>
 8009178:	2300      	movs	r3, #0
 800917a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800917c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009180:	6013      	str	r3, [r2, #0]
 8009182:	e789      	b.n	8009098 <__gethex+0x114>
 8009184:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009188:	2a2e      	cmp	r2, #46	; 0x2e
 800918a:	d014      	beq.n	80091b6 <__gethex+0x232>
 800918c:	2b20      	cmp	r3, #32
 800918e:	d106      	bne.n	800919e <__gethex+0x21a>
 8009190:	9b01      	ldr	r3, [sp, #4]
 8009192:	f843 bb04 	str.w	fp, [r3], #4
 8009196:	f04f 0b00 	mov.w	fp, #0
 800919a:	9301      	str	r3, [sp, #4]
 800919c:	465b      	mov	r3, fp
 800919e:	7828      	ldrb	r0, [r5, #0]
 80091a0:	9303      	str	r3, [sp, #12]
 80091a2:	f7ff feda 	bl	8008f5a <__hexdig_fun>
 80091a6:	9b03      	ldr	r3, [sp, #12]
 80091a8:	f000 000f 	and.w	r0, r0, #15
 80091ac:	4098      	lsls	r0, r3
 80091ae:	ea4b 0b00 	orr.w	fp, fp, r0
 80091b2:	3304      	adds	r3, #4
 80091b4:	e79f      	b.n	80090f6 <__gethex+0x172>
 80091b6:	45a8      	cmp	r8, r5
 80091b8:	d8e8      	bhi.n	800918c <__gethex+0x208>
 80091ba:	2201      	movs	r2, #1
 80091bc:	4628      	mov	r0, r5
 80091be:	4928      	ldr	r1, [pc, #160]	; (8009260 <__gethex+0x2dc>)
 80091c0:	9303      	str	r3, [sp, #12]
 80091c2:	f7ff fdfa 	bl	8008dba <strncmp>
 80091c6:	9b03      	ldr	r3, [sp, #12]
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d1df      	bne.n	800918c <__gethex+0x208>
 80091cc:	e793      	b.n	80090f6 <__gethex+0x172>
 80091ce:	f04f 0b03 	mov.w	fp, #3
 80091d2:	e7c5      	b.n	8009160 <__gethex+0x1dc>
 80091d4:	da0b      	bge.n	80091ee <__gethex+0x26a>
 80091d6:	eba5 0808 	sub.w	r8, r5, r8
 80091da:	4621      	mov	r1, r4
 80091dc:	4642      	mov	r2, r8
 80091de:	4648      	mov	r0, r9
 80091e0:	f7fe f916 	bl	8007410 <__lshift>
 80091e4:	4604      	mov	r4, r0
 80091e6:	eba6 0608 	sub.w	r6, r6, r8
 80091ea:	f100 0a14 	add.w	sl, r0, #20
 80091ee:	f04f 0b00 	mov.w	fp, #0
 80091f2:	e7ba      	b.n	800916a <__gethex+0x1e6>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	42b3      	cmp	r3, r6
 80091f8:	dd74      	ble.n	80092e4 <__gethex+0x360>
 80091fa:	1b9e      	subs	r6, r3, r6
 80091fc:	42b5      	cmp	r5, r6
 80091fe:	dc35      	bgt.n	800926c <__gethex+0x2e8>
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b02      	cmp	r3, #2
 8009204:	d023      	beq.n	800924e <__gethex+0x2ca>
 8009206:	2b03      	cmp	r3, #3
 8009208:	d025      	beq.n	8009256 <__gethex+0x2d2>
 800920a:	2b01      	cmp	r3, #1
 800920c:	d115      	bne.n	800923a <__gethex+0x2b6>
 800920e:	42b5      	cmp	r5, r6
 8009210:	d113      	bne.n	800923a <__gethex+0x2b6>
 8009212:	2d01      	cmp	r5, #1
 8009214:	d10b      	bne.n	800922e <__gethex+0x2aa>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	9a02      	ldr	r2, [sp, #8]
 800921a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800921e:	6013      	str	r3, [r2, #0]
 8009220:	2301      	movs	r3, #1
 8009222:	6123      	str	r3, [r4, #16]
 8009224:	f8ca 3000 	str.w	r3, [sl]
 8009228:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800922a:	601c      	str	r4, [r3, #0]
 800922c:	e734      	b.n	8009098 <__gethex+0x114>
 800922e:	4620      	mov	r0, r4
 8009230:	1e69      	subs	r1, r5, #1
 8009232:	f7fe fb10 	bl	8007856 <__any_on>
 8009236:	2800      	cmp	r0, #0
 8009238:	d1ed      	bne.n	8009216 <__gethex+0x292>
 800923a:	4621      	mov	r1, r4
 800923c:	4648      	mov	r0, r9
 800923e:	f7fd fecf 	bl	8006fe0 <_Bfree>
 8009242:	2300      	movs	r3, #0
 8009244:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009246:	f04f 0850 	mov.w	r8, #80	; 0x50
 800924a:	6013      	str	r3, [r2, #0]
 800924c:	e724      	b.n	8009098 <__gethex+0x114>
 800924e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1f2      	bne.n	800923a <__gethex+0x2b6>
 8009254:	e7df      	b.n	8009216 <__gethex+0x292>
 8009256:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1dc      	bne.n	8009216 <__gethex+0x292>
 800925c:	e7ed      	b.n	800923a <__gethex+0x2b6>
 800925e:	bf00      	nop
 8009260:	08009b4c 	.word	0x08009b4c
 8009264:	080099df 	.word	0x080099df
 8009268:	08009cf6 	.word	0x08009cf6
 800926c:	f106 38ff 	add.w	r8, r6, #4294967295
 8009270:	f1bb 0f00 	cmp.w	fp, #0
 8009274:	d133      	bne.n	80092de <__gethex+0x35a>
 8009276:	f1b8 0f00 	cmp.w	r8, #0
 800927a:	d004      	beq.n	8009286 <__gethex+0x302>
 800927c:	4641      	mov	r1, r8
 800927e:	4620      	mov	r0, r4
 8009280:	f7fe fae9 	bl	8007856 <__any_on>
 8009284:	4683      	mov	fp, r0
 8009286:	2301      	movs	r3, #1
 8009288:	ea4f 1268 	mov.w	r2, r8, asr #5
 800928c:	f008 081f 	and.w	r8, r8, #31
 8009290:	fa03 f308 	lsl.w	r3, r3, r8
 8009294:	f04f 0802 	mov.w	r8, #2
 8009298:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800929c:	4631      	mov	r1, r6
 800929e:	4213      	tst	r3, r2
 80092a0:	4620      	mov	r0, r4
 80092a2:	bf18      	it	ne
 80092a4:	f04b 0b02 	orrne.w	fp, fp, #2
 80092a8:	1bad      	subs	r5, r5, r6
 80092aa:	f7ff fe03 	bl	8008eb4 <rshift>
 80092ae:	687e      	ldr	r6, [r7, #4]
 80092b0:	f1bb 0f00 	cmp.w	fp, #0
 80092b4:	d04a      	beq.n	800934c <__gethex+0x3c8>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2b02      	cmp	r3, #2
 80092ba:	d016      	beq.n	80092ea <__gethex+0x366>
 80092bc:	2b03      	cmp	r3, #3
 80092be:	d018      	beq.n	80092f2 <__gethex+0x36e>
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d109      	bne.n	80092d8 <__gethex+0x354>
 80092c4:	f01b 0f02 	tst.w	fp, #2
 80092c8:	d006      	beq.n	80092d8 <__gethex+0x354>
 80092ca:	f8da 3000 	ldr.w	r3, [sl]
 80092ce:	ea4b 0b03 	orr.w	fp, fp, r3
 80092d2:	f01b 0f01 	tst.w	fp, #1
 80092d6:	d10f      	bne.n	80092f8 <__gethex+0x374>
 80092d8:	f048 0810 	orr.w	r8, r8, #16
 80092dc:	e036      	b.n	800934c <__gethex+0x3c8>
 80092de:	f04f 0b01 	mov.w	fp, #1
 80092e2:	e7d0      	b.n	8009286 <__gethex+0x302>
 80092e4:	f04f 0801 	mov.w	r8, #1
 80092e8:	e7e2      	b.n	80092b0 <__gethex+0x32c>
 80092ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092ec:	f1c3 0301 	rsb	r3, r3, #1
 80092f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80092f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d0ef      	beq.n	80092d8 <__gethex+0x354>
 80092f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80092fc:	f104 0214 	add.w	r2, r4, #20
 8009300:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009304:	9301      	str	r3, [sp, #4]
 8009306:	2300      	movs	r3, #0
 8009308:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800930c:	4694      	mov	ip, r2
 800930e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009312:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009316:	d01e      	beq.n	8009356 <__gethex+0x3d2>
 8009318:	3101      	adds	r1, #1
 800931a:	f8cc 1000 	str.w	r1, [ip]
 800931e:	f1b8 0f02 	cmp.w	r8, #2
 8009322:	f104 0214 	add.w	r2, r4, #20
 8009326:	d13d      	bne.n	80093a4 <__gethex+0x420>
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	3b01      	subs	r3, #1
 800932c:	42ab      	cmp	r3, r5
 800932e:	d10b      	bne.n	8009348 <__gethex+0x3c4>
 8009330:	2301      	movs	r3, #1
 8009332:	1169      	asrs	r1, r5, #5
 8009334:	f005 051f 	and.w	r5, r5, #31
 8009338:	fa03 f505 	lsl.w	r5, r3, r5
 800933c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009340:	421d      	tst	r5, r3
 8009342:	bf18      	it	ne
 8009344:	f04f 0801 	movne.w	r8, #1
 8009348:	f048 0820 	orr.w	r8, r8, #32
 800934c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800934e:	601c      	str	r4, [r3, #0]
 8009350:	9b02      	ldr	r3, [sp, #8]
 8009352:	601e      	str	r6, [r3, #0]
 8009354:	e6a0      	b.n	8009098 <__gethex+0x114>
 8009356:	4290      	cmp	r0, r2
 8009358:	f842 3c04 	str.w	r3, [r2, #-4]
 800935c:	d8d6      	bhi.n	800930c <__gethex+0x388>
 800935e:	68a2      	ldr	r2, [r4, #8]
 8009360:	4593      	cmp	fp, r2
 8009362:	db17      	blt.n	8009394 <__gethex+0x410>
 8009364:	6861      	ldr	r1, [r4, #4]
 8009366:	4648      	mov	r0, r9
 8009368:	3101      	adds	r1, #1
 800936a:	f7fd fdf9 	bl	8006f60 <_Balloc>
 800936e:	4682      	mov	sl, r0
 8009370:	b918      	cbnz	r0, 800937a <__gethex+0x3f6>
 8009372:	4602      	mov	r2, r0
 8009374:	2184      	movs	r1, #132	; 0x84
 8009376:	4b1a      	ldr	r3, [pc, #104]	; (80093e0 <__gethex+0x45c>)
 8009378:	e6b1      	b.n	80090de <__gethex+0x15a>
 800937a:	6922      	ldr	r2, [r4, #16]
 800937c:	f104 010c 	add.w	r1, r4, #12
 8009380:	3202      	adds	r2, #2
 8009382:	0092      	lsls	r2, r2, #2
 8009384:	300c      	adds	r0, #12
 8009386:	f7fc fe6e 	bl	8006066 <memcpy>
 800938a:	4621      	mov	r1, r4
 800938c:	4648      	mov	r0, r9
 800938e:	f7fd fe27 	bl	8006fe0 <_Bfree>
 8009392:	4654      	mov	r4, sl
 8009394:	6922      	ldr	r2, [r4, #16]
 8009396:	1c51      	adds	r1, r2, #1
 8009398:	6121      	str	r1, [r4, #16]
 800939a:	2101      	movs	r1, #1
 800939c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80093a0:	6151      	str	r1, [r2, #20]
 80093a2:	e7bc      	b.n	800931e <__gethex+0x39a>
 80093a4:	6921      	ldr	r1, [r4, #16]
 80093a6:	4559      	cmp	r1, fp
 80093a8:	dd0b      	ble.n	80093c2 <__gethex+0x43e>
 80093aa:	2101      	movs	r1, #1
 80093ac:	4620      	mov	r0, r4
 80093ae:	f7ff fd81 	bl	8008eb4 <rshift>
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	3601      	adds	r6, #1
 80093b6:	42b3      	cmp	r3, r6
 80093b8:	f6ff aeda 	blt.w	8009170 <__gethex+0x1ec>
 80093bc:	f04f 0801 	mov.w	r8, #1
 80093c0:	e7c2      	b.n	8009348 <__gethex+0x3c4>
 80093c2:	f015 051f 	ands.w	r5, r5, #31
 80093c6:	d0f9      	beq.n	80093bc <__gethex+0x438>
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	f1c5 0520 	rsb	r5, r5, #32
 80093ce:	441a      	add	r2, r3
 80093d0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80093d4:	f7fd feb6 	bl	8007144 <__hi0bits>
 80093d8:	42a8      	cmp	r0, r5
 80093da:	dbe6      	blt.n	80093aa <__gethex+0x426>
 80093dc:	e7ee      	b.n	80093bc <__gethex+0x438>
 80093de:	bf00      	nop
 80093e0:	080099df 	.word	0x080099df

080093e4 <L_shift>:
 80093e4:	f1c2 0208 	rsb	r2, r2, #8
 80093e8:	0092      	lsls	r2, r2, #2
 80093ea:	b570      	push	{r4, r5, r6, lr}
 80093ec:	f1c2 0620 	rsb	r6, r2, #32
 80093f0:	6843      	ldr	r3, [r0, #4]
 80093f2:	6804      	ldr	r4, [r0, #0]
 80093f4:	fa03 f506 	lsl.w	r5, r3, r6
 80093f8:	432c      	orrs	r4, r5
 80093fa:	40d3      	lsrs	r3, r2
 80093fc:	6004      	str	r4, [r0, #0]
 80093fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8009402:	4288      	cmp	r0, r1
 8009404:	d3f4      	bcc.n	80093f0 <L_shift+0xc>
 8009406:	bd70      	pop	{r4, r5, r6, pc}

08009408 <__match>:
 8009408:	b530      	push	{r4, r5, lr}
 800940a:	6803      	ldr	r3, [r0, #0]
 800940c:	3301      	adds	r3, #1
 800940e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009412:	b914      	cbnz	r4, 800941a <__match+0x12>
 8009414:	6003      	str	r3, [r0, #0]
 8009416:	2001      	movs	r0, #1
 8009418:	bd30      	pop	{r4, r5, pc}
 800941a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800941e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009422:	2d19      	cmp	r5, #25
 8009424:	bf98      	it	ls
 8009426:	3220      	addls	r2, #32
 8009428:	42a2      	cmp	r2, r4
 800942a:	d0f0      	beq.n	800940e <__match+0x6>
 800942c:	2000      	movs	r0, #0
 800942e:	e7f3      	b.n	8009418 <__match+0x10>

08009430 <__hexnan>:
 8009430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009434:	2500      	movs	r5, #0
 8009436:	680b      	ldr	r3, [r1, #0]
 8009438:	4682      	mov	sl, r0
 800943a:	115e      	asrs	r6, r3, #5
 800943c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009440:	f013 031f 	ands.w	r3, r3, #31
 8009444:	bf18      	it	ne
 8009446:	3604      	addne	r6, #4
 8009448:	1f37      	subs	r7, r6, #4
 800944a:	4690      	mov	r8, r2
 800944c:	46b9      	mov	r9, r7
 800944e:	463c      	mov	r4, r7
 8009450:	46ab      	mov	fp, r5
 8009452:	b087      	sub	sp, #28
 8009454:	6801      	ldr	r1, [r0, #0]
 8009456:	9301      	str	r3, [sp, #4]
 8009458:	f846 5c04 	str.w	r5, [r6, #-4]
 800945c:	9502      	str	r5, [sp, #8]
 800945e:	784a      	ldrb	r2, [r1, #1]
 8009460:	1c4b      	adds	r3, r1, #1
 8009462:	9303      	str	r3, [sp, #12]
 8009464:	b342      	cbz	r2, 80094b8 <__hexnan+0x88>
 8009466:	4610      	mov	r0, r2
 8009468:	9105      	str	r1, [sp, #20]
 800946a:	9204      	str	r2, [sp, #16]
 800946c:	f7ff fd75 	bl	8008f5a <__hexdig_fun>
 8009470:	2800      	cmp	r0, #0
 8009472:	d14f      	bne.n	8009514 <__hexnan+0xe4>
 8009474:	9a04      	ldr	r2, [sp, #16]
 8009476:	9905      	ldr	r1, [sp, #20]
 8009478:	2a20      	cmp	r2, #32
 800947a:	d818      	bhi.n	80094ae <__hexnan+0x7e>
 800947c:	9b02      	ldr	r3, [sp, #8]
 800947e:	459b      	cmp	fp, r3
 8009480:	dd13      	ble.n	80094aa <__hexnan+0x7a>
 8009482:	454c      	cmp	r4, r9
 8009484:	d206      	bcs.n	8009494 <__hexnan+0x64>
 8009486:	2d07      	cmp	r5, #7
 8009488:	dc04      	bgt.n	8009494 <__hexnan+0x64>
 800948a:	462a      	mov	r2, r5
 800948c:	4649      	mov	r1, r9
 800948e:	4620      	mov	r0, r4
 8009490:	f7ff ffa8 	bl	80093e4 <L_shift>
 8009494:	4544      	cmp	r4, r8
 8009496:	d950      	bls.n	800953a <__hexnan+0x10a>
 8009498:	2300      	movs	r3, #0
 800949a:	f1a4 0904 	sub.w	r9, r4, #4
 800949e:	f844 3c04 	str.w	r3, [r4, #-4]
 80094a2:	461d      	mov	r5, r3
 80094a4:	464c      	mov	r4, r9
 80094a6:	f8cd b008 	str.w	fp, [sp, #8]
 80094aa:	9903      	ldr	r1, [sp, #12]
 80094ac:	e7d7      	b.n	800945e <__hexnan+0x2e>
 80094ae:	2a29      	cmp	r2, #41	; 0x29
 80094b0:	d155      	bne.n	800955e <__hexnan+0x12e>
 80094b2:	3102      	adds	r1, #2
 80094b4:	f8ca 1000 	str.w	r1, [sl]
 80094b8:	f1bb 0f00 	cmp.w	fp, #0
 80094bc:	d04f      	beq.n	800955e <__hexnan+0x12e>
 80094be:	454c      	cmp	r4, r9
 80094c0:	d206      	bcs.n	80094d0 <__hexnan+0xa0>
 80094c2:	2d07      	cmp	r5, #7
 80094c4:	dc04      	bgt.n	80094d0 <__hexnan+0xa0>
 80094c6:	462a      	mov	r2, r5
 80094c8:	4649      	mov	r1, r9
 80094ca:	4620      	mov	r0, r4
 80094cc:	f7ff ff8a 	bl	80093e4 <L_shift>
 80094d0:	4544      	cmp	r4, r8
 80094d2:	d934      	bls.n	800953e <__hexnan+0x10e>
 80094d4:	4623      	mov	r3, r4
 80094d6:	f1a8 0204 	sub.w	r2, r8, #4
 80094da:	f853 1b04 	ldr.w	r1, [r3], #4
 80094de:	429f      	cmp	r7, r3
 80094e0:	f842 1f04 	str.w	r1, [r2, #4]!
 80094e4:	d2f9      	bcs.n	80094da <__hexnan+0xaa>
 80094e6:	1b3b      	subs	r3, r7, r4
 80094e8:	f023 0303 	bic.w	r3, r3, #3
 80094ec:	3304      	adds	r3, #4
 80094ee:	3e03      	subs	r6, #3
 80094f0:	3401      	adds	r4, #1
 80094f2:	42a6      	cmp	r6, r4
 80094f4:	bf38      	it	cc
 80094f6:	2304      	movcc	r3, #4
 80094f8:	2200      	movs	r2, #0
 80094fa:	4443      	add	r3, r8
 80094fc:	f843 2b04 	str.w	r2, [r3], #4
 8009500:	429f      	cmp	r7, r3
 8009502:	d2fb      	bcs.n	80094fc <__hexnan+0xcc>
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	b91b      	cbnz	r3, 8009510 <__hexnan+0xe0>
 8009508:	4547      	cmp	r7, r8
 800950a:	d126      	bne.n	800955a <__hexnan+0x12a>
 800950c:	2301      	movs	r3, #1
 800950e:	603b      	str	r3, [r7, #0]
 8009510:	2005      	movs	r0, #5
 8009512:	e025      	b.n	8009560 <__hexnan+0x130>
 8009514:	3501      	adds	r5, #1
 8009516:	2d08      	cmp	r5, #8
 8009518:	f10b 0b01 	add.w	fp, fp, #1
 800951c:	dd06      	ble.n	800952c <__hexnan+0xfc>
 800951e:	4544      	cmp	r4, r8
 8009520:	d9c3      	bls.n	80094aa <__hexnan+0x7a>
 8009522:	2300      	movs	r3, #0
 8009524:	2501      	movs	r5, #1
 8009526:	f844 3c04 	str.w	r3, [r4, #-4]
 800952a:	3c04      	subs	r4, #4
 800952c:	6822      	ldr	r2, [r4, #0]
 800952e:	f000 000f 	and.w	r0, r0, #15
 8009532:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009536:	6020      	str	r0, [r4, #0]
 8009538:	e7b7      	b.n	80094aa <__hexnan+0x7a>
 800953a:	2508      	movs	r5, #8
 800953c:	e7b5      	b.n	80094aa <__hexnan+0x7a>
 800953e:	9b01      	ldr	r3, [sp, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d0df      	beq.n	8009504 <__hexnan+0xd4>
 8009544:	f04f 32ff 	mov.w	r2, #4294967295
 8009548:	f1c3 0320 	rsb	r3, r3, #32
 800954c:	40da      	lsrs	r2, r3
 800954e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009552:	4013      	ands	r3, r2
 8009554:	f846 3c04 	str.w	r3, [r6, #-4]
 8009558:	e7d4      	b.n	8009504 <__hexnan+0xd4>
 800955a:	3f04      	subs	r7, #4
 800955c:	e7d2      	b.n	8009504 <__hexnan+0xd4>
 800955e:	2004      	movs	r0, #4
 8009560:	b007      	add	sp, #28
 8009562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009566 <__ascii_mbtowc>:
 8009566:	b082      	sub	sp, #8
 8009568:	b901      	cbnz	r1, 800956c <__ascii_mbtowc+0x6>
 800956a:	a901      	add	r1, sp, #4
 800956c:	b142      	cbz	r2, 8009580 <__ascii_mbtowc+0x1a>
 800956e:	b14b      	cbz	r3, 8009584 <__ascii_mbtowc+0x1e>
 8009570:	7813      	ldrb	r3, [r2, #0]
 8009572:	600b      	str	r3, [r1, #0]
 8009574:	7812      	ldrb	r2, [r2, #0]
 8009576:	1e10      	subs	r0, r2, #0
 8009578:	bf18      	it	ne
 800957a:	2001      	movne	r0, #1
 800957c:	b002      	add	sp, #8
 800957e:	4770      	bx	lr
 8009580:	4610      	mov	r0, r2
 8009582:	e7fb      	b.n	800957c <__ascii_mbtowc+0x16>
 8009584:	f06f 0001 	mvn.w	r0, #1
 8009588:	e7f8      	b.n	800957c <__ascii_mbtowc+0x16>

0800958a <_realloc_r>:
 800958a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800958e:	4680      	mov	r8, r0
 8009590:	4614      	mov	r4, r2
 8009592:	460e      	mov	r6, r1
 8009594:	b921      	cbnz	r1, 80095a0 <_realloc_r+0x16>
 8009596:	4611      	mov	r1, r2
 8009598:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800959c:	f7fd bc54 	b.w	8006e48 <_malloc_r>
 80095a0:	b92a      	cbnz	r2, 80095ae <_realloc_r+0x24>
 80095a2:	f7fd fbe1 	bl	8006d68 <_free_r>
 80095a6:	4625      	mov	r5, r4
 80095a8:	4628      	mov	r0, r5
 80095aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095ae:	f000 f842 	bl	8009636 <_malloc_usable_size_r>
 80095b2:	4284      	cmp	r4, r0
 80095b4:	4607      	mov	r7, r0
 80095b6:	d802      	bhi.n	80095be <_realloc_r+0x34>
 80095b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80095bc:	d812      	bhi.n	80095e4 <_realloc_r+0x5a>
 80095be:	4621      	mov	r1, r4
 80095c0:	4640      	mov	r0, r8
 80095c2:	f7fd fc41 	bl	8006e48 <_malloc_r>
 80095c6:	4605      	mov	r5, r0
 80095c8:	2800      	cmp	r0, #0
 80095ca:	d0ed      	beq.n	80095a8 <_realloc_r+0x1e>
 80095cc:	42bc      	cmp	r4, r7
 80095ce:	4622      	mov	r2, r4
 80095d0:	4631      	mov	r1, r6
 80095d2:	bf28      	it	cs
 80095d4:	463a      	movcs	r2, r7
 80095d6:	f7fc fd46 	bl	8006066 <memcpy>
 80095da:	4631      	mov	r1, r6
 80095dc:	4640      	mov	r0, r8
 80095de:	f7fd fbc3 	bl	8006d68 <_free_r>
 80095e2:	e7e1      	b.n	80095a8 <_realloc_r+0x1e>
 80095e4:	4635      	mov	r5, r6
 80095e6:	e7df      	b.n	80095a8 <_realloc_r+0x1e>

080095e8 <__ascii_wctomb>:
 80095e8:	4603      	mov	r3, r0
 80095ea:	4608      	mov	r0, r1
 80095ec:	b141      	cbz	r1, 8009600 <__ascii_wctomb+0x18>
 80095ee:	2aff      	cmp	r2, #255	; 0xff
 80095f0:	d904      	bls.n	80095fc <__ascii_wctomb+0x14>
 80095f2:	228a      	movs	r2, #138	; 0x8a
 80095f4:	f04f 30ff 	mov.w	r0, #4294967295
 80095f8:	601a      	str	r2, [r3, #0]
 80095fa:	4770      	bx	lr
 80095fc:	2001      	movs	r0, #1
 80095fe:	700a      	strb	r2, [r1, #0]
 8009600:	4770      	bx	lr
	...

08009604 <fiprintf>:
 8009604:	b40e      	push	{r1, r2, r3}
 8009606:	b503      	push	{r0, r1, lr}
 8009608:	4601      	mov	r1, r0
 800960a:	ab03      	add	r3, sp, #12
 800960c:	4805      	ldr	r0, [pc, #20]	; (8009624 <fiprintf+0x20>)
 800960e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009612:	6800      	ldr	r0, [r0, #0]
 8009614:	9301      	str	r3, [sp, #4]
 8009616:	f7ff f95d 	bl	80088d4 <_vfiprintf_r>
 800961a:	b002      	add	sp, #8
 800961c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009620:	b003      	add	sp, #12
 8009622:	4770      	bx	lr
 8009624:	20000064 	.word	0x20000064

08009628 <abort>:
 8009628:	2006      	movs	r0, #6
 800962a:	b508      	push	{r3, lr}
 800962c:	f000 f834 	bl	8009698 <raise>
 8009630:	2001      	movs	r0, #1
 8009632:	f7f7 fd7c 	bl	800112e <_exit>

08009636 <_malloc_usable_size_r>:
 8009636:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800963a:	1f18      	subs	r0, r3, #4
 800963c:	2b00      	cmp	r3, #0
 800963e:	bfbc      	itt	lt
 8009640:	580b      	ldrlt	r3, [r1, r0]
 8009642:	18c0      	addlt	r0, r0, r3
 8009644:	4770      	bx	lr

08009646 <_raise_r>:
 8009646:	291f      	cmp	r1, #31
 8009648:	b538      	push	{r3, r4, r5, lr}
 800964a:	4604      	mov	r4, r0
 800964c:	460d      	mov	r5, r1
 800964e:	d904      	bls.n	800965a <_raise_r+0x14>
 8009650:	2316      	movs	r3, #22
 8009652:	6003      	str	r3, [r0, #0]
 8009654:	f04f 30ff 	mov.w	r0, #4294967295
 8009658:	bd38      	pop	{r3, r4, r5, pc}
 800965a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800965c:	b112      	cbz	r2, 8009664 <_raise_r+0x1e>
 800965e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009662:	b94b      	cbnz	r3, 8009678 <_raise_r+0x32>
 8009664:	4620      	mov	r0, r4
 8009666:	f000 f831 	bl	80096cc <_getpid_r>
 800966a:	462a      	mov	r2, r5
 800966c:	4601      	mov	r1, r0
 800966e:	4620      	mov	r0, r4
 8009670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009674:	f000 b818 	b.w	80096a8 <_kill_r>
 8009678:	2b01      	cmp	r3, #1
 800967a:	d00a      	beq.n	8009692 <_raise_r+0x4c>
 800967c:	1c59      	adds	r1, r3, #1
 800967e:	d103      	bne.n	8009688 <_raise_r+0x42>
 8009680:	2316      	movs	r3, #22
 8009682:	6003      	str	r3, [r0, #0]
 8009684:	2001      	movs	r0, #1
 8009686:	e7e7      	b.n	8009658 <_raise_r+0x12>
 8009688:	2400      	movs	r4, #0
 800968a:	4628      	mov	r0, r5
 800968c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009690:	4798      	blx	r3
 8009692:	2000      	movs	r0, #0
 8009694:	e7e0      	b.n	8009658 <_raise_r+0x12>
	...

08009698 <raise>:
 8009698:	4b02      	ldr	r3, [pc, #8]	; (80096a4 <raise+0xc>)
 800969a:	4601      	mov	r1, r0
 800969c:	6818      	ldr	r0, [r3, #0]
 800969e:	f7ff bfd2 	b.w	8009646 <_raise_r>
 80096a2:	bf00      	nop
 80096a4:	20000064 	.word	0x20000064

080096a8 <_kill_r>:
 80096a8:	b538      	push	{r3, r4, r5, lr}
 80096aa:	2300      	movs	r3, #0
 80096ac:	4d06      	ldr	r5, [pc, #24]	; (80096c8 <_kill_r+0x20>)
 80096ae:	4604      	mov	r4, r0
 80096b0:	4608      	mov	r0, r1
 80096b2:	4611      	mov	r1, r2
 80096b4:	602b      	str	r3, [r5, #0]
 80096b6:	f7f7 fd2a 	bl	800110e <_kill>
 80096ba:	1c43      	adds	r3, r0, #1
 80096bc:	d102      	bne.n	80096c4 <_kill_r+0x1c>
 80096be:	682b      	ldr	r3, [r5, #0]
 80096c0:	b103      	cbz	r3, 80096c4 <_kill_r+0x1c>
 80096c2:	6023      	str	r3, [r4, #0]
 80096c4:	bd38      	pop	{r3, r4, r5, pc}
 80096c6:	bf00      	nop
 80096c8:	20000cb4 	.word	0x20000cb4

080096cc <_getpid_r>:
 80096cc:	f7f7 bd18 	b.w	8001100 <_getpid>

080096d0 <_init>:
 80096d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d2:	bf00      	nop
 80096d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096d6:	bc08      	pop	{r3}
 80096d8:	469e      	mov	lr, r3
 80096da:	4770      	bx	lr

080096dc <_fini>:
 80096dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096de:	bf00      	nop
 80096e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096e2:	bc08      	pop	{r3}
 80096e4:	469e      	mov	lr, r3
 80096e6:	4770      	bx	lr
