/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  wire [2:0] _02_;
  wire [10:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [10:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_2z[4] | celloutsig_0_6z);
  assign celloutsig_0_50z = ~(_00_ | celloutsig_0_15z);
  assign celloutsig_0_67z = ~(celloutsig_0_50z | in_data[83]);
  assign celloutsig_1_0z = ~(in_data[149] | in_data[190]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_1_3z = ~(in_data[183] | celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_5z[9] | celloutsig_1_7z[11]);
  assign celloutsig_1_14z = ~(celloutsig_1_3z | celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z[3] | celloutsig_1_5z[2]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] | in_data[13]);
  assign celloutsig_1_12z = ~celloutsig_1_11z[0];
  assign celloutsig_0_21z = ~celloutsig_0_13z;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 9'h000;
    else _01_ <= celloutsig_1_5z[8:0];
  reg [2:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_4z;
  assign { _02_[2], _00_, _02_[0] } = _16_;
  assign celloutsig_0_5z = { celloutsig_0_3z[11:9], celloutsig_0_3z, celloutsig_0_1z } & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[139:131], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } & { in_data[187:177], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z[7:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z } & { celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[130:113], celloutsig_1_12z } & { celloutsig_1_8z, _01_, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_12z = { celloutsig_0_9z[5:1], celloutsig_0_9z } & { in_data[20:17], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[17:7] % { 1'h1, in_data[65:56] };
  assign celloutsig_0_4z = in_data[24:22] % { 1'h1, celloutsig_0_3z[13:12] };
  assign celloutsig_1_6z = { in_data[162:158], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, celloutsig_1_5z[8:2] };
  assign celloutsig_0_22z = celloutsig_0_16z[2:0] % { 1'h1, celloutsig_0_5z[14], celloutsig_0_21z };
  assign celloutsig_0_6z = ~^ celloutsig_0_5z[16:4];
  assign celloutsig_1_1z = ~^ { in_data[130:115], celloutsig_1_0z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_0z[7:1], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_8z = ~^ { in_data[160:159], celloutsig_1_2z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_5z[6], celloutsig_0_8z, celloutsig_0_2z, _02_[2], _00_, _02_[0], celloutsig_0_11z, celloutsig_0_12z, _02_[2], _00_, _02_[0], celloutsig_0_6z };
  assign celloutsig_0_15z = ~^ { in_data[48:40], celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_2z[14:0] >> celloutsig_0_2z[15:1];
  assign celloutsig_0_8z = celloutsig_0_2z[12:8] >> celloutsig_0_5z[13:9];
  assign celloutsig_1_5z = { celloutsig_1_4z[11:3], celloutsig_1_3z } <<< { celloutsig_1_4z[10:2], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_6z[4:0] <<< { in_data[106:104], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_9z = celloutsig_0_5z[13:2] <<< celloutsig_0_5z[14:3];
  assign celloutsig_0_14z = celloutsig_0_12z[11:1] <<< { celloutsig_0_2z[10:2], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_68z = in_data[20:10] >>> { celloutsig_0_12z[11:5], celloutsig_0_22z, celloutsig_0_36z };
  assign celloutsig_1_7z = { celloutsig_1_4z[8:3], celloutsig_1_4z } >>> { in_data[183:178], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_7z[16:3] >>> { in_data[118:108], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_2z[11:2] >>> { celloutsig_0_5z[7:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_3z[9:8], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z } >>> { celloutsig_0_14z[8:4], celloutsig_0_4z, _02_[2], _00_, _02_[0] };
  assign celloutsig_0_2z = { in_data[54:51], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[4:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign _02_[1] = _00_;
  assign { out_data[146:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
