<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='556' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getMatchingSuperRegClass(const llvm::TargetRegisterClass * A, const llvm::TargetRegisterClass * B, unsigned int Idx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='550'>/// Return a subclass of the specified register
  /// class A so that each register in it has a sub-register of the
  /// specified sub-register index which is in the specified register class B.
  ///
  /// TableGen will synthesize missing A sub-classes.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='187' u='c' c='_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='189' u='c' c='_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='914' u='c' c='_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1648' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='452' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='456' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1342' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='657' u='c' c='_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='407' u='c' c='_ZN4llvm14TailDuplicator20duplicateInstructionEPNS_12MachineInstrEPNS_17MachineBasicBlockES4_RNS_8DenseMapIjNS_15TargetInstrInfo13RegSubRegPairENS_12D1188598'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='270' ll='284' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getMatchingSuperRegClass(const llvm::TargetRegisterClass * A, const llvm::TargetRegisterClass * B, unsigned int Idx) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='375' u='c' c='_ZL21shareSameRegisterFileRKN4llvm18TargetRegisterInfoEPKNS_19TargetRegisterClassEjS5_j'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1563' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='955' u='c' c='_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
