INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/asynchronous_synchronous_reset/asynchronous_synchronous_reset.srcs/sources_1/new/asynchronous_synchronous_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynchronous_synchronous_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/asynchronous_synchronous_reset/asynchronous_synchronous_reset.srcs/sim_1/new/asynchronous_synchronous_reset_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynchronous_synchronous_reset_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/asynchronous_synchronous_reset/asynchronous_synchronous_reset.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
