{
  "module_name": "dc.h",
  "hash_id": "fba65955389d5685a4f2b346c7be50b6b387bb81d205a5dc197b7890c7030dd5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tegra/dc.h",
  "human_readable_source": " \n \n\n#ifndef TEGRA_DC_H\n#define TEGRA_DC_H 1\n\n#include <linux/host1x.h>\n\n#include <drm/drm_crtc.h>\n\n#include \"drm.h\"\n\nstruct tegra_output;\n\n#define TEGRA_DC_LEGACY_PLANES_NUM\t7\n\nstruct tegra_dc_state {\n\tstruct drm_crtc_state base;\n\n\tstruct clk *clk;\n\tunsigned long pclk;\n\tunsigned int div;\n\n\tu32 planes;\n};\n\nstatic inline struct tegra_dc_state *to_dc_state(struct drm_crtc_state *state)\n{\n\tif (state)\n\t\treturn container_of(state, struct tegra_dc_state, base);\n\n\treturn NULL;\n}\n\nstruct tegra_dc_stats {\n\tunsigned long frames;\n\tunsigned long vblank;\n\tunsigned long underflow;\n\tunsigned long overflow;\n\n\tunsigned long frames_total;\n\tunsigned long vblank_total;\n\tunsigned long underflow_total;\n\tunsigned long overflow_total;\n};\n\nstruct tegra_windowgroup_soc {\n\tunsigned int index;\n\tunsigned int dc;\n\tconst unsigned int *windows;\n\tunsigned int num_windows;\n};\n\nstruct tegra_dc_soc_info {\n\tbool supports_background_color;\n\tbool supports_interlacing;\n\tbool supports_cursor;\n\tbool supports_block_linear;\n\tbool supports_sector_layout;\n\tbool has_legacy_blending;\n\tunsigned int pitch_align;\n\tbool has_powergate;\n\tbool coupled_pm;\n\tbool has_nvdisplay;\n\tconst struct tegra_windowgroup_soc *wgrps;\n\tunsigned int num_wgrps;\n\tconst u32 *primary_formats;\n\tunsigned int num_primary_formats;\n\tconst u32 *overlay_formats;\n\tunsigned int num_overlay_formats;\n\tconst u64 *modifiers;\n\tbool has_win_a_without_filters;\n\tbool has_win_b_vfilter_mem_client;\n\tbool has_win_c_without_vert_filter;\n\tbool plane_tiled_memory_bandwidth_x2;\n\tbool has_pll_d2_out0;\n};\n\nstruct tegra_dc {\n\tstruct host1x_client client;\n\tstruct host1x_syncpt *syncpt;\n\tstruct device *dev;\n\n\tstruct drm_crtc base;\n\tunsigned int powergate;\n\tint pipe;\n\n\tstruct clk *clk;\n\tstruct reset_control *rst;\n\tvoid __iomem *regs;\n\tint irq;\n\n\tstruct tegra_output *rgb;\n\n\tstruct tegra_dc_stats stats;\n\tstruct list_head list;\n\n\tstruct drm_info_list *debugfs_files;\n\n\tconst struct tegra_dc_soc_info *soc;\n\n\tbool has_opp_table;\n};\n\nstatic inline struct tegra_dc *\nhost1x_client_to_dc(struct host1x_client *client)\n{\n\treturn container_of(client, struct tegra_dc, client);\n}\n\nstatic inline struct tegra_dc *to_tegra_dc(struct drm_crtc *crtc)\n{\n\treturn crtc ? container_of(crtc, struct tegra_dc, base) : NULL;\n}\n\nstatic inline void tegra_dc_writel(struct tegra_dc *dc, u32 value,\n\t\t\t\t   unsigned int offset)\n{\n\ttrace_dc_writel(dc->dev, offset, value);\n\twritel(value, dc->regs + (offset << 2));\n}\n\nstatic inline u32 tegra_dc_readl(struct tegra_dc *dc, unsigned int offset)\n{\n\tu32 value = readl(dc->regs + (offset << 2));\n\n\ttrace_dc_readl(dc->dev, offset, value);\n\n\treturn value;\n}\n\nstruct tegra_dc_window {\n\tstruct {\n\t\tunsigned int x;\n\t\tunsigned int y;\n\t\tunsigned int w;\n\t\tunsigned int h;\n\t} src;\n\tstruct {\n\t\tunsigned int x;\n\t\tunsigned int y;\n\t\tunsigned int w;\n\t\tunsigned int h;\n\t} dst;\n\tunsigned int bits_per_pixel;\n\tunsigned int stride[2];\n\tunsigned long base[3];\n\tunsigned int zpos;\n\tbool reflect_x;\n\tbool reflect_y;\n\n\tstruct tegra_bo_tiling tiling;\n\tu32 format;\n\tu32 swap;\n};\n\n \nbool tegra_dc_has_output(struct tegra_dc *dc, struct device *dev);\nvoid tegra_dc_commit(struct tegra_dc *dc);\nint tegra_dc_state_setup_clock(struct tegra_dc *dc,\n\t\t\t       struct drm_crtc_state *crtc_state,\n\t\t\t       struct clk *clk, unsigned long pclk,\n\t\t\t       unsigned int div);\nvoid tegra_crtc_atomic_post_commit(struct drm_crtc *crtc,\n\t\t\t\t   struct drm_atomic_state *state);\n\n \nint tegra_dc_rgb_probe(struct tegra_dc *dc);\nvoid tegra_dc_rgb_remove(struct tegra_dc *dc);\nint tegra_dc_rgb_init(struct drm_device *drm, struct tegra_dc *dc);\nint tegra_dc_rgb_exit(struct tegra_dc *dc);\n\n#define DC_CMD_GENERAL_INCR_SYNCPT\t\t0x000\n#define DC_CMD_GENERAL_INCR_SYNCPT_CNTRL\t0x001\n#define  SYNCPT_CNTRL_NO_STALL   (1 << 8)\n#define  SYNCPT_CNTRL_SOFT_RESET (1 << 0)\n#define DC_CMD_GENERAL_INCR_SYNCPT_ERROR\t0x002\n#define DC_CMD_WIN_A_INCR_SYNCPT\t\t0x008\n#define DC_CMD_WIN_A_INCR_SYNCPT_CNTRL\t\t0x009\n#define DC_CMD_WIN_A_INCR_SYNCPT_ERROR\t\t0x00a\n#define DC_CMD_WIN_B_INCR_SYNCPT\t\t0x010\n#define DC_CMD_WIN_B_INCR_SYNCPT_CNTRL\t\t0x011\n#define DC_CMD_WIN_B_INCR_SYNCPT_ERROR\t\t0x012\n#define DC_CMD_WIN_C_INCR_SYNCPT\t\t0x018\n#define DC_CMD_WIN_C_INCR_SYNCPT_CNTRL\t\t0x019\n#define DC_CMD_WIN_C_INCR_SYNCPT_ERROR\t\t0x01a\n#define DC_CMD_CONT_SYNCPT_VSYNC\t\t0x028\n#define  SYNCPT_VSYNC_ENABLE (1 << 8)\n#define DC_CMD_DISPLAY_COMMAND_OPTION0\t\t0x031\n#define DC_CMD_DISPLAY_COMMAND\t\t\t0x032\n#define DISP_CTRL_MODE_STOP (0 << 5)\n#define DISP_CTRL_MODE_C_DISPLAY (1 << 5)\n#define DISP_CTRL_MODE_NC_DISPLAY (2 << 5)\n#define DISP_CTRL_MODE_MASK (3 << 5)\n#define DC_CMD_SIGNAL_RAISE\t\t\t0x033\n#define DC_CMD_DISPLAY_POWER_CONTROL\t\t0x036\n#define PW0_ENABLE (1 <<  0)\n#define PW1_ENABLE (1 <<  2)\n#define PW2_ENABLE (1 <<  4)\n#define PW3_ENABLE (1 <<  6)\n#define PW4_ENABLE (1 <<  8)\n#define PM0_ENABLE (1 << 16)\n#define PM1_ENABLE (1 << 18)\n\n#define DC_CMD_INT_STATUS\t\t\t0x037\n#define DC_CMD_INT_MASK\t\t\t\t0x038\n#define DC_CMD_INT_ENABLE\t\t\t0x039\n#define DC_CMD_INT_TYPE\t\t\t\t0x03a\n#define DC_CMD_INT_POLARITY\t\t\t0x03b\n#define CTXSW_INT                (1 << 0)\n#define FRAME_END_INT            (1 << 1)\n#define VBLANK_INT               (1 << 2)\n#define V_PULSE3_INT             (1 << 4)\n#define V_PULSE2_INT             (1 << 5)\n#define REGION_CRC_INT           (1 << 6)\n#define REG_TMOUT_INT            (1 << 7)\n#define WIN_A_UF_INT             (1 << 8)\n#define WIN_B_UF_INT             (1 << 9)\n#define WIN_C_UF_INT             (1 << 10)\n#define MSF_INT                  (1 << 12)\n#define WIN_A_OF_INT             (1 << 14)\n#define WIN_B_OF_INT             (1 << 15)\n#define WIN_C_OF_INT             (1 << 16)\n#define HEAD_UF_INT              (1 << 23)\n#define SD3_BUCKET_WALK_DONE_INT (1 << 24)\n#define DSC_OBUF_UF_INT          (1 << 26)\n#define DSC_RBUF_UF_INT          (1 << 27)\n#define DSC_BBUF_UF_INT          (1 << 28)\n#define DSC_TO_UF_INT            (1 << 29)\n\n#define DC_CMD_SIGNAL_RAISE1\t\t\t0x03c\n#define DC_CMD_SIGNAL_RAISE2\t\t\t0x03d\n#define DC_CMD_SIGNAL_RAISE3\t\t\t0x03e\n\n#define DC_CMD_STATE_ACCESS\t\t\t0x040\n#define READ_MUX  (1 << 0)\n#define WRITE_MUX (1 << 2)\n\n#define DC_CMD_STATE_CONTROL\t\t\t0x041\n#define GENERAL_ACT_REQ (1 <<  0)\n#define WIN_A_ACT_REQ   (1 <<  1)\n#define WIN_B_ACT_REQ   (1 <<  2)\n#define WIN_C_ACT_REQ   (1 <<  3)\n#define CURSOR_ACT_REQ  (1 <<  7)\n#define GENERAL_UPDATE  (1 <<  8)\n#define WIN_A_UPDATE    (1 <<  9)\n#define WIN_B_UPDATE    (1 << 10)\n#define WIN_C_UPDATE    (1 << 11)\n#define CURSOR_UPDATE   (1 << 15)\n#define COMMON_ACTREQ   (1 << 16)\n#define COMMON_UPDATE   (1 << 17)\n#define NC_HOST_TRIG    (1 << 24)\n\n#define DC_CMD_DISPLAY_WINDOW_HEADER\t\t0x042\n#define WINDOW_A_SELECT (1 << 4)\n#define WINDOW_B_SELECT (1 << 5)\n#define WINDOW_C_SELECT (1 << 6)\n\n#define DC_CMD_REG_ACT_CONTROL\t\t\t0x043\n\n#define DC_COM_CRC_CONTROL\t\t\t0x300\n#define  DC_COM_CRC_CONTROL_ALWAYS (1 << 3)\n#define  DC_COM_CRC_CONTROL_FULL_FRAME  (0 << 2)\n#define  DC_COM_CRC_CONTROL_ACTIVE_DATA (1 << 2)\n#define  DC_COM_CRC_CONTROL_WAIT (1 << 1)\n#define  DC_COM_CRC_CONTROL_ENABLE (1 << 0)\n#define DC_COM_CRC_CHECKSUM\t\t\t0x301\n#define DC_COM_PIN_OUTPUT_ENABLE(x) (0x302 + (x))\n#define DC_COM_PIN_OUTPUT_POLARITY(x) (0x306 + (x))\n#define LVS_OUTPUT_POLARITY_LOW (1 << 28)\n#define LHS_OUTPUT_POLARITY_LOW (1 << 30)\n#define DC_COM_PIN_OUTPUT_DATA(x) (0x30a + (x))\n#define DC_COM_PIN_INPUT_ENABLE(x) (0x30e + (x))\n#define DC_COM_PIN_INPUT_DATA(x) (0x312 + (x))\n#define DC_COM_PIN_OUTPUT_SELECT(x) (0x314 + (x))\n\n#define DC_COM_PIN_MISC_CONTROL\t\t\t0x31b\n#define DC_COM_PIN_PM0_CONTROL\t\t\t0x31c\n#define DC_COM_PIN_PM0_DUTY_CYCLE\t\t0x31d\n#define DC_COM_PIN_PM1_CONTROL\t\t\t0x31e\n#define DC_COM_PIN_PM1_DUTY_CYCLE\t\t0x31f\n\n#define DC_COM_SPI_CONTROL\t\t\t0x320\n#define DC_COM_SPI_START_BYTE\t\t\t0x321\n#define DC_COM_HSPI_WRITE_DATA_AB\t\t0x322\n#define DC_COM_HSPI_WRITE_DATA_CD\t\t0x323\n#define DC_COM_HSPI_CS_DC\t\t\t0x324\n#define DC_COM_SCRATCH_REGISTER_A\t\t0x325\n#define DC_COM_SCRATCH_REGISTER_B\t\t0x326\n#define DC_COM_GPIO_CTRL\t\t\t0x327\n#define DC_COM_GPIO_DEBOUNCE_COUNTER\t\t0x328\n#define DC_COM_CRC_CHECKSUM_LATCHED\t\t0x329\n\n#define DC_COM_RG_UNDERFLOW\t\t\t0x365\n#define  UNDERFLOW_MODE_RED      (1 << 8)\n#define  UNDERFLOW_REPORT_ENABLE (1 << 0)\n\n#define DC_DISP_DISP_SIGNAL_OPTIONS0\t\t0x400\n#define H_PULSE0_ENABLE (1 <<  8)\n#define H_PULSE1_ENABLE (1 << 10)\n#define H_PULSE2_ENABLE (1 << 12)\n\n#define DC_DISP_DISP_SIGNAL_OPTIONS1\t\t0x401\n\n#define DC_DISP_DISP_WIN_OPTIONS\t\t0x402\n#define HDMI_ENABLE\t(1 << 30)\n#define DSI_ENABLE\t(1 << 29)\n#define SOR1_TIMING_CYA\t(1 << 27)\n#define CURSOR_ENABLE\t(1 << 16)\n\n#define SOR_ENABLE(x)\t(1 << (25 + (((x) > 1) ? ((x) + 1) : (x))))\n\n#define DC_DISP_DISP_MEM_HIGH_PRIORITY\t\t0x403\n#define CURSOR_THRESHOLD(x)   (((x) & 0x03) << 24)\n#define WINDOW_A_THRESHOLD(x) (((x) & 0x7f) << 16)\n#define WINDOW_B_THRESHOLD(x) (((x) & 0x7f) <<  8)\n#define WINDOW_C_THRESHOLD(x) (((x) & 0xff) <<  0)\n\n#define DC_DISP_DISP_MEM_HIGH_PRIORITY_TIMER\t0x404\n#define CURSOR_DELAY(x)   (((x) & 0x3f) << 24)\n#define WINDOW_A_DELAY(x) (((x) & 0x3f) << 16)\n#define WINDOW_B_DELAY(x) (((x) & 0x3f) <<  8)\n#define WINDOW_C_DELAY(x) (((x) & 0x3f) <<  0)\n\n#define DC_DISP_DISP_TIMING_OPTIONS\t\t0x405\n#define VSYNC_H_POSITION(x) ((x) & 0xfff)\n\n#define DC_DISP_REF_TO_SYNC\t\t\t0x406\n#define DC_DISP_SYNC_WIDTH\t\t\t0x407\n#define DC_DISP_BACK_PORCH\t\t\t0x408\n#define DC_DISP_ACTIVE\t\t\t\t0x409\n#define DC_DISP_FRONT_PORCH\t\t\t0x40a\n#define DC_DISP_H_PULSE0_CONTROL\t\t0x40b\n#define DC_DISP_H_PULSE0_POSITION_A\t\t0x40c\n#define DC_DISP_H_PULSE0_POSITION_B\t\t0x40d\n#define DC_DISP_H_PULSE0_POSITION_C\t\t0x40e\n#define DC_DISP_H_PULSE0_POSITION_D\t\t0x40f\n#define DC_DISP_H_PULSE1_CONTROL\t\t0x410\n#define DC_DISP_H_PULSE1_POSITION_A\t\t0x411\n#define DC_DISP_H_PULSE1_POSITION_B\t\t0x412\n#define DC_DISP_H_PULSE1_POSITION_C\t\t0x413\n#define DC_DISP_H_PULSE1_POSITION_D\t\t0x414\n#define DC_DISP_H_PULSE2_CONTROL\t\t0x415\n#define DC_DISP_H_PULSE2_POSITION_A\t\t0x416\n#define DC_DISP_H_PULSE2_POSITION_B\t\t0x417\n#define DC_DISP_H_PULSE2_POSITION_C\t\t0x418\n#define DC_DISP_H_PULSE2_POSITION_D\t\t0x419\n#define DC_DISP_V_PULSE0_CONTROL\t\t0x41a\n#define DC_DISP_V_PULSE0_POSITION_A\t\t0x41b\n#define DC_DISP_V_PULSE0_POSITION_B\t\t0x41c\n#define DC_DISP_V_PULSE0_POSITION_C\t\t0x41d\n#define DC_DISP_V_PULSE1_CONTROL\t\t0x41e\n#define DC_DISP_V_PULSE1_POSITION_A\t\t0x41f\n#define DC_DISP_V_PULSE1_POSITION_B\t\t0x420\n#define DC_DISP_V_PULSE1_POSITION_C\t\t0x421\n#define DC_DISP_V_PULSE2_CONTROL\t\t0x422\n#define DC_DISP_V_PULSE2_POSITION_A\t\t0x423\n#define DC_DISP_V_PULSE3_CONTROL\t\t0x424\n#define DC_DISP_V_PULSE3_POSITION_A\t\t0x425\n#define DC_DISP_M0_CONTROL\t\t\t0x426\n#define DC_DISP_M1_CONTROL\t\t\t0x427\n#define DC_DISP_DI_CONTROL\t\t\t0x428\n#define DC_DISP_PP_CONTROL\t\t\t0x429\n#define DC_DISP_PP_SELECT_A\t\t\t0x42a\n#define DC_DISP_PP_SELECT_B\t\t\t0x42b\n#define DC_DISP_PP_SELECT_C\t\t\t0x42c\n#define DC_DISP_PP_SELECT_D\t\t\t0x42d\n\n#define PULSE_MODE_NORMAL    (0 << 3)\n#define PULSE_MODE_ONE_CLOCK (1 << 3)\n#define PULSE_POLARITY_HIGH  (0 << 4)\n#define PULSE_POLARITY_LOW   (1 << 4)\n#define PULSE_QUAL_ALWAYS    (0 << 6)\n#define PULSE_QUAL_VACTIVE   (2 << 6)\n#define PULSE_QUAL_VACTIVE1  (3 << 6)\n#define PULSE_LAST_START_A   (0 << 8)\n#define PULSE_LAST_END_A     (1 << 8)\n#define PULSE_LAST_START_B   (2 << 8)\n#define PULSE_LAST_END_B     (3 << 8)\n#define PULSE_LAST_START_C   (4 << 8)\n#define PULSE_LAST_END_C     (5 << 8)\n#define PULSE_LAST_START_D   (6 << 8)\n#define PULSE_LAST_END_D     (7 << 8)\n\n#define PULSE_START(x) (((x) & 0xfff) <<  0)\n#define PULSE_END(x)   (((x) & 0xfff) << 16)\n\n#define DC_DISP_DISP_CLOCK_CONTROL\t\t0x42e\n#define PIXEL_CLK_DIVIDER_PCD1  (0 << 8)\n#define PIXEL_CLK_DIVIDER_PCD1H (1 << 8)\n#define PIXEL_CLK_DIVIDER_PCD2  (2 << 8)\n#define PIXEL_CLK_DIVIDER_PCD3  (3 << 8)\n#define PIXEL_CLK_DIVIDER_PCD4  (4 << 8)\n#define PIXEL_CLK_DIVIDER_PCD6  (5 << 8)\n#define PIXEL_CLK_DIVIDER_PCD8  (6 << 8)\n#define PIXEL_CLK_DIVIDER_PCD9  (7 << 8)\n#define PIXEL_CLK_DIVIDER_PCD12 (8 << 8)\n#define PIXEL_CLK_DIVIDER_PCD16 (9 << 8)\n#define PIXEL_CLK_DIVIDER_PCD18 (10 << 8)\n#define PIXEL_CLK_DIVIDER_PCD24 (11 << 8)\n#define PIXEL_CLK_DIVIDER_PCD13 (12 << 8)\n#define SHIFT_CLK_DIVIDER(x)    ((x) & 0xff)\n\n#define DC_DISP_DISP_INTERFACE_CONTROL\t\t0x42f\n#define DISP_DATA_FORMAT_DF1P1C    (0 << 0)\n#define DISP_DATA_FORMAT_DF1P2C24B (1 << 0)\n#define DISP_DATA_FORMAT_DF1P2C18B (2 << 0)\n#define DISP_DATA_FORMAT_DF1P2C16B (3 << 0)\n#define DISP_DATA_FORMAT_DF2S      (4 << 0)\n#define DISP_DATA_FORMAT_DF3S      (5 << 0)\n#define DISP_DATA_FORMAT_DFSPI     (6 << 0)\n#define DISP_DATA_FORMAT_DF1P3C24B (7 << 0)\n#define DISP_DATA_FORMAT_DF1P3C18B (8 << 0)\n#define DISP_ALIGNMENT_MSB         (0 << 8)\n#define DISP_ALIGNMENT_LSB         (1 << 8)\n#define DISP_ORDER_RED_BLUE        (0 << 9)\n#define DISP_ORDER_BLUE_RED        (1 << 9)\n\n#define DC_DISP_DISP_COLOR_CONTROL\t\t0x430\n#define BASE_COLOR_SIZE666     ( 0 << 0)\n#define BASE_COLOR_SIZE111     ( 1 << 0)\n#define BASE_COLOR_SIZE222     ( 2 << 0)\n#define BASE_COLOR_SIZE333     ( 3 << 0)\n#define BASE_COLOR_SIZE444     ( 4 << 0)\n#define BASE_COLOR_SIZE555     ( 5 << 0)\n#define BASE_COLOR_SIZE565     ( 6 << 0)\n#define BASE_COLOR_SIZE332     ( 7 << 0)\n#define BASE_COLOR_SIZE888     ( 8 << 0)\n#define BASE_COLOR_SIZE101010  (10 << 0)\n#define BASE_COLOR_SIZE121212  (12 << 0)\n#define DITHER_CONTROL_MASK    (3 << 8)\n#define DITHER_CONTROL_DISABLE (0 << 8)\n#define DITHER_CONTROL_ORDERED (2 << 8)\n#define DITHER_CONTROL_ERRDIFF (3 << 8)\n#define BASE_COLOR_SIZE_MASK   (0xf << 0)\n#define BASE_COLOR_SIZE_666    (  0 << 0)\n#define BASE_COLOR_SIZE_111    (  1 << 0)\n#define BASE_COLOR_SIZE_222    (  2 << 0)\n#define BASE_COLOR_SIZE_333    (  3 << 0)\n#define BASE_COLOR_SIZE_444    (  4 << 0)\n#define BASE_COLOR_SIZE_555    (  5 << 0)\n#define BASE_COLOR_SIZE_565    (  6 << 0)\n#define BASE_COLOR_SIZE_332    (  7 << 0)\n#define BASE_COLOR_SIZE_888    (  8 << 0)\n#define BASE_COLOR_SIZE_101010 ( 10 << 0)\n#define BASE_COLOR_SIZE_121212 ( 12 << 0)\n\n#define DC_DISP_SHIFT_CLOCK_OPTIONS\t\t0x431\n#define  SC1_H_QUALIFIER_NONE\t(1 << 16)\n#define  SC0_H_QUALIFIER_NONE\t(1 <<  0)\n\n#define DC_DISP_DATA_ENABLE_OPTIONS\t\t0x432\n#define DE_SELECT_ACTIVE_BLANK  (0 << 0)\n#define DE_SELECT_ACTIVE        (1 << 0)\n#define DE_SELECT_ACTIVE_IS     (2 << 0)\n#define DE_CONTROL_ONECLK       (0 << 2)\n#define DE_CONTROL_NORMAL       (1 << 2)\n#define DE_CONTROL_EARLY_EXT    (2 << 2)\n#define DE_CONTROL_EARLY        (3 << 2)\n#define DE_CONTROL_ACTIVE_BLANK (4 << 2)\n\n#define DC_DISP_SERIAL_INTERFACE_OPTIONS\t0x433\n#define DC_DISP_LCD_SPI_OPTIONS\t\t\t0x434\n#define DC_DISP_BORDER_COLOR\t\t\t0x435\n#define DC_DISP_COLOR_KEY0_LOWER\t\t0x436\n#define DC_DISP_COLOR_KEY0_UPPER\t\t0x437\n#define DC_DISP_COLOR_KEY1_LOWER\t\t0x438\n#define DC_DISP_COLOR_KEY1_UPPER\t\t0x439\n\n#define DC_DISP_CURSOR_FOREGROUND\t\t0x43c\n#define DC_DISP_CURSOR_BACKGROUND\t\t0x43d\n\n#define DC_DISP_CURSOR_START_ADDR\t\t0x43e\n#define CURSOR_CLIP_DISPLAY\t(0 << 28)\n#define CURSOR_CLIP_WIN_A\t(1 << 28)\n#define CURSOR_CLIP_WIN_B\t(2 << 28)\n#define CURSOR_CLIP_WIN_C\t(3 << 28)\n#define CURSOR_SIZE_32x32\t(0 << 24)\n#define CURSOR_SIZE_64x64\t(1 << 24)\n#define CURSOR_SIZE_128x128\t(2 << 24)\n#define CURSOR_SIZE_256x256\t(3 << 24)\n#define DC_DISP_CURSOR_START_ADDR_NS\t\t0x43f\n\n#define DC_DISP_CURSOR_POSITION\t\t\t0x440\n#define DC_DISP_CURSOR_POSITION_NS\t\t0x441\n\n#define DC_DISP_INIT_SEQ_CONTROL\t\t0x442\n#define DC_DISP_SPI_INIT_SEQ_DATA_A\t\t0x443\n#define DC_DISP_SPI_INIT_SEQ_DATA_B\t\t0x444\n#define DC_DISP_SPI_INIT_SEQ_DATA_C\t\t0x445\n#define DC_DISP_SPI_INIT_SEQ_DATA_D\t\t0x446\n\n#define DC_DISP_DC_MCCIF_FIFOCTRL\t\t0x480\n#define DC_DISP_MCCIF_DISPLAY0A_HYST\t\t0x481\n#define DC_DISP_MCCIF_DISPLAY0B_HYST\t\t0x482\n#define DC_DISP_MCCIF_DISPLAY1A_HYST\t\t0x483\n#define DC_DISP_MCCIF_DISPLAY1B_HYST\t\t0x484\n\n#define DC_DISP_DAC_CRT_CTRL\t\t\t0x4c0\n#define DC_DISP_DISP_MISC_CONTROL\t\t0x4c1\n#define DC_DISP_SD_CONTROL\t\t\t0x4c2\n#define DC_DISP_SD_CSC_COEFF\t\t\t0x4c3\n#define DC_DISP_SD_LUT(x)\t\t\t(0x4c4 + (x))\n#define DC_DISP_SD_FLICKER_CONTROL\t\t0x4cd\n#define DC_DISP_DC_PIXEL_COUNT\t\t\t0x4ce\n#define DC_DISP_SD_HISTOGRAM(x)\t\t\t(0x4cf + (x))\n#define DC_DISP_SD_BL_PARAMETERS\t\t0x4d7\n#define DC_DISP_SD_BL_TF(x)\t\t\t(0x4d8 + (x))\n#define DC_DISP_SD_BL_CONTROL\t\t\t0x4dc\n#define DC_DISP_SD_HW_K_VALUES\t\t\t0x4dd\n#define DC_DISP_SD_MAN_K_VALUES\t\t\t0x4de\n\n#define DC_DISP_BLEND_BACKGROUND_COLOR\t\t0x4e4\n#define  BACKGROUND_COLOR_ALPHA(x) (((x) & 0xff) << 24)\n#define  BACKGROUND_COLOR_BLUE(x)  (((x) & 0xff) << 16)\n#define  BACKGROUND_COLOR_GREEN(x) (((x) & 0xff) << 8)\n#define  BACKGROUND_COLOR_RED(x)   (((x) & 0xff) << 0)\n\n#define DC_DISP_INTERLACE_CONTROL\t\t0x4e5\n#define  INTERLACE_STATUS (1 << 2)\n#define  INTERLACE_START  (1 << 1)\n#define  INTERLACE_ENABLE (1 << 0)\n\n#define DC_DISP_CURSOR_START_ADDR_HI\t\t0x4ec\n#define DC_DISP_BLEND_CURSOR_CONTROL\t\t0x4f1\n#define CURSOR_COMPOSITION_MODE_BLEND\t\t(0 << 25)\n#define CURSOR_COMPOSITION_MODE_XOR\t\t(1 << 25)\n#define CURSOR_MODE_LEGACY\t\t\t(0 << 24)\n#define CURSOR_MODE_NORMAL\t\t\t(1 << 24)\n#define CURSOR_DST_BLEND_ZERO\t\t\t(0 << 16)\n#define CURSOR_DST_BLEND_K1\t\t\t(1 << 16)\n#define CURSOR_DST_BLEND_NEG_K1_TIMES_SRC\t(2 << 16)\n#define CURSOR_DST_BLEND_MASK\t\t\t(3 << 16)\n#define CURSOR_SRC_BLEND_K1\t\t\t(0 << 8)\n#define CURSOR_SRC_BLEND_K1_TIMES_SRC\t\t(1 << 8)\n#define CURSOR_SRC_BLEND_MASK\t\t\t(3 << 8)\n#define CURSOR_ALPHA\t\t\t\t0xff\n\n#define DC_WIN_CORE_ACT_CONTROL 0x50e\n#define  VCOUNTER (0 << 0)\n#define  HCOUNTER (1 << 0)\n\n#define DC_WIN_CORE_IHUB_WGRP_LATENCY_CTLA 0x543\n#define  LATENCY_CTL_MODE_ENABLE (1 << 2)\n\n#define DC_WIN_CORE_IHUB_WGRP_LATENCY_CTLB 0x544\n#define  WATERMARK_MASK 0x1fffffff\n\n#define DC_WIN_CORE_PRECOMP_WGRP_PIPE_METER 0x560\n#define  PIPE_METER_INT(x)  (((x) & 0xff) << 8)\n#define  PIPE_METER_FRAC(x) (((x) & 0xff) << 0)\n\n#define DC_WIN_CORE_IHUB_WGRP_POOL_CONFIG 0x561\n#define  MEMPOOL_ENTRIES(x) (((x) & 0xffff) << 0)\n\n#define DC_WIN_CORE_IHUB_WGRP_FETCH_METER 0x562\n#define  SLOTS(x) (((x) & 0xff) << 0)\n\n#define DC_WIN_CORE_IHUB_LINEBUF_CONFIG 0x563\n#define  MODE_TWO_LINES  (0 << 14)\n#define  MODE_FOUR_LINES (1 << 14)\n\n#define DC_WIN_CORE_IHUB_THREAD_GROUP 0x568\n#define  THREAD_NUM_MASK (0x1f << 1)\n#define  THREAD_NUM(x) (((x) & 0x1f) << 1)\n#define  THREAD_GROUP_ENABLE (1 << 0)\n\n#define DC_WIN_H_FILTER_P(p)\t\t\t(0x601 + (p))\n#define DC_WIN_V_FILTER_P(p)\t\t\t(0x619 + (p))\n\n#define DC_WIN_CSC_YOF\t\t\t\t0x611\n#define DC_WIN_CSC_KYRGB\t\t\t0x612\n#define DC_WIN_CSC_KUR\t\t\t\t0x613\n#define DC_WIN_CSC_KVR\t\t\t\t0x614\n#define DC_WIN_CSC_KUG\t\t\t\t0x615\n#define DC_WIN_CSC_KVG\t\t\t\t0x616\n#define DC_WIN_CSC_KUB\t\t\t\t0x617\n#define DC_WIN_CSC_KVB\t\t\t\t0x618\n\n#define DC_WIN_WIN_OPTIONS\t\t\t0x700\n#define H_DIRECTION  (1 <<  0)\n#define V_DIRECTION  (1 <<  2)\n#define COLOR_EXPAND (1 <<  6)\n#define H_FILTER     (1 <<  8)\n#define V_FILTER     (1 << 10)\n#define CSC_ENABLE   (1 << 18)\n#define WIN_ENABLE   (1 << 30)\n\n#define DC_WIN_BYTE_SWAP\t\t\t0x701\n#define BYTE_SWAP_NOSWAP  (0 << 0)\n#define BYTE_SWAP_SWAP2   (1 << 0)\n#define BYTE_SWAP_SWAP4   (2 << 0)\n#define BYTE_SWAP_SWAP4HW (3 << 0)\n\n#define DC_WIN_BUFFER_CONTROL\t\t\t0x702\n#define BUFFER_CONTROL_HOST  (0 << 0)\n#define BUFFER_CONTROL_VI    (1 << 0)\n#define BUFFER_CONTROL_EPP   (2 << 0)\n#define BUFFER_CONTROL_MPEGE (3 << 0)\n#define BUFFER_CONTROL_SB2D  (4 << 0)\n\n#define DC_WIN_COLOR_DEPTH\t\t\t0x703\n#define WIN_COLOR_DEPTH_P1              0\n#define WIN_COLOR_DEPTH_P2              1\n#define WIN_COLOR_DEPTH_P4              2\n#define WIN_COLOR_DEPTH_P8              3\n#define WIN_COLOR_DEPTH_B4G4R4A4        4\n#define WIN_COLOR_DEPTH_B5G5R5A1        5\n#define WIN_COLOR_DEPTH_B5G6R5          6\n#define WIN_COLOR_DEPTH_A1B5G5R5        7\n#define WIN_COLOR_DEPTH_B8G8R8A8       12\n#define WIN_COLOR_DEPTH_R8G8B8A8       13\n#define WIN_COLOR_DEPTH_B6x2G6x2R6x2A8 14\n#define WIN_COLOR_DEPTH_R6x2G6x2B6x2A8 15\n#define WIN_COLOR_DEPTH_YCbCr422       16\n#define WIN_COLOR_DEPTH_YUV422         17\n#define WIN_COLOR_DEPTH_YCbCr420P      18\n#define WIN_COLOR_DEPTH_YUV420P        19\n#define WIN_COLOR_DEPTH_YCbCr422P      20\n#define WIN_COLOR_DEPTH_YUV422P        21\n#define WIN_COLOR_DEPTH_YCbCr422R      22\n#define WIN_COLOR_DEPTH_YUV422R        23\n#define WIN_COLOR_DEPTH_YCbCr422RA     24\n#define WIN_COLOR_DEPTH_YUV422RA       25\n#define WIN_COLOR_DEPTH_R4G4B4A4       27\n#define WIN_COLOR_DEPTH_R5G5B5A        28\n#define WIN_COLOR_DEPTH_AR5G5B5        29\n#define WIN_COLOR_DEPTH_B5G5R5X1       30\n#define WIN_COLOR_DEPTH_X1B5G5R5       31\n#define WIN_COLOR_DEPTH_R5G5B5X1       32\n#define WIN_COLOR_DEPTH_X1R5G5B5       33\n#define WIN_COLOR_DEPTH_R5G6B5         34\n#define WIN_COLOR_DEPTH_A8R8G8B8       35\n#define WIN_COLOR_DEPTH_A8B8G8R8       36\n#define WIN_COLOR_DEPTH_B8G8R8X8       37\n#define WIN_COLOR_DEPTH_R8G8B8X8       38\n#define WIN_COLOR_DEPTH_YCbCr444P      41\n#define WIN_COLOR_DEPTH_YCrCb420SP     42\n#define WIN_COLOR_DEPTH_YCbCr420SP     43\n#define WIN_COLOR_DEPTH_YCrCb422SP     44\n#define WIN_COLOR_DEPTH_YCbCr422SP     45\n#define WIN_COLOR_DEPTH_YCrCb444SP     48\n#define WIN_COLOR_DEPTH_YCbCr444SP     49\n#define WIN_COLOR_DEPTH_X8B8G8R8       65\n#define WIN_COLOR_DEPTH_X8R8G8B8       66\n\n#define DC_WIN_POSITION\t\t\t\t0x704\n#define H_POSITION(x) (((x) & 0x1fff) <<  0)  \n#define V_POSITION(x) (((x) & 0x1fff) << 16)  \n\n#define DC_WIN_SIZE\t\t\t\t0x705\n#define H_SIZE(x) (((x) & 0x1fff) <<  0)  \n#define V_SIZE(x) (((x) & 0x1fff) << 16)  \n\n#define DC_WIN_PRESCALED_SIZE\t\t\t0x706\n#define H_PRESCALED_SIZE(x) (((x) & 0x7fff) <<  0)\n#define V_PRESCALED_SIZE(x) (((x) & 0x1fff) << 16)  \n\n#define DC_WIN_H_INITIAL_DDA\t\t\t0x707\n#define DC_WIN_V_INITIAL_DDA\t\t\t0x708\n#define DC_WIN_DDA_INC\t\t\t\t0x709\n#define H_DDA_INC(x) (((x) & 0xffff) <<  0)\n#define V_DDA_INC(x) (((x) & 0xffff) << 16)\n\n#define DC_WIN_LINE_STRIDE\t\t\t0x70a\n#define DC_WIN_BUF_STRIDE\t\t\t0x70b\n#define DC_WIN_UV_BUF_STRIDE\t\t\t0x70c\n#define DC_WIN_BUFFER_ADDR_MODE\t\t\t0x70d\n#define DC_WIN_BUFFER_ADDR_MODE_LINEAR\t\t(0 <<  0)\n#define DC_WIN_BUFFER_ADDR_MODE_TILE\t\t(1 <<  0)\n#define DC_WIN_BUFFER_ADDR_MODE_LINEAR_UV\t(0 << 16)\n#define DC_WIN_BUFFER_ADDR_MODE_TILE_UV\t\t(1 << 16)\n\n#define DC_WIN_DV_CONTROL\t\t\t0x70e\n\n#define DC_WIN_BLEND_NOKEY\t\t\t0x70f\n#define  BLEND_WEIGHT1(x) (((x) & 0xff) << 16)\n#define  BLEND_WEIGHT0(x) (((x) & 0xff) <<  8)\n\n#define DC_WIN_BLEND_1WIN\t\t\t0x710\n#define  BLEND_CONTROL_FIX    (0 << 2)\n#define  BLEND_CONTROL_ALPHA  (1 << 2)\n#define  BLEND_COLOR_KEY_NONE (0 << 0)\n#define  BLEND_COLOR_KEY_0    (1 << 0)\n#define  BLEND_COLOR_KEY_1    (2 << 0)\n#define  BLEND_COLOR_KEY_BOTH (3 << 0)\n\n#define DC_WIN_BLEND_2WIN_X\t\t\t0x711\n#define  BLEND_CONTROL_DEPENDENT (2 << 2)\n\n#define DC_WIN_BLEND_2WIN_Y\t\t\t0x712\n#define DC_WIN_BLEND_3WIN_XY\t\t\t0x713\n\n#define DC_WIN_HP_FETCH_CONTROL\t\t\t0x714\n\n#define DC_WINBUF_START_ADDR\t\t\t0x800\n#define DC_WINBUF_START_ADDR_NS\t\t\t0x801\n#define DC_WINBUF_START_ADDR_U\t\t\t0x802\n#define DC_WINBUF_START_ADDR_U_NS\t\t0x803\n#define DC_WINBUF_START_ADDR_V\t\t\t0x804\n#define DC_WINBUF_START_ADDR_V_NS\t\t0x805\n\n#define DC_WINBUF_ADDR_H_OFFSET\t\t\t0x806\n#define DC_WINBUF_ADDR_H_OFFSET_NS\t\t0x807\n#define DC_WINBUF_ADDR_V_OFFSET\t\t\t0x808\n#define DC_WINBUF_ADDR_V_OFFSET_NS\t\t0x809\n\n#define DC_WINBUF_UFLOW_STATUS\t\t\t0x80a\n#define DC_WINBUF_SURFACE_KIND\t\t\t0x80b\n#define DC_WINBUF_SURFACE_KIND_PITCH\t(0 << 0)\n#define DC_WINBUF_SURFACE_KIND_TILED\t(1 << 0)\n#define DC_WINBUF_SURFACE_KIND_BLOCK\t(2 << 0)\n#define DC_WINBUF_SURFACE_KIND_BLOCK_HEIGHT(x) (((x) & 0x7) << 4)\n\n#define DC_WINBUF_START_ADDR_HI\t\t\t0x80d\n\n#define DC_WINBUF_START_ADDR_HI_U\t\t0x80f\n#define DC_WINBUF_START_ADDR_HI_V\t\t0x811\n\n#define DC_WINBUF_CDE_CONTROL\t\t\t0x82f\n#define  ENABLE_SURFACE (1 << 0)\n\n#define DC_WINBUF_AD_UFLOW_STATUS\t\t0xbca\n#define DC_WINBUF_BD_UFLOW_STATUS\t\t0xdca\n#define DC_WINBUF_CD_UFLOW_STATUS\t\t0xfca\n\n \n#define DC_DISP_CORE_SOR_SET_CONTROL(x)\t\t(0x403 + (x))\n#define PROTOCOL_MASK (0xf << 8)\n#define PROTOCOL_SINGLE_TMDS_A (0x1 << 8)\n\n#define DC_DISP_PCALC_HEAD_SET_CROPPED_POINT_IN_CURSOR\t0x442\n#define DC_DISP_PCALC_HEAD_SET_CROPPED_SIZE_IN_CURSOR\t0x446\n\n#define DC_WINC_PRECOMP_WGRP_PIPE_CAPA 0x500\n#define DC_WINC_PRECOMP_WGRP_PIPE_CAPB 0x501\n#define DC_WINC_PRECOMP_WGRP_PIPE_CAPC 0x502\n#define  MAX_PIXELS_5TAP444(x) ((x) & 0xffff)\n#define DC_WINC_PRECOMP_WGRP_PIPE_CAPD 0x503\n#define DC_WINC_PRECOMP_WGRP_PIPE_CAPE 0x504\n#define  MAX_PIXELS_2TAP444(x) ((x) & 0xffff)\n#define DC_WINC_PRECOMP_WGRP_PIPE_CAPF 0x505\n\n#define DC_WIN_CORE_WINDOWGROUP_SET_CONTROL\t0x702\n#define OWNER_MASK (0xf << 0)\n#define OWNER(x) (((x) & 0xf) << 0)\n\n#define DC_WIN_CROPPED_SIZE\t\t\t0x706\n\n#define DC_WIN_SET_INPUT_SCALER_H_START_PHASE\t0x707\n#define DC_WIN_SET_INPUT_SCALER_V_START_PHASE\t0x708\n\n#define DC_WIN_PLANAR_STORAGE\t\t\t0x709\n#define PITCH(x) (((x) >> 6) & 0x1fff)\n\n#define DC_WIN_PLANAR_STORAGE_UV\t\t0x70a\n#define  PITCH_U(x) ((((x) >> 6) & 0x1fff) <<  0)\n#define  PITCH_V(x) ((((x) >> 6) & 0x1fff) << 16)\n\n#define DC_WIN_SET_INPUT_SCALER_HPHASE_INCR\t0x70b\n#define DC_WIN_SET_INPUT_SCALER_VPHASE_INCR\t0x70c\n\n#define DC_WIN_SET_PARAMS\t\t\t0x70d\n#define  CLAMP_BEFORE_BLEND (1 << 15)\n#define  DEGAMMA_NONE (0 << 13)\n#define  DEGAMMA_SRGB (1 << 13)\n#define  DEGAMMA_YUV8_10 (2 << 13)\n#define  DEGAMMA_YUV12 (3 << 13)\n#define  INPUT_RANGE_BYPASS (0 << 10)\n#define  INPUT_RANGE_LIMITED (1 << 10)\n#define  INPUT_RANGE_FULL (2 << 10)\n#define  COLOR_SPACE_RGB (0 << 8)\n#define  COLOR_SPACE_YUV_601 (1 << 8)\n#define  COLOR_SPACE_YUV_709 (2 << 8)\n#define  COLOR_SPACE_YUV_2020 (3 << 8)\n\n#define DC_WIN_WINDOWGROUP_SET_CONTROL_INPUT_SCALER\t0x70e\n#define  HORIZONTAL_TAPS_2 (1 << 3)\n#define  HORIZONTAL_TAPS_5 (4 << 3)\n#define  VERTICAL_TAPS_2 (1 << 0)\n#define  VERTICAL_TAPS_5 (4 << 0)\n\n#define DC_WIN_WINDOWGROUP_SET_INPUT_SCALER_COEFF 0x70f\n#define  COEFF_INDEX(x) (((x) & 0xff) << 15)\n#define  COEFF_DATA(x) (((x) & 0x3ff) << 0)\n\n#define DC_WIN_WINDOWGROUP_SET_INPUT_SCALER_USAGE\t0x711\n#define  INPUT_SCALER_USE422  (1 << 2)\n#define  INPUT_SCALER_VBYPASS (1 << 1)\n#define  INPUT_SCALER_HBYPASS (1 << 0)\n\n#define DC_WIN_BLEND_LAYER_CONTROL\t\t0x716\n#define  COLOR_KEY_NONE (0 << 25)\n#define  COLOR_KEY_SRC (1 << 25)\n#define  COLOR_KEY_DST (2 << 25)\n#define  BLEND_BYPASS (1 << 24)\n#define  K2(x) (((x) & 0xff) << 16)\n#define  K1(x) (((x) & 0xff) << 8)\n#define  WINDOW_LAYER_DEPTH(x) (((x) & 0xff) << 0)\n\n#define DC_WIN_BLEND_MATCH_SELECT\t\t0x717\n#define  BLEND_FACTOR_DST_ALPHA_ZERO\t\t\t(0 << 12)\n#define  BLEND_FACTOR_DST_ALPHA_ONE\t\t\t(1 << 12)\n#define  BLEND_FACTOR_DST_ALPHA_NEG_K1_TIMES_SRC\t(2 << 12)\n#define  BLEND_FACTOR_DST_ALPHA_K2\t\t\t(3 << 12)\n#define  BLEND_FACTOR_SRC_ALPHA_ZERO\t\t\t(0 << 8)\n#define  BLEND_FACTOR_SRC_ALPHA_K1\t\t\t(1 << 8)\n#define  BLEND_FACTOR_SRC_ALPHA_K2\t\t\t(2 << 8)\n#define  BLEND_FACTOR_SRC_ALPHA_NEG_K1_TIMES_DST\t(3 << 8)\n#define  BLEND_FACTOR_DST_COLOR_ZERO\t\t\t(0 << 4)\n#define  BLEND_FACTOR_DST_COLOR_ONE\t\t\t(1 << 4)\n#define  BLEND_FACTOR_DST_COLOR_K1\t\t\t(2 << 4)\n#define  BLEND_FACTOR_DST_COLOR_K2\t\t\t(3 << 4)\n#define  BLEND_FACTOR_DST_COLOR_K1_TIMES_DST\t\t(4 << 4)\n#define  BLEND_FACTOR_DST_COLOR_NEG_K1_TIMES_DST\t(5 << 4)\n#define  BLEND_FACTOR_DST_COLOR_NEG_K1_TIMES_SRC\t(6 << 4)\n#define  BLEND_FACTOR_DST_COLOR_NEG_K1\t\t\t(7 << 4)\n#define  BLEND_FACTOR_SRC_COLOR_ZERO\t\t\t(0 << 0)\n#define  BLEND_FACTOR_SRC_COLOR_ONE\t\t\t(1 << 0)\n#define  BLEND_FACTOR_SRC_COLOR_K1\t\t\t(2 << 0)\n#define  BLEND_FACTOR_SRC_COLOR_K1_TIMES_DST\t\t(3 << 0)\n#define  BLEND_FACTOR_SRC_COLOR_NEG_K1_TIMES_DST\t(4 << 0)\n#define  BLEND_FACTOR_SRC_COLOR_K1_TIMES_SRC\t\t(5 << 0)\n\n#define DC_WIN_BLEND_NOMATCH_SELECT\t\t0x718\n\n#define DC_WIN_PRECOMP_WGRP_PARAMS\t\t0x724\n#define  SWAP_UV (1 << 0)\n\n#define DC_WIN_WINDOW_SET_CONTROL\t\t0x730\n#define  CONTROL_CSC_ENABLE (1 << 5)\n\n#define DC_WINBUF_CROPPED_POINT\t\t\t0x806\n#define OFFSET_Y(x) (((x) & 0xffff) << 16)\n#define OFFSET_X(x) (((x) & 0xffff) << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}