// Seed: 1624110696
module module_0 (
    input supply1 id_0
);
  wire \id_2 ;
  assign \id_2 = \id_2 + \id_2 ;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_4 = 32'd97,
    parameter id_5 = 32'd83
) (
    input supply0 id_0,
    output supply1 _id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor _id_4,
    input wor _id_5,
    output uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    input supply0 id_10
    , id_13,
    input wor id_11
);
  wire id_14 = id_7;
  wire [id_5  -  -1 : -1] id_15;
  module_0 modCall_1 (id_11);
  assign modCall_1.\id_2 = 0;
  real [id_4  -  id_5 : id_1] id_16 = !1;
  wire id_17;
endmodule
