{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 08:40:25 2019 " "Info: Processing started: Sat Mar 30 08:40:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yibumo256jia1 -c yibumo256jia1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yibumo256jia1 -c yibumo256jia1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 192 56 224 208 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst13 " "Info: Detected ripple clock \"inst13\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1928 1992 240 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11 " "Info: Detected ripple clock \"inst11\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1632 1696 240 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9 " "Info: Detected ripple clock \"inst9\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1320 1384 240 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst7 " "Info: Detected ripple clock \"inst7\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1032 1096 240 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 296 360 240 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 536 600 240 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst2 inst2 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X2_Y15_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y15_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst2~2 2 COMB LCCOMB_X2_Y15_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y15_N0; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst2 inst2~2 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns inst2 3 REG LCFF_X2_Y15_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y15_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~2 inst2 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.925 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK 1 CLK PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 192 56 224 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.970 ns) 2.872 ns inst 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.917 ns) + CELL(0.970 ns) = 2.872 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { CLK inst } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 296 360 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.235 ns inst1 3 REG LCFF_X1_Y16_N17 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.235 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 536 600 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.666 ns) 5.925 ns inst2 4 REG LCFF_X2_Y15_N1 3 " "Info: 4: + IC(1.024 ns) + CELL(0.666 ns) = 5.925 ns; Loc. = LCFF_X2_Y15_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { inst1 inst2 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 60.61 % ) " "Info: Total cell delay = 3.591 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 39.39 % ) " "Info: Total interconnect delay = 2.334 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.917ns 0.393ns 1.024ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.925 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK 1 CLK PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 192 56 224 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.970 ns) 2.872 ns inst 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.917 ns) + CELL(0.970 ns) = 2.872 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { CLK inst } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 296 360 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.235 ns inst1 3 REG LCFF_X1_Y16_N17 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.235 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 536 600 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.666 ns) 5.925 ns inst2 4 REG LCFF_X2_Y15_N1 3 " "Info: 4: + IC(1.024 ns) + CELL(0.666 ns) = 5.925 ns; Loc. = LCFF_X2_Y15_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { inst1 inst2 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 60.61 % ) " "Info: Total cell delay = 3.591 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 39.39 % ) " "Info: Total interconnect delay = 2.334 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.917ns 0.393ns 1.024ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.917ns 0.393ns 1.024ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.917ns 0.393ns 1.024ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q7 inst15 19.173 ns register " "Info: tco from clock \"CLK\" to destination pin \"q7\" through register \"inst15\" is 19.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 14.019 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 14.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLK 1 CLK PIN_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 192 56 224 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.970 ns) 2.872 ns inst 2 REG LCFF_X1_Y16_N27 3 " "Info: 2: + IC(0.917 ns) + CELL(0.970 ns) = 2.872 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { CLK inst } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 296 360 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.235 ns inst1 3 REG LCFF_X1_Y16_N17 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.235 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 536 600 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.970 ns) 6.229 ns inst2 4 REG LCFF_X2_Y15_N1 3 " "Info: 4: + IC(1.024 ns) + CELL(0.970 ns) = 6.229 ns; Loc. = LCFF_X2_Y15_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { inst1 inst2 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 776 840 240 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 7.595 ns inst7 5 REG LCFF_X2_Y15_N11 3 " "Info: 5: + IC(0.396 ns) + CELL(0.970 ns) = 7.595 ns; Loc. = LCFF_X2_Y15_N11; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { inst2 inst7 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1032 1096 240 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.970 ns) 9.595 ns inst9 6 REG LCFF_X6_Y15_N1 3 " "Info: 6: + IC(1.030 ns) + CELL(0.970 ns) = 9.595 ns; Loc. = LCFF_X6_Y15_N1; Fanout = 3; REG Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { inst7 inst9 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1320 1384 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 10.961 ns inst11 7 REG LCFF_X6_Y15_N19 3 " "Info: 7: + IC(0.396 ns) + CELL(0.970 ns) = 10.961 ns; Loc. = LCFF_X6_Y15_N19; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { inst9 inst11 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1632 1696 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 12.957 ns inst13 8 REG LCFF_X4_Y15_N1 3 " "Info: 8: + IC(1.026 ns) + CELL(0.970 ns) = 12.957 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 3; REG Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { inst11 inst13 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 1928 1992 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.666 ns) 14.019 ns inst15 9 REG LCFF_X4_Y15_N19 2 " "Info: 9: + IC(0.396 ns) + CELL(0.666 ns) = 14.019 ns; Loc. = LCFF_X4_Y15_N19; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { inst13 inst15 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 2224 2288 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.441 ns ( 60.21 % ) " "Info: Total cell delay = 8.441 ns ( 60.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.578 ns ( 39.79 % ) " "Info: Total interconnect delay = 5.578 ns ( 39.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.019 ns" { CLK inst inst1 inst2 inst7 inst9 inst11 inst13 inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.019 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} inst7 {} inst9 {} inst11 {} inst13 {} inst15 {} } { 0.000ns 0.000ns 0.917ns 0.393ns 1.024ns 0.396ns 1.030ns 0.396ns 1.026ns 0.396ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 2224 2288 240 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.850 ns + Longest register pin " "Info: + Longest register to pin delay is 4.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst15 1 REG LCFF_X4_Y15_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N19; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 160 2224 2288 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(3.096 ns) 4.850 ns q7 2 PIN PIN_30 0 " "Info: 2: + IC(1.754 ns) + CELL(3.096 ns) = 4.850 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { inst15 q7 } "NODE_NAME" } } { "yibumo256jia1.bdf" "" { Schematic "D:/mulingyu/yibumo256jia1/yibumo256jia1.bdf" { { 416 2640 2816 432 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 63.84 % ) " "Info: Total cell delay = 3.096 ns ( 63.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 36.16 % ) " "Info: Total interconnect delay = 1.754 ns ( 36.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { inst15 q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.850 ns" { inst15 {} q7 {} } { 0.000ns 1.754ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.019 ns" { CLK inst inst1 inst2 inst7 inst9 inst11 inst13 inst15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.019 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} inst7 {} inst9 {} inst11 {} inst13 {} inst15 {} } { 0.000ns 0.000ns 0.917ns 0.393ns 1.024ns 0.396ns 1.030ns 0.396ns 1.026ns 0.396ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.850 ns" { inst15 q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.850 ns" { inst15 {} q7 {} } { 0.000ns 1.754ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 08:40:26 2019 " "Info: Processing ended: Sat Mar 30 08:40:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
