
stm32h723_lcd_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000811c  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006f54  080083ec  080083ec  000183ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800f340  0800f340  0001f340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800f344  0800f344  0001f344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000f0  24000000  0800f348  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000007b4  240000f0  0800f438  000200f0  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  240008a4  0800f438  000208a4  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  0002011e  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015959  00000000  00000000  00020161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000030dd  00000000  00000000  00035aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001258  00000000  00000000  00038b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000deb  00000000  00000000  00039df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034ef9  00000000  00000000  0003abdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00018ec5  00000000  00000000  0006fad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00150567  00000000  00000000  00088999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  00004fd8  00000000  00000000  001d8f00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000052  00000000  00000000  001dded8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000f0 	.word	0x240000f0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080083d4 	.word	0x080083d4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000f4 	.word	0x240000f4
 800030c:	080083d4 	.word	0x080083d4

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <board_button_init>:
---------------------------------------*/

#include "board.h"

void board_button_init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
 80003bc:	605a      	str	r2, [r3, #4]
 80003be:	609a      	str	r2, [r3, #8]
 80003c0:	60da      	str	r2, [r3, #12]
 80003c2:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c4:	4b0f      	ldr	r3, [pc, #60]	; (8000404 <board_button_init+0x54>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ca:	4a0e      	ldr	r2, [pc, #56]	; (8000404 <board_button_init+0x54>)
 80003cc:	f043 0304 	orr.w	r3, r3, #4
 80003d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003d4:	4b0b      	ldr	r3, [pc, #44]	; (8000404 <board_button_init+0x54>)
 80003d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003da:	f003 0304 	and.w	r3, r3, #4
 80003de:	603b      	str	r3, [r7, #0]
 80003e0:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80003e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003e8:	2300      	movs	r3, #0
 80003ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003ec:	2302      	movs	r3, #2
 80003ee:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80003f0:	1d3b      	adds	r3, r7, #4
 80003f2:	4619      	mov	r1, r3
 80003f4:	4804      	ldr	r0, [pc, #16]	; (8000408 <board_button_init+0x58>)
 80003f6:	f002 ff29 	bl	800324c <HAL_GPIO_Init>
}
 80003fa:	bf00      	nop
 80003fc:	3718      	adds	r7, #24
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	58024400 	.word	0x58024400
 8000408:	58020800 	.word	0x58020800

0800040c <board_led_init>:
{
  return HAL_GPIO_ReadPin(KEY_GPIO_Port,KEY_Pin)==GPIO_PIN_SET?1:0;
}

void board_led_init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b086      	sub	sp, #24
 8000410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	605a      	str	r2, [r3, #4]
 800041a:	609a      	str	r2, [r3, #8]
 800041c:	60da      	str	r2, [r3, #12]
 800041e:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000420:	4b12      	ldr	r3, [pc, #72]	; (800046c <board_led_init+0x60>)
 8000422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000426:	4a11      	ldr	r2, [pc, #68]	; (800046c <board_led_init+0x60>)
 8000428:	f043 0310 	orr.w	r3, r3, #16
 800042c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000430:	4b0e      	ldr	r3, [pc, #56]	; (800046c <board_led_init+0x60>)
 8000432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000436:	f003 0310 	and.w	r3, r3, #16
 800043a:	603b      	str	r3, [r7, #0]
 800043c:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2108      	movs	r1, #8
 8000442:	480b      	ldr	r0, [pc, #44]	; (8000470 <board_led_init+0x64>)
 8000444:	f003 f8c2 	bl	80035cc <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000448:	2308      	movs	r3, #8
 800044a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044c:	2301      	movs	r3, #1
 800044e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000450:	2300      	movs	r3, #0
 8000452:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000454:	2300      	movs	r3, #0
 8000456:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	4619      	mov	r1, r3
 800045c:	4804      	ldr	r0, [pc, #16]	; (8000470 <board_led_init+0x64>)
 800045e:	f002 fef5 	bl	800324c <HAL_GPIO_Init>
}
 8000462:	bf00      	nop
 8000464:	3718      	adds	r7, #24
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	58024400 	.word	0x58024400
 8000470:	58021000 	.word	0x58021000

08000474 <board_led_set>:
{
    HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
}

void board_led_set(uint8_t set)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	71fb      	strb	r3, [r7, #7]
    if (set)
 800047e:	79fb      	ldrb	r3, [r7, #7]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d005      	beq.n	8000490 <board_led_set+0x1c>
        HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,GPIO_PIN_SET);
 8000484:	2201      	movs	r2, #1
 8000486:	2108      	movs	r1, #8
 8000488:	4806      	ldr	r0, [pc, #24]	; (80004a4 <board_led_set+0x30>)
 800048a:	f003 f89f 	bl	80035cc <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,GPIO_PIN_RESET);
}
 800048e:	e004      	b.n	800049a <board_led_set+0x26>
        HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,GPIO_PIN_RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	2108      	movs	r1, #8
 8000494:	4803      	ldr	r0, [pc, #12]	; (80004a4 <board_led_set+0x30>)
 8000496:	f003 f899 	bl	80035cc <HAL_GPIO_WritePin>
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	58021000 	.word	0x58021000

080004a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b08a      	sub	sp, #40	; 0x28
 80004ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	f107 0314 	add.w	r3, r7, #20
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
 80004ba:	60da      	str	r2, [r3, #12]
 80004bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004be:	4b35      	ldr	r3, [pc, #212]	; (8000594 <MX_GPIO_Init+0xec>)
 80004c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80004c4:	4a33      	ldr	r2, [pc, #204]	; (8000594 <MX_GPIO_Init+0xec>)
 80004c6:	f043 0310 	orr.w	r3, r3, #16
 80004ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80004ce:	4b31      	ldr	r3, [pc, #196]	; (8000594 <MX_GPIO_Init+0xec>)
 80004d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80004d4:	f003 0310 	and.w	r3, r3, #16
 80004d8:	613b      	str	r3, [r7, #16]
 80004da:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004dc:	4b2d      	ldr	r3, [pc, #180]	; (8000594 <MX_GPIO_Init+0xec>)
 80004de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80004e2:	4a2c      	ldr	r2, [pc, #176]	; (8000594 <MX_GPIO_Init+0xec>)
 80004e4:	f043 0304 	orr.w	r3, r3, #4
 80004e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80004ec:	4b29      	ldr	r3, [pc, #164]	; (8000594 <MX_GPIO_Init+0xec>)
 80004ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80004f2:	f003 0304 	and.w	r3, r3, #4
 80004f6:	60fb      	str	r3, [r7, #12]
 80004f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004fa:	4b26      	ldr	r3, [pc, #152]	; (8000594 <MX_GPIO_Init+0xec>)
 80004fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000500:	4a24      	ldr	r2, [pc, #144]	; (8000594 <MX_GPIO_Init+0xec>)
 8000502:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000506:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800050a:	4b22      	ldr	r3, [pc, #136]	; (8000594 <MX_GPIO_Init+0xec>)
 800050c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000514:	60bb      	str	r3, [r7, #8]
 8000516:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000518:	4b1e      	ldr	r3, [pc, #120]	; (8000594 <MX_GPIO_Init+0xec>)
 800051a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800051e:	4a1d      	ldr	r2, [pc, #116]	; (8000594 <MX_GPIO_Init+0xec>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000528:	4b1a      	ldr	r3, [pc, #104]	; (8000594 <MX_GPIO_Init+0xec>)
 800052a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800052e:	f003 0301 	and.w	r3, r3, #1
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	f642 0108 	movw	r1, #10248	; 0x2808
 800053c:	4816      	ldr	r0, [pc, #88]	; (8000598 <MX_GPIO_Init+0xf0>)
 800053e:	f003 f845 	bl	80035cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_7, GPIO_PIN_RESET);
 8000542:	2200      	movs	r2, #0
 8000544:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 8000548:	4814      	ldr	r0, [pc, #80]	; (800059c <MX_GPIO_Init+0xf4>)
 800054a:	f003 f83f 	bl	80035cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PEPin PEPin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|LCD_CS_Pin|LCD_WR_RS_Pin;
 800054e:	f642 0308 	movw	r3, #10248	; 0x2808
 8000552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000554:	2301      	movs	r3, #1
 8000556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000558:	2300      	movs	r3, #0
 800055a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055c:	2300      	movs	r3, #0
 800055e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000560:	f107 0314 	add.w	r3, r7, #20
 8000564:	4619      	mov	r1, r3
 8000566:	480c      	ldr	r0, [pc, #48]	; (8000598 <MX_GPIO_Init+0xf0>)
 8000568:	f002 fe70 	bl	800324c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_7;
 800056c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8000570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000572:	2301      	movs	r3, #1
 8000574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000576:	2300      	movs	r3, #0
 8000578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057a:	2300      	movs	r3, #0
 800057c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	4619      	mov	r1, r3
 8000584:	4805      	ldr	r0, [pc, #20]	; (800059c <MX_GPIO_Init+0xf4>)
 8000586:	f002 fe61 	bl	800324c <HAL_GPIO_Init>

}
 800058a:	bf00      	nop
 800058c:	3728      	adds	r7, #40	; 0x28
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	58024400 	.word	0x58024400
 8000598:	58021000 	.word	0x58021000
 800059c:	58020800 	.word	0x58020800

080005a0 <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 80005a0:	b5b0      	push	{r4, r5, r7, lr}
 80005a2:	b088      	sub	sp, #32
 80005a4:	af02      	add	r7, sp, #8
	uint8_t text[20];
	
	#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 80005a6:	4b7d      	ldr	r3, [pc, #500]	; (800079c <LCD_Test+0x1fc>)
 80005a8:	2203      	movs	r2, #3
 80005aa:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 80005ac:	4b7b      	ldr	r3, [pc, #492]	; (800079c <LCD_Test+0x1fc>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 80005b2:	4b7a      	ldr	r3, [pc, #488]	; (800079c <LCD_Test+0x1fc>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	735a      	strb	r2, [r3, #13]
	#else
	error "Unknown Screen"
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 80005b8:	4979      	ldr	r1, [pc, #484]	; (80007a0 <LCD_Test+0x200>)
 80005ba:	487a      	ldr	r0, [pc, #488]	; (80007a4 <LCD_Test+0x204>)
 80005bc:	f000 ff5c 	bl	8001478 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 80005c0:	4b79      	ldr	r3, [pc, #484]	; (80007a8 <LCD_Test+0x208>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a75      	ldr	r2, [pc, #468]	; (800079c <LCD_Test+0x1fc>)
 80005c6:	2105      	movs	r1, #5
 80005c8:	4876      	ldr	r0, [pc, #472]	; (80007a4 <LCD_Test+0x204>)
 80005ca:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 80005cc:	4b76      	ldr	r3, [pc, #472]	; (80007a8 <LCD_Test+0x208>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	4976      	ldr	r1, [pc, #472]	; (80007ac <LCD_Test+0x20c>)
 80005d2:	4874      	ldr	r0, [pc, #464]	; (80007a4 <LCD_Test+0x204>)
 80005d4:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 80005d6:	2000      	movs	r0, #0
 80005d8:	f000 f8fa 	bl	80007d0 <LCD_SetBrightness>
	
	#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 80005dc:	4b72      	ldr	r3, [pc, #456]	; (80007a8 <LCD_Test+0x208>)
 80005de:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80005e0:	4b73      	ldr	r3, [pc, #460]	; (80007b0 <LCD_Test+0x210>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	486f      	ldr	r0, [pc, #444]	; (80007a4 <LCD_Test+0x204>)
 80005e8:	47a0      	blx	r4
	#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif
	
  uint32_t tick = get_tick();
 80005ea:	f002 fd0d 	bl	8003008 <HAL_GetTick>
 80005ee:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80005f0:	e06a      	b.n	80006c8 <LCD_Test+0x128>
	{
		delay_ms(10);
 80005f2:	200a      	movs	r0, #10
 80005f4:	f002 fd14 	bl	8003020 <HAL_Delay>

		if (get_tick() - tick <= 1000)
 80005f8:	f002 fd06 	bl	8003008 <HAL_GetTick>
 80005fc:	4602      	mov	r2, r0
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	1ad3      	subs	r3, r2, r3
 8000602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000606:	d80f      	bhi.n	8000628 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8000608:	f002 fcfe 	bl	8003008 <HAL_GetTick>
 800060c:	4602      	mov	r2, r0
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	2264      	movs	r2, #100	; 0x64
 8000614:	fb02 f303 	mul.w	r3, r2, r3
 8000618:	4a66      	ldr	r2, [pc, #408]	; (80007b4 <LCD_Test+0x214>)
 800061a:	fba2 2303 	umull	r2, r3, r2, r3
 800061e:	099b      	lsrs	r3, r3, #6
 8000620:	4618      	mov	r0, r3
 8000622:	f000 f8d5 	bl	80007d0 <LCD_SetBrightness>
 8000626:	e04f      	b.n	80006c8 <LCD_Test+0x128>
		else if (get_tick() - tick <= 3000)
 8000628:	f002 fcee 	bl	8003008 <HAL_GetTick>
 800062c:	4602      	mov	r2, r0
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000636:	4293      	cmp	r3, r2
 8000638:	d83d      	bhi.n	80006b6 <LCD_Test+0x116>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 800063a:	f002 fce5 	bl	8003008 <HAL_GetTick>
 800063e:	4602      	mov	r2, r0
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000648:	4a5b      	ldr	r2, [pc, #364]	; (80007b8 <LCD_Test+0x218>)
 800064a:	fba2 2303 	umull	r2, r3, r2, r3
 800064e:	08da      	lsrs	r2, r3, #3
 8000650:	463b      	mov	r3, r7
 8000652:	495a      	ldr	r1, [pc, #360]	; (80007bc <LCD_Test+0x21c>)
 8000654:	4618      	mov	r0, r3
 8000656:	f007 fa19 	bl	8007a8c <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 800065a:	4b50      	ldr	r3, [pc, #320]	; (800079c <LCD_Test+0x1fc>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	b29b      	uxth	r3, r3
 8000660:	3b1e      	subs	r3, #30
 8000662:	b298      	uxth	r0, r3
 8000664:	4b4d      	ldr	r3, [pc, #308]	; (800079c <LCD_Test+0x1fc>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	b29a      	uxth	r2, r3
 800066a:	463b      	mov	r3, r7
 800066c:	9301      	str	r3, [sp, #4]
 800066e:	2310      	movs	r3, #16
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2310      	movs	r3, #16
 8000674:	2101      	movs	r1, #1
 8000676:	f000 fb4f 	bl	8000d18 <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 800067a:	4b4b      	ldr	r3, [pc, #300]	; (80007a8 <LCD_Test+0x208>)
 800067c:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800067e:	4b47      	ldr	r3, [pc, #284]	; (800079c <LCD_Test+0x1fc>)
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	1edd      	subs	r5, r3, #3
 8000684:	f002 fcc0 	bl	8003008 <HAL_GetTick>
 8000688:	4602      	mov	r2, r0
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000692:	4a42      	ldr	r2, [pc, #264]	; (800079c <LCD_Test+0x1fc>)
 8000694:	6812      	ldr	r2, [r2, #0]
 8000696:	fb02 f303 	mul.w	r3, r2, r3
 800069a:	4a46      	ldr	r2, [pc, #280]	; (80007b4 <LCD_Test+0x214>)
 800069c:	fba2 2303 	umull	r2, r3, r2, r3
 80006a0:	09db      	lsrs	r3, r3, #7
 80006a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006a6:	9201      	str	r2, [sp, #4]
 80006a8:	2203      	movs	r2, #3
 80006aa:	9200      	str	r2, [sp, #0]
 80006ac:	462a      	mov	r2, r5
 80006ae:	2100      	movs	r1, #0
 80006b0:	483c      	ldr	r0, [pc, #240]	; (80007a4 <LCD_Test+0x204>)
 80006b2:	47a0      	blx	r4
 80006b4:	e008      	b.n	80006c8 <LCD_Test+0x128>
		}
		else if (get_tick() - tick > 3000)
 80006b6:	f002 fca7 	bl	8003008 <HAL_GetTick>
 80006ba:	4602      	mov	r2, r0
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d808      	bhi.n	80006da <LCD_Test+0x13a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80006c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006cc:	483c      	ldr	r0, [pc, #240]	; (80007c0 <LCD_Test+0x220>)
 80006ce:	f002 ff65 	bl	800359c <HAL_GPIO_ReadPin>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d18c      	bne.n	80005f2 <LCD_Test+0x52>
 80006d8:	e004      	b.n	80006e4 <LCD_Test+0x144>
			break;
 80006da:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 80006dc:	e002      	b.n	80006e4 <LCD_Test+0x144>
	{
		delay_ms(10);
 80006de:	200a      	movs	r0, #10
 80006e0:	f002 fc9e 	bl	8003020 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 80006e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e8:	4835      	ldr	r0, [pc, #212]	; (80007c0 <LCD_Test+0x220>)
 80006ea:	f002 ff57 	bl	800359c <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d0f4      	beq.n	80006de <LCD_Test+0x13e>
	}
	LCD_Light(0, 300);
 80006f4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80006f8:	2000      	movs	r0, #0
 80006fa:	f000 f885 	bl	8000808 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 80006fe:	4b2a      	ldr	r3, [pc, #168]	; (80007a8 <LCD_Test+0x208>)
 8000700:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8000702:	4b26      	ldr	r3, [pc, #152]	; (800079c <LCD_Test+0x1fc>)
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	4b25      	ldr	r3, [pc, #148]	; (800079c <LCD_Test+0x1fc>)
 8000708:	685b      	ldr	r3, [r3, #4]
 800070a:	2100      	movs	r1, #0
 800070c:	9101      	str	r1, [sp, #4]
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	4613      	mov	r3, r2
 8000712:	2200      	movs	r2, #0
 8000714:	2100      	movs	r1, #0
 8000716:	4823      	ldr	r0, [pc, #140]	; (80007a4 <LCD_Test+0x204>)
 8000718:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 800071a:	463b      	mov	r3, r7
 800071c:	4929      	ldr	r1, [pc, #164]	; (80007c4 <LCD_Test+0x224>)
 800071e:	4618      	mov	r0, r3
 8000720:	f007 f9b4 	bl	8007a8c <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8000724:	4b1d      	ldr	r3, [pc, #116]	; (800079c <LCD_Test+0x1fc>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	b29a      	uxth	r2, r3
 800072a:	463b      	mov	r3, r7
 800072c:	9301      	str	r3, [sp, #4]
 800072e:	2310      	movs	r3, #16
 8000730:	9300      	str	r3, [sp, #0]
 8000732:	2310      	movs	r3, #16
 8000734:	2104      	movs	r1, #4
 8000736:	2004      	movs	r0, #4
 8000738:	f000 faee 	bl	8000d18 <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 800073c:	f002 fc94 	bl	8003068 <HAL_GetDEVID>
 8000740:	4602      	mov	r2, r0
 8000742:	463b      	mov	r3, r7
 8000744:	4920      	ldr	r1, [pc, #128]	; (80007c8 <LCD_Test+0x228>)
 8000746:	4618      	mov	r0, r3
 8000748:	f007 f9a0 	bl	8007a8c <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 800074c:	4b13      	ldr	r3, [pc, #76]	; (800079c <LCD_Test+0x1fc>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	b29a      	uxth	r2, r3
 8000752:	463b      	mov	r3, r7
 8000754:	9301      	str	r3, [sp, #4]
 8000756:	2310      	movs	r3, #16
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	2310      	movs	r3, #16
 800075c:	2116      	movs	r1, #22
 800075e:	2004      	movs	r0, #4
 8000760:	f000 fada 	bl	8000d18 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8000764:	4b11      	ldr	r3, [pc, #68]	; (80007ac <LCD_Test+0x20c>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	463b      	mov	r3, r7
 800076a:	4918      	ldr	r1, [pc, #96]	; (80007cc <LCD_Test+0x22c>)
 800076c:	4618      	mov	r0, r3
 800076e:	f007 f98d 	bl	8007a8c <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8000772:	4b0a      	ldr	r3, [pc, #40]	; (800079c <LCD_Test+0x1fc>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	b29a      	uxth	r2, r3
 8000778:	463b      	mov	r3, r7
 800077a:	9301      	str	r3, [sp, #4]
 800077c:	2310      	movs	r3, #16
 800077e:	9300      	str	r3, [sp, #0]
 8000780:	2310      	movs	r3, #16
 8000782:	2128      	movs	r1, #40	; 0x28
 8000784:	2004      	movs	r0, #4
 8000786:	f000 fac7 	bl	8000d18 <LCD_ShowString>

	LCD_Light(100, 200);
 800078a:	21c8      	movs	r1, #200	; 0xc8
 800078c:	2064      	movs	r0, #100	; 0x64
 800078e:	f000 f83b 	bl	8000808 <LCD_Light>
}
 8000792:	bf00      	nop
 8000794:	3718      	adds	r7, #24
 8000796:	46bd      	mov	sp, r7
 8000798:	bdb0      	pop	{r4, r5, r7, pc}
 800079a:	bf00      	nop
 800079c:	240001f8 	.word	0x240001f8
 80007a0:	24000000 	.word	0x24000000
 80007a4:	2400010c 	.word	0x2400010c
 80007a8:	24000024 	.word	0x24000024
 80007ac:	24000144 	.word	0x24000144
 80007b0:	08008eb0 	.word	0x08008eb0
 80007b4:	10624dd3 	.word	0x10624dd3
 80007b8:	cccccccd 	.word	0xcccccccd
 80007bc:	080083ec 	.word	0x080083ec
 80007c0:	58020800 	.word	0x58020800
 80007c4:	080083f4 	.word	0x080083f4
 80007c8:	08008404 	.word	0x08008404
 80007cc:	08008414 	.word	0x08008414

080007d0 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <LCD_SetBrightness+0x1c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	639a      	str	r2, [r3, #56]	; 0x38
}
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	2400070c 	.word	0x2400070c

080007f0 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80007f4:	4b03      	ldr	r3, [pc, #12]	; (8000804 <LCD_GetBrightness+0x14>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	2400070c 	.word	0x2400070c

08000808 <LCD_Light>:

// 屏幕逐渐变亮或者变暗
// Brightness_Dis: 目标值
// time: 达到目标值的时间,单位: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	; 0x28
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 8000812:	f7ff ffed 	bl	80007f0 <LCD_GetBrightness>
 8000816:	6278      	str	r0, [r7, #36]	; 0x24
	time_now = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 800081c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	d05e      	beq.n	80008e2 <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 8000824:	683a      	ldr	r2, [r7, #0]
 8000826:	6a3b      	ldr	r3, [r7, #32]
 8000828:	429a      	cmp	r2, r3
 800082a:	d05c      	beq.n	80008e6 <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 800082c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800082e:	ee07 3a90 	vmov	s15, r3
 8000832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000836:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	ee07 3a90 	vmov	s15, r3
 8000840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000844:	ed97 7a07 	vldr	s14, [r7, #28]
 8000848:	ee77 7a67 	vsub.f32	s15, s14, s15
 800084c:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 8000850:	6a3b      	ldr	r3, [r7, #32]
 8000852:	ee07 3a90 	vmov	s15, r3
 8000856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800085a:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	ee07 3a90 	vmov	s15, r3
 8000864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000868:	ed97 7a06 	vldr	s14, [r7, #24]
 800086c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000870:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8000874:	edd7 6a07 	vldr	s13, [r7, #28]
 8000878:	ed97 7a06 	vldr	s14, [r7, #24]
 800087c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000880:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8000884:	f002 fbc0 	bl	8003008 <HAL_GetTick>
 8000888:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 800088a:	2001      	movs	r0, #1
 800088c:	f002 fbc8 	bl	8003020 <HAL_Delay>
		
		time_now = get_tick()-tick;
 8000890:	f002 fbba 	bl	8003008 <HAL_GetTick>
 8000894:	4602      	mov	r2, r0
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 800089c:	6a3b      	ldr	r3, [r7, #32]
 800089e:	ee07 3a90 	vmov	s15, r3
 80008a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008a6:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 80008aa:	ed97 7a06 	vldr	s14, [r7, #24]
 80008ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80008b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b8:	ee07 3a90 	vmov	s15, r3
 80008bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008c4:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 80008c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80008cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008d0:	ee17 0a90 	vmov	r0, s15
 80008d4:	f7ff ff7c 	bl	80007d0 <LCD_SetBrightness>
		
		if(time_now >= time) break;
 80008d8:	6a3a      	ldr	r2, [r7, #32]
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d204      	bcs.n	80008ea <LCD_Light+0xe2>
		delay_ms(1);
 80008e0:	e7d3      	b.n	800088a <LCD_Light+0x82>
		return;
 80008e2:	bf00      	nop
 80008e4:	e002      	b.n	80008ec <LCD_Light+0xe4>
		return;
 80008e6:	bf00      	nop
 80008e8:	e000      	b.n	80008ec <LCD_Light+0xe4>
		if(time_now >= time) break;
 80008ea:	bf00      	nop
		
	}
}
 80008ec:	3728      	adds	r7, #40	; 0x28
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <LCD_ShowChar>:
//num:要显示的字符:" "--->"~"
//size:字体大小 12/16
//mode:叠加方式(1)还是非叠加方式(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 80008f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008f8:	b097      	sub	sp, #92	; 0x5c
 80008fa:	af02      	add	r7, sp, #8
 80008fc:	461e      	mov	r6, r3
 80008fe:	4603      	mov	r3, r0
 8000900:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000902:	460b      	mov	r3, r1
 8000904:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000906:	4613      	mov	r3, r2
 8000908:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800090c:	4633      	mov	r3, r6
 800090e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8000912:	466b      	mov	r3, sp
 8000914:	607b      	str	r3, [r7, #4]
  uint8_t temp,t1,t;
	uint16_t y0=y;
 8000916:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000918:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	uint16_t x0=x;
 800091c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800091e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint16_t colortemp=POINT_COLOR; 
 8000922:	4baf      	ldr	r3, [pc, #700]	; (8000be0 <LCD_ShowChar+0x2ec>)
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 800092a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800092e:	2b0c      	cmp	r3, #12
 8000930:	d101      	bne.n	8000936 <LCD_ShowChar+0x42>
 8000932:	2106      	movs	r1, #6
 8000934:	e000      	b.n	8000938 <LCD_ShowChar+0x44>
 8000936:	2108      	movs	r1, #8
 8000938:	f897 002a 	ldrb.w	r0, [r7, #42]	; 0x2a
 800093c:	1e4b      	subs	r3, r1, #1
 800093e:	643b      	str	r3, [r7, #64]	; 0x40
 8000940:	460a      	mov	r2, r1
 8000942:	2300      	movs	r3, #0
 8000944:	4692      	mov	sl, r2
 8000946:	469b      	mov	fp, r3
 8000948:	f04f 0200 	mov.w	r2, #0
 800094c:	f04f 0300 	mov.w	r3, #0
 8000950:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000954:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000958:	ea4f 120a 	mov.w	r2, sl, lsl #4
 800095c:	460b      	mov	r3, r1
 800095e:	005e      	lsls	r6, r3, #1
 8000960:	4603      	mov	r3, r0
 8000962:	3b01      	subs	r3, #1
 8000964:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000966:	460a      	mov	r2, r1
 8000968:	2300      	movs	r3, #0
 800096a:	61ba      	str	r2, [r7, #24]
 800096c:	61fb      	str	r3, [r7, #28]
 800096e:	b2c3      	uxtb	r3, r0
 8000970:	2200      	movs	r2, #0
 8000972:	623b      	str	r3, [r7, #32]
 8000974:	627a      	str	r2, [r7, #36]	; 0x24
 8000976:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800097a:	465b      	mov	r3, fp
 800097c:	6a3a      	ldr	r2, [r7, #32]
 800097e:	fb02 fc03 	mul.w	ip, r2, r3
 8000982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000984:	4652      	mov	r2, sl
 8000986:	fb02 f303 	mul.w	r3, r2, r3
 800098a:	449c      	add	ip, r3
 800098c:	4652      	mov	r2, sl
 800098e:	6a3b      	ldr	r3, [r7, #32]
 8000990:	fba2 8903 	umull	r8, r9, r2, r3
 8000994:	eb0c 0309 	add.w	r3, ip, r9
 8000998:	4699      	mov	r9, r3
 800099a:	f04f 0200 	mov.w	r2, #0
 800099e:	f04f 0300 	mov.w	r3, #0
 80009a2:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80009a6:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80009aa:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80009ae:	460a      	mov	r2, r1
 80009b0:	2300      	movs	r3, #0
 80009b2:	613a      	str	r2, [r7, #16]
 80009b4:	617b      	str	r3, [r7, #20]
 80009b6:	b2c3      	uxtb	r3, r0
 80009b8:	2200      	movs	r2, #0
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	60fa      	str	r2, [r7, #12]
 80009be:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80009c2:	464b      	mov	r3, r9
 80009c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80009c8:	4652      	mov	r2, sl
 80009ca:	fb02 fc03 	mul.w	ip, r2, r3
 80009ce:	465b      	mov	r3, fp
 80009d0:	4642      	mov	r2, r8
 80009d2:	fb02 f303 	mul.w	r3, r2, r3
 80009d6:	449c      	add	ip, r3
 80009d8:	4642      	mov	r2, r8
 80009da:	4653      	mov	r3, sl
 80009dc:	fba2 4503 	umull	r4, r5, r2, r3
 80009e0:	eb0c 0305 	add.w	r3, ip, r5
 80009e4:	461d      	mov	r5, r3
 80009e6:	f04f 0200 	mov.w	r2, #0
 80009ea:	f04f 0300 	mov.w	r3, #0
 80009ee:	012b      	lsls	r3, r5, #4
 80009f0:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80009f4:	0122      	lsls	r2, r4, #4
 80009f6:	460b      	mov	r3, r1
 80009f8:	4602      	mov	r2, r0
 80009fa:	fb02 f303 	mul.w	r3, r2, r3
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	3307      	adds	r3, #7
 8000a02:	08db      	lsrs	r3, r3, #3
 8000a04:	00db      	lsls	r3, r3, #3
 8000a06:	ebad 0d03 	sub.w	sp, sp, r3
 8000a0a:	ab02      	add	r3, sp, #8
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	085b      	lsrs	r3, r3, #1
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	63bb      	str	r3, [r7, #56]	; 0x38
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8000a14:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4872      	ldr	r0, [pc, #456]	; (8000be4 <LCD_ShowChar+0x2f0>)
 8000a1c:	f001 fe88 	bl	8002730 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8000a20:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a24:	4619      	mov	r1, r3
 8000a26:	486f      	ldr	r0, [pc, #444]	; (8000be4 <LCD_ShowChar+0x2f0>)
 8000a28:	f001 fe94 	bl	8002754 <ST7735_GetYSize>
	
	//设置窗口		   
	num=num-' ';//得到偏移后的值
 8000a2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000a30:	3b20      	subs	r3, #32
 8000a32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	count = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	
	if(!mode) //非叠加方式
 8000a3c:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	f040 80a7 	bne.w	8000b94 <LCD_ShowChar+0x2a0>
	{
		for(t=0;t<size;t++)
 8000a46:	2300      	movs	r3, #0
 8000a48:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000a4c:	e09a      	b.n	8000b84 <LCD_ShowChar+0x290>
		{   
			if(size==12)temp=asc2_1206[num][t];  //调用1206字体
 8000a4e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000a52:	2b0c      	cmp	r3, #12
 8000a54:	d10e      	bne.n	8000a74 <LCD_ShowChar+0x180>
 8000a56:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000a5a:	f897 104d 	ldrb.w	r1, [r7, #77]	; 0x4d
 8000a5e:	4862      	ldr	r0, [pc, #392]	; (8000be8 <LCD_ShowChar+0x2f4>)
 8000a60:	4613      	mov	r3, r2
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	4413      	add	r3, r2
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	4403      	add	r3, r0
 8000a6a:	440b      	add	r3, r1
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000a72:	e00a      	b.n	8000a8a <LCD_ShowChar+0x196>
			else temp=asc2_1608[num][t];		 //调用1608字体
 8000a74:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000a78:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000a7c:	495b      	ldr	r1, [pc, #364]	; (8000bec <LCD_ShowChar+0x2f8>)
 8000a7e:	0112      	lsls	r2, r2, #4
 8000a80:	440a      	add	r2, r1
 8000a82:	4413      	add	r3, r2
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			
			for(t1=0;t1<8;t1++)
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000a90:	e06d      	b.n	8000b6e <LCD_ShowChar+0x27a>
			{			    
				if(temp&0x80)
 8000a92:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	da0e      	bge.n	8000ab8 <LCD_ShowChar+0x1c4>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8000a9a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000a9e:	021b      	lsls	r3, r3, #8
 8000aa0:	b21a      	sxth	r2, r3
 8000aa2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000aa6:	0a1b      	lsrs	r3, r3, #8
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	b21b      	sxth	r3, r3
 8000aac:	4313      	orrs	r3, r2
 8000aae:	b21b      	sxth	r3, r3
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	4b4b      	ldr	r3, [pc, #300]	; (8000be0 <LCD_ShowChar+0x2ec>)
 8000ab4:	801a      	strh	r2, [r3, #0]
 8000ab6:	e00d      	b.n	8000ad4 <LCD_ShowChar+0x1e0>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8000ab8:	4b4d      	ldr	r3, [pc, #308]	; (8000bf0 <LCD_ShowChar+0x2fc>)
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	021b      	lsls	r3, r3, #8
 8000abe:	b21a      	sxth	r2, r3
 8000ac0:	4b4b      	ldr	r3, [pc, #300]	; (8000bf0 <LCD_ShowChar+0x2fc>)
 8000ac2:	881b      	ldrh	r3, [r3, #0]
 8000ac4:	0a1b      	lsrs	r3, r3, #8
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	4313      	orrs	r3, r2
 8000acc:	b21b      	sxth	r3, r3
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	4b43      	ldr	r3, [pc, #268]	; (8000be0 <LCD_ShowChar+0x2ec>)
 8000ad2:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 8000ad4:	0872      	lsrs	r2, r6, #1
 8000ad6:	f8b7 104a 	ldrh.w	r1, [r7, #74]	; 0x4a
 8000ada:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000ade:	085b      	lsrs	r3, r3, #1
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	461c      	mov	r4, r3
 8000ae4:	4b3e      	ldr	r3, [pc, #248]	; (8000be0 <LCD_ShowChar+0x2ec>)
 8000ae6:	8818      	ldrh	r0, [r3, #0]
 8000ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000aea:	fb01 f202 	mul.w	r2, r1, r2
 8000aee:	4422      	add	r2, r4
 8000af0:	4601      	mov	r1, r0
 8000af2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8000af6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000afa:	3301      	adds	r3, #1
 8000afc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if(count >= size) count =0;
 8000b00:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d302      	bcc.n	8000b14 <LCD_ShowChar+0x220>
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				
				temp<<=1;
 8000b14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				y++;
 8000b1e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000b20:	3301      	adds	r3, #1
 8000b22:	85bb      	strh	r3, [r7, #44]	; 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//超区域了
 8000b24:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d304      	bcc.n	8000b36 <LCD_ShowChar+0x242>
 8000b2c:	4a2c      	ldr	r2, [pc, #176]	; (8000be0 <LCD_ShowChar+0x2ec>)
 8000b2e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000b32:	8013      	strh	r3, [r2, #0]
 8000b34:	e0e6      	b.n	8000d04 <LCD_ShowChar+0x410>
				if((y-y0)==size)
 8000b36:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000b38:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8000b3c:	1ad2      	subs	r2, r2, r3
 8000b3e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000b42:	429a      	cmp	r2, r3
 8000b44:	d10e      	bne.n	8000b64 <LCD_ShowChar+0x270>
				{
					y=y0;
 8000b46:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8000b4a:	85bb      	strh	r3, [r7, #44]	; 0x2c
					x++;
 8000b4c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000b4e:	3301      	adds	r3, #1
 8000b50:	85fb      	strh	r3, [r7, #46]	; 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//超区域了
 8000b52:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b56:	429a      	cmp	r2, r3
 8000b58:	d30e      	bcc.n	8000b78 <LCD_ShowChar+0x284>
 8000b5a:	4a21      	ldr	r2, [pc, #132]	; (8000be0 <LCD_ShowChar+0x2ec>)
 8000b5c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000b60:	8013      	strh	r3, [r2, #0]
 8000b62:	e0cf      	b.n	8000d04 <LCD_ShowChar+0x410>
			for(t1=0;t1<8;t1++)
 8000b64:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000b68:	3301      	adds	r3, #1
 8000b6a:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000b6e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000b72:	2b07      	cmp	r3, #7
 8000b74:	d98d      	bls.n	8000a92 <LCD_ShowChar+0x19e>
 8000b76:	e000      	b.n	8000b7a <LCD_ShowChar+0x286>
					break;
 8000b78:	bf00      	nop
		for(t=0;t<size;t++)
 8000b7a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000b7e:	3301      	adds	r3, #1
 8000b80:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000b84:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8000b88:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	f4ff af5e 	bcc.w	8000a4e <LCD_ShowChar+0x15a>
 8000b92:	e09c      	b.n	8000cce <LCD_ShowChar+0x3da>
			}
		}
	}
	else//叠加方式
	{
		for(t=0;t<size;t++)
 8000b94:	2300      	movs	r3, #0
 8000b96:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000b9a:	e091      	b.n	8000cc0 <LCD_ShowChar+0x3cc>
		{   
			if(size==12)temp=asc2_1206[num][t];  //调用1206字体
 8000b9c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000ba0:	2b0c      	cmp	r3, #12
 8000ba2:	d10e      	bne.n	8000bc2 <LCD_ShowChar+0x2ce>
 8000ba4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000ba8:	f897 104d 	ldrb.w	r1, [r7, #77]	; 0x4d
 8000bac:	480e      	ldr	r0, [pc, #56]	; (8000be8 <LCD_ShowChar+0x2f4>)
 8000bae:	4613      	mov	r3, r2
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	4413      	add	r3, r2
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	4403      	add	r3, r0
 8000bb8:	440b      	add	r3, r1
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000bc0:	e00a      	b.n	8000bd8 <LCD_ShowChar+0x2e4>
			else temp=asc2_1608[num][t];		 //调用1608字体 	                          
 8000bc2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000bc6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000bca:	4908      	ldr	r1, [pc, #32]	; (8000bec <LCD_ShowChar+0x2f8>)
 8000bcc:	0112      	lsls	r2, r2, #4
 8000bce:	440a      	add	r2, r1
 8000bd0:	4413      	add	r3, r2
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			for(t1=0;t1<8;t1++)
 8000bd8:	2300      	movs	r3, #0
 8000bda:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000bde:	e064      	b.n	8000caa <LCD_ShowChar+0x3b6>
 8000be0:	24000020 	.word	0x24000020
 8000be4:	2400010c 	.word	0x2400010c
 8000be8:	0800844c 	.word	0x0800844c
 8000bec:	080088c0 	.word	0x080088c0
 8000bf0:	24000148 	.word	0x24000148
			{			    
				if(temp&0x80)
 8000bf4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	da1a      	bge.n	8000c32 <LCD_ShowChar+0x33e>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 8000bfc:	4b44      	ldr	r3, [pc, #272]	; (8000d10 <LCD_ShowChar+0x41c>)
 8000bfe:	881b      	ldrh	r3, [r3, #0]
 8000c00:	021b      	lsls	r3, r3, #8
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	4b42      	ldr	r3, [pc, #264]	; (8000d10 <LCD_ShowChar+0x41c>)
 8000c06:	881b      	ldrh	r3, [r3, #0]
 8000c08:	0a1b      	lsrs	r3, r3, #8
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	b21b      	sxth	r3, r3
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	b218      	sxth	r0, r3
 8000c12:	0872      	lsrs	r2, r6, #1
 8000c14:	f8b7 104a 	ldrh.w	r1, [r7, #74]	; 0x4a
 8000c18:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000c1c:	085b      	lsrs	r3, r3, #1
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	461c      	mov	r4, r3
 8000c22:	b280      	uxth	r0, r0
 8000c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c26:	fb01 f202 	mul.w	r2, r1, r2
 8000c2a:	4422      	add	r2, r4
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8000c32:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000c36:	3301      	adds	r3, #1
 8000c38:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if(count >= size) count =0;
 8000c3c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000c40:	b29b      	uxth	r3, r3
 8000c42:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d302      	bcc.n	8000c50 <LCD_ShowChar+0x35c>
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				
				temp<<=1;
 8000c50:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				y++;
 8000c5a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	85bb      	strh	r3, [r7, #44]	; 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//超区域了
 8000c60:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d304      	bcc.n	8000c72 <LCD_ShowChar+0x37e>
 8000c68:	4a29      	ldr	r2, [pc, #164]	; (8000d10 <LCD_ShowChar+0x41c>)
 8000c6a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000c6e:	8013      	strh	r3, [r2, #0]
 8000c70:	e048      	b.n	8000d04 <LCD_ShowChar+0x410>
				if((y-y0)==size)
 8000c72:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000c74:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8000c78:	1ad2      	subs	r2, r2, r3
 8000c7a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d10e      	bne.n	8000ca0 <LCD_ShowChar+0x3ac>
				{
					y=y0;
 8000c82:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8000c86:	85bb      	strh	r3, [r7, #44]	; 0x2c
					x++;
 8000c88:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//超区域了
 8000c8e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d30e      	bcc.n	8000cb4 <LCD_ShowChar+0x3c0>
 8000c96:	4a1e      	ldr	r2, [pc, #120]	; (8000d10 <LCD_ShowChar+0x41c>)
 8000c98:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000c9c:	8013      	strh	r3, [r2, #0]
 8000c9e:	e031      	b.n	8000d04 <LCD_ShowChar+0x410>
			for(t1=0;t1<8;t1++)
 8000ca0:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000caa:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000cae:	2b07      	cmp	r3, #7
 8000cb0:	d9a0      	bls.n	8000bf4 <LCD_ShowChar+0x300>
 8000cb2:	e000      	b.n	8000cb6 <LCD_ShowChar+0x3c2>
					break;
 8000cb4:	bf00      	nop
		for(t=0;t<size;t++)
 8000cb6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000cba:	3301      	adds	r3, #1
 8000cbc:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000cc0:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8000cc4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	f4ff af67 	bcc.w	8000b9c <LCD_ShowChar+0x2a8>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8000cce:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8000cd2:	f8b7 0048 	ldrh.w	r0, [r7, #72]	; 0x48
 8000cd6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000cda:	2b0c      	cmp	r3, #12
 8000cdc:	d101      	bne.n	8000ce2 <LCD_ShowChar+0x3ee>
 8000cde:	2306      	movs	r3, #6
 8000ce0:	e000      	b.n	8000ce4 <LCD_ShowChar+0x3f0>
 8000ce2:	2308      	movs	r3, #8
 8000ce4:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8000ce8:	9201      	str	r2, [sp, #4]
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cee:	4602      	mov	r2, r0
 8000cf0:	4808      	ldr	r0, [pc, #32]	; (8000d14 <LCD_ShowChar+0x420>)
 8000cf2:	f001 fb6f 	bl	80023d4 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8000cf6:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <LCD_ShowChar+0x41c>)
 8000cf8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000cfc:	8013      	strh	r3, [r2, #0]
 8000cfe:	f8d7 d004 	ldr.w	sp, [r7, #4]
 8000d02:	e001      	b.n	8000d08 <LCD_ShowChar+0x414>
				if(y>=h){POINT_COLOR=colortemp;return;}//超区域了
 8000d04:	f8d7 d004 	ldr.w	sp, [r7, #4]
}   
 8000d08:	3754      	adds	r7, #84	; 0x54
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d10:	24000020 	.word	0x24000020
 8000d14:	2400010c 	.word	0x2400010c

08000d18 <LCD_ShowString>:
//x,y:起点坐标
//width,height:区域大小  
//size:字体大小
//*p:字符串起始地址
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 8000d18:	b590      	push	{r4, r7, lr}
 8000d1a:	b087      	sub	sp, #28
 8000d1c:	af02      	add	r7, sp, #8
 8000d1e:	4604      	mov	r4, r0
 8000d20:	4608      	mov	r0, r1
 8000d22:	4611      	mov	r1, r2
 8000d24:	461a      	mov	r2, r3
 8000d26:	4623      	mov	r3, r4
 8000d28:	80fb      	strh	r3, [r7, #6]
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	80bb      	strh	r3, [r7, #4]
 8000d2e:	460b      	mov	r3, r1
 8000d30:	807b      	strh	r3, [r7, #2]
 8000d32:	4613      	mov	r3, r2
 8000d34:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8000d36:	88fb      	ldrh	r3, [r7, #6]
 8000d38:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8000d3a:	887a      	ldrh	r2, [r7, #2]
 8000d3c:	88fb      	ldrh	r3, [r7, #6]
 8000d3e:	4413      	add	r3, r2
 8000d40:	807b      	strh	r3, [r7, #2]
	height+=y;
 8000d42:	883a      	ldrh	r2, [r7, #0]
 8000d44:	88bb      	ldrh	r3, [r7, #4]
 8000d46:	4413      	add	r3, r2
 8000d48:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//判断是不是非法字符!
 8000d4a:	e024      	b.n	8000d96 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8000d4c:	88fa      	ldrh	r2, [r7, #6]
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d307      	bcc.n	8000d64 <LCD_ShowString+0x4c>
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	80fb      	strh	r3, [r7, #6]
 8000d58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d5c:	b29a      	uxth	r2, r3
 8000d5e:	88bb      	ldrh	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//退出
 8000d64:	88ba      	ldrh	r2, [r7, #4]
 8000d66:	883b      	ldrh	r3, [r7, #0]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d21d      	bcs.n	8000da8 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8000d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6e:	781a      	ldrb	r2, [r3, #0]
 8000d70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d74:	88b9      	ldrh	r1, [r7, #4]
 8000d76:	88f8      	ldrh	r0, [r7, #6]
 8000d78:	2400      	movs	r4, #0
 8000d7a:	9400      	str	r4, [sp, #0]
 8000d7c:	f7ff fdba 	bl	80008f4 <LCD_ShowChar>
        x+=size/2;
 8000d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d84:	085b      	lsrs	r3, r3, #1
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	b29a      	uxth	r2, r3
 8000d8a:	88fb      	ldrh	r3, [r7, #6]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	80fb      	strh	r3, [r7, #6]
        p++;
 8000d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d92:	3301      	adds	r3, #1
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//判断是不是非法字符!
 8000d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b7e      	cmp	r3, #126	; 0x7e
 8000d9c:	d805      	bhi.n	8000daa <LCD_ShowString+0x92>
 8000d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b1f      	cmp	r3, #31
 8000da4:	d8d2      	bhi.n	8000d4c <LCD_ShowString+0x34>
    }  
}
 8000da6:	e000      	b.n	8000daa <LCD_ShowString+0x92>
        if(y>=height)break;//退出
 8000da8:	bf00      	nop
}
 8000daa:	bf00      	nop
 8000dac:	3714      	adds	r7, #20
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd90      	pop	{r4, r7, pc}
	...

08000db4 <lcd_init>:

static int32_t lcd_init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	4803      	ldr	r0, [pc, #12]	; (8000dd0 <lcd_init+0x1c>)
 8000dc2:	f006 fc31 	bl	8007628 <HAL_TIMEx_PWMN_Start>
	return result;
 8000dc6:	687b      	ldr	r3, [r7, #4]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	2400070c 	.word	0x2400070c

08000dd4 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8000dd8:	f002 f916 	bl	8003008 <HAL_GetTick>
 8000ddc:	4603      	mov	r3, r0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
 8000df0:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000df8:	481d      	ldr	r0, [pc, #116]	; (8000e70 <lcd_writereg+0x8c>)
 8000dfa:	f002 fbe7 	bl	80035cc <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e04:	481a      	ldr	r0, [pc, #104]	; (8000e70 <lcd_writereg+0x8c>)
 8000e06:	f002 fbe1 	bl	80035cc <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8000e0a:	f107 010f 	add.w	r1, r7, #15
 8000e0e:	2364      	movs	r3, #100	; 0x64
 8000e10:	2201      	movs	r2, #1
 8000e12:	4818      	ldr	r0, [pc, #96]	; (8000e74 <lcd_writereg+0x90>)
 8000e14:	f005 faac 	bl	8006370 <HAL_SPI_Transmit>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e22:	4813      	ldr	r0, [pc, #76]	; (8000e70 <lcd_writereg+0x8c>)
 8000e24:	f002 fbd2 	bl	80035cc <HAL_GPIO_WritePin>
	if(length > 0)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d00c      	beq.n	8000e48 <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e36:	68b9      	ldr	r1, [r7, #8]
 8000e38:	480e      	ldr	r0, [pc, #56]	; (8000e74 <lcd_writereg+0x90>)
 8000e3a:	f005 fa99 	bl	8006370 <HAL_SPI_Transmit>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	461a      	mov	r2, r3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	4413      	add	r3, r2
 8000e46:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e4e:	4808      	ldr	r0, [pc, #32]	; (8000e70 <lcd_writereg+0x8c>)
 8000e50:	f002 fbbc 	bl	80035cc <HAL_GPIO_WritePin>
	if(result>0){
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	dd03      	ble.n	8000e62 <lcd_writereg+0x7e>
		result = -1;}
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	e001      	b.n	8000e66 <lcd_writereg+0x82>
	else{
		result = 0;}
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
	return result;
 8000e66:	697b      	ldr	r3, [r7, #20]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	58021000 	.word	0x58021000
 8000e74:	24000170 	.word	0x24000170

08000e78 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8000e84:	2200      	movs	r2, #0
 8000e86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e8a:	481b      	ldr	r0, [pc, #108]	; (8000ef8 <lcd_readreg+0x80>)
 8000e8c:	f002 fb9e 	bl	80035cc <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e96:	4818      	ldr	r0, [pc, #96]	; (8000ef8 <lcd_readreg+0x80>)
 8000e98:	f002 fb98 	bl	80035cc <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8000e9c:	1df9      	adds	r1, r7, #7
 8000e9e:	2364      	movs	r3, #100	; 0x64
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	4816      	ldr	r0, [pc, #88]	; (8000efc <lcd_readreg+0x84>)
 8000ea4:	f005 fa64 	bl	8006370 <HAL_SPI_Transmit>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8000eac:	2201      	movs	r2, #1
 8000eae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eb2:	4811      	ldr	r0, [pc, #68]	; (8000ef8 <lcd_readreg+0x80>)
 8000eb4:	f002 fb8a 	bl	80035cc <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8000eb8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	6839      	ldr	r1, [r7, #0]
 8000ec0:	480e      	ldr	r0, [pc, #56]	; (8000efc <lcd_readreg+0x84>)
 8000ec2:	f005 fc51 	bl	8006768 <HAL_SPI_Receive>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	461a      	mov	r2, r3
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	4413      	add	r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ed6:	4808      	ldr	r0, [pc, #32]	; (8000ef8 <lcd_readreg+0x80>)
 8000ed8:	f002 fb78 	bl	80035cc <HAL_GPIO_WritePin>
	if(result>0){
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	dd03      	ble.n	8000eea <lcd_readreg+0x72>
		result = -1;}
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	e001      	b.n	8000eee <lcd_readreg+0x76>
	else{
		result = 0;}
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
	return result;
 8000eee:	68fb      	ldr	r3, [r7, #12]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	58021000 	.word	0x58021000
 8000efc:	24000170 	.word	0x24000170

08000f00 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f10:	480f      	ldr	r0, [pc, #60]	; (8000f50 <lcd_senddata+0x50>)
 8000f12:	f002 fb5b 	bl	80035cc <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	2364      	movs	r3, #100	; 0x64
 8000f1c:	6879      	ldr	r1, [r7, #4]
 8000f1e:	480d      	ldr	r0, [pc, #52]	; (8000f54 <lcd_senddata+0x54>)
 8000f20:	f005 fa26 	bl	8006370 <HAL_SPI_Transmit>
 8000f24:	4603      	mov	r3, r0
 8000f26:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f2e:	4808      	ldr	r0, [pc, #32]	; (8000f50 <lcd_senddata+0x50>)
 8000f30:	f002 fb4c 	bl	80035cc <HAL_GPIO_WritePin>
	if(result>0){
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	dd03      	ble.n	8000f42 <lcd_senddata+0x42>
		result = -1;}
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	e001      	b.n	8000f46 <lcd_senddata+0x46>
	else{
		result = 0;}
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
	return result;
 8000f46:	68fb      	ldr	r3, [r7, #12]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	58021000 	.word	0x58021000
 8000f54:	24000170 	.word	0x24000170

08000f58 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8000f62:	2200      	movs	r2, #0
 8000f64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f68:	4810      	ldr	r0, [pc, #64]	; (8000fac <lcd_recvdata+0x54>)
 8000f6a:	f002 fb2f 	bl	80035cc <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	480d      	ldr	r0, [pc, #52]	; (8000fb0 <lcd_recvdata+0x58>)
 8000f7a:	f005 fbf5 	bl	8006768 <HAL_SPI_Receive>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8000f82:	2201      	movs	r2, #1
 8000f84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f88:	4808      	ldr	r0, [pc, #32]	; (8000fac <lcd_recvdata+0x54>)
 8000f8a:	f002 fb1f 	bl	80035cc <HAL_GPIO_WritePin>
	if(result>0){
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dd03      	ble.n	8000f9c <lcd_recvdata+0x44>
		result = -1;}
 8000f94:	f04f 33ff 	mov.w	r3, #4294967295
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e001      	b.n	8000fa0 <lcd_recvdata+0x48>
	else{
		result = 0;}
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
	return result;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	58021000 	.word	0x58021000
 8000fb0:	24000170 	.word	0x24000170

08000fb4 <RTC_CalendarShow>:
  * @brief  Get the current time and date.
  * @param
  * @retval None
  */
static void RTC_CalendarShow(RTC_DateTypeDef *sdatestructureget,RTC_TimeTypeDef *stimestructureget)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  /* Both time and date must be obtained or RTC cannot be read next time */
  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, stimestructureget, RTC_FORMAT_BIN);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	6839      	ldr	r1, [r7, #0]
 8000fc2:	4806      	ldr	r0, [pc, #24]	; (8000fdc <RTC_CalendarShow+0x28>)
 8000fc4:	f004 feae 	bl	8005d24 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, sdatestructureget, RTC_FORMAT_BIN);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	4803      	ldr	r0, [pc, #12]	; (8000fdc <RTC_CalendarShow+0x28>)
 8000fce:	f004 ff8d 	bl	8005eec <HAL_RTC_GetDate>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	2400014c 	.word	0x2400014c

08000fe0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b090      	sub	sp, #64	; 0x40
 8000fe4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe6:	f001 ff89 	bl	8002efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fea:	f000 f877 	bl	80010dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fee:	f7ff fa5b 	bl	80004a8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000ff2:	f000 f8f3 	bl	80011dc <MX_RTC_Init>
  MX_SPI4_Init();
 8000ff6:	f000 f97f 	bl	80012f8 <MX_SPI4_Init>
  MX_TIM1_Init();
 8000ffa:	f001 fe67 	bl	8002ccc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	board_button_init();
 8000ffe:	f7ff f9d7 	bl	80003b0 <board_button_init>
	board_led_init();
 8001002:	f7ff fa03 	bl	800040c <board_led_init>

	LCD_Test();
 8001006:	f7ff facb 	bl	80005a0 <LCD_Test>
	RTC_DateTypeDef sdatestructureget;
	RTC_TimeTypeDef stimestructureget;

	uint32_t tick_now,tick_time;

	tick_now = HAL_GetTick();
 800100a:	f001 fffd 	bl	8003008 <HAL_GetTick>
 800100e:	6338      	str	r0, [r7, #48]	; 0x30
	tick_time = tick_now;
 8001010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001012:	637b      	str	r3, [r7, #52]	; 0x34
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 8001014:	2108      	movs	r1, #8
 8001016:	482c      	ldr	r0, [pc, #176]	; (80010c8 <main+0xe8>)
 8001018:	f002 faf1 	bl	80035fe <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800101c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001020:	482a      	ldr	r0, [pc, #168]	; (80010cc <main+0xec>)
 8001022:	f002 faec 	bl	80035fe <HAL_GPIO_TogglePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	2180      	movs	r1, #128	; 0x80
 800102a:	4828      	ldr	r0, [pc, #160]	; (80010cc <main+0xec>)
 800102c:	f002 face 	bl	80035cc <HAL_GPIO_WritePin>
		tick_now = HAL_GetTick();
 8001030:	f001 ffea 	bl	8003008 <HAL_GetTick>
 8001034:	6338      	str	r0, [r7, #48]	; 0x30

		if(tick_now > tick_time)
 8001036:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800103a:	429a      	cmp	r2, r3
 800103c:	d9ea      	bls.n	8001014 <main+0x34>
		{
			tick_time = tick_now + 500;
 800103e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001040:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001044:	637b      	str	r3, [r7, #52]	; 0x34

			board_led_set(1);
 8001046:	2001      	movs	r0, #1
 8001048:	f7ff fa14 	bl	8000474 <board_led_set>

			RTC_CalendarShow(&sdatestructureget,&stimestructureget);
 800104c:	1d3a      	adds	r2, r7, #4
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4611      	mov	r1, r2
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ffad 	bl	8000fb4 <RTC_CalendarShow>

			if (stimestructureget.SubSeconds > 128)
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b80      	cmp	r3, #128	; 0x80
 800105e:	d908      	bls.n	8001072 <main+0x92>
				sprintf((char *)&text,"Time: %02d:%02d", stimestructureget.Hours, stimestructureget.Minutes);
 8001060:	793b      	ldrb	r3, [r7, #4]
 8001062:	461a      	mov	r2, r3
 8001064:	797b      	ldrb	r3, [r7, #5]
 8001066:	f107 001c 	add.w	r0, r7, #28
 800106a:	4919      	ldr	r1, [pc, #100]	; (80010d0 <main+0xf0>)
 800106c:	f006 fd0e 	bl	8007a8c <siprintf>
 8001070:	e007      	b.n	8001082 <main+0xa2>
			else
				sprintf((char *)&text,"Time: %02d %02d", stimestructureget.Hours, stimestructureget.Minutes);
 8001072:	793b      	ldrb	r3, [r7, #4]
 8001074:	461a      	mov	r2, r3
 8001076:	797b      	ldrb	r3, [r7, #5]
 8001078:	f107 001c 	add.w	r0, r7, #28
 800107c:	4915      	ldr	r1, [pc, #84]	; (80010d4 <main+0xf4>)
 800107e:	f006 fd05 	bl	8007a8c <siprintf>

			LCD_ShowString(4, 58, 160, 16, 16, text);
 8001082:	f107 031c 	add.w	r3, r7, #28
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	2310      	movs	r3, #16
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2310      	movs	r3, #16
 800108e:	22a0      	movs	r2, #160	; 0xa0
 8001090:	213a      	movs	r1, #58	; 0x3a
 8001092:	2004      	movs	r0, #4
 8001094:	f7ff fe40 	bl	8000d18 <LCD_ShowString>

			sprintf((char *)&text,"Tick: %d ms",HAL_GetTick());
 8001098:	f001 ffb6 	bl	8003008 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	f107 031c 	add.w	r3, r7, #28
 80010a2:	490d      	ldr	r1, [pc, #52]	; (80010d8 <main+0xf8>)
 80010a4:	4618      	mov	r0, r3
 80010a6:	f006 fcf1 	bl	8007a8c <siprintf>
			LCD_ShowString(4, 74, 160, 16, 16,text);
 80010aa:	f107 031c 	add.w	r3, r7, #28
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	2310      	movs	r3, #16
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2310      	movs	r3, #16
 80010b6:	22a0      	movs	r2, #160	; 0xa0
 80010b8:	214a      	movs	r1, #74	; 0x4a
 80010ba:	2004      	movs	r0, #4
 80010bc:	f7ff fe2c 	bl	8000d18 <LCD_ShowString>

			board_led_set(0);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f7ff f9d7 	bl	8000474 <board_led_set>
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 80010c6:	e7a5      	b.n	8001014 <main+0x34>
 80010c8:	58021000 	.word	0x58021000
 80010cc:	58020800 	.word	0x58020800
 80010d0:	08008420 	.word	0x08008420
 80010d4:	08008430 	.word	0x08008430
 80010d8:	08008440 	.word	0x08008440

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b09c      	sub	sp, #112	; 0x70
 80010e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e6:	224c      	movs	r2, #76	; 0x4c
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f006 fcee 	bl	8007acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	2220      	movs	r2, #32
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f006 fce8 	bl	8007acc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80010fc:	2002      	movs	r0, #2
 80010fe:	f002 faa9 	bl	8003654 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001102:	2300      	movs	r3, #0
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	4b30      	ldr	r3, [pc, #192]	; (80011c8 <SystemClock_Config+0xec>)
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	4a2f      	ldr	r2, [pc, #188]	; (80011c8 <SystemClock_Config+0xec>)
 800110c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001110:	6193      	str	r3, [r2, #24]
 8001112:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <SystemClock_Config+0xec>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800111e:	bf00      	nop
 8001120:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <SystemClock_Config+0xec>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001128:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800112c:	d1f8      	bne.n	8001120 <SystemClock_Config+0x44>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800112e:	f002 fa81 	bl	8003634 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <SystemClock_Config+0xf0>)
 8001134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001136:	4a25      	ldr	r2, [pc, #148]	; (80011cc <SystemClock_Config+0xf0>)
 8001138:	f023 0318 	bic.w	r3, r3, #24
 800113c:	6713      	str	r3, [r2, #112]	; 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800113e:	2305      	movs	r3, #5
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001142:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001146:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001148:	2301      	movs	r3, #1
 800114a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114c:	2302      	movs	r3, #2
 800114e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001150:	2302      	movs	r3, #2
 8001152:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001154:	2302      	movs	r3, #2
 8001156:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8001158:	232c      	movs	r3, #44	; 0x2c
 800115a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800115c:	2301      	movs	r3, #1
 800115e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001160:	2302      	movs	r3, #2
 8001162:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001164:	2302      	movs	r3, #2
 8001166:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001168:	230c      	movs	r3, #12
 800116a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800116c:	2300      	movs	r3, #0
 800116e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001174:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001178:	4618      	mov	r0, r3
 800117a:	f002 faa5 	bl	80036c8 <HAL_RCC_OscConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001184:	f000 f824 	bl	80011d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001188:	233f      	movs	r3, #63	; 0x3f
 800118a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118c:	2303      	movs	r3, #3
 800118e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001194:	2308      	movs	r3, #8
 8001196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001198:	2340      	movs	r3, #64	; 0x40
 800119a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800119c:	2340      	movs	r3, #64	; 0x40
 800119e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011a4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80011a6:	2340      	movs	r3, #64	; 0x40
 80011a8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	2103      	movs	r1, #3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 fe64 	bl	8003e7c <HAL_RCC_ClockConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80011ba:	f000 f809 	bl	80011d0 <Error_Handler>
  }
}
 80011be:	bf00      	nop
 80011c0:	3770      	adds	r7, #112	; 0x70
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	58024800 	.word	0x58024800
 80011cc:	58024400 	.word	0x58024400

080011d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d4:	b672      	cpsid	i
}
 80011d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <Error_Handler+0x8>
	...

080011dc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80011f0:	2300      	movs	r3, #0
 80011f2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011f4:	4b25      	ldr	r3, [pc, #148]	; (800128c <MX_RTC_Init+0xb0>)
 80011f6:	4a26      	ldr	r2, [pc, #152]	; (8001290 <MX_RTC_Init+0xb4>)
 80011f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80011fa:	4b24      	ldr	r3, [pc, #144]	; (800128c <MX_RTC_Init+0xb0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001200:	4b22      	ldr	r3, [pc, #136]	; (800128c <MX_RTC_Init+0xb0>)
 8001202:	227f      	movs	r2, #127	; 0x7f
 8001204:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001206:	4b21      	ldr	r3, [pc, #132]	; (800128c <MX_RTC_Init+0xb0>)
 8001208:	22ff      	movs	r2, #255	; 0xff
 800120a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800120c:	4b1f      	ldr	r3, [pc, #124]	; (800128c <MX_RTC_Init+0xb0>)
 800120e:	2200      	movs	r2, #0
 8001210:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001212:	4b1e      	ldr	r3, [pc, #120]	; (800128c <MX_RTC_Init+0xb0>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001218:	4b1c      	ldr	r3, [pc, #112]	; (800128c <MX_RTC_Init+0xb0>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800121e:	4b1b      	ldr	r3, [pc, #108]	; (800128c <MX_RTC_Init+0xb0>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001224:	4819      	ldr	r0, [pc, #100]	; (800128c <MX_RTC_Init+0xb0>)
 8001226:	f004 fc5d 	bl	8005ae4 <HAL_RTC_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001230:	f7ff ffce 	bl	80011d0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8001234:	2312      	movs	r3, #18
 8001236:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001238:	2300      	movs	r3, #0
 800123a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800123c:	2300      	movs	r3, #0
 800123e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001240:	2300      	movs	r3, #0
 8001242:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	2201      	movs	r2, #1
 800124c:	4619      	mov	r1, r3
 800124e:	480f      	ldr	r0, [pc, #60]	; (800128c <MX_RTC_Init+0xb0>)
 8001250:	f004 fcca 	bl	8005be8 <HAL_RTC_SetTime>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800125a:	f7ff ffb9 	bl	80011d0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800125e:	2301      	movs	r3, #1
 8001260:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001262:	2301      	movs	r3, #1
 8001264:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001266:	2301      	movs	r3, #1
 8001268:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 800126a:	2323      	movs	r3, #35	; 0x23
 800126c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800126e:	463b      	mov	r3, r7
 8001270:	2201      	movs	r2, #1
 8001272:	4619      	mov	r1, r3
 8001274:	4805      	ldr	r0, [pc, #20]	; (800128c <MX_RTC_Init+0xb0>)
 8001276:	f004 fdb1 	bl	8005ddc <HAL_RTC_SetDate>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001280:	f7ff ffa6 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	2400014c 	.word	0x2400014c
 8001290:	58004000 	.word	0x58004000

08001294 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b0b0      	sub	sp, #192	; 0xc0
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	22b8      	movs	r2, #184	; 0xb8
 80012a2:	2100      	movs	r1, #0
 80012a4:	4618      	mov	r0, r3
 80012a6:	f006 fc11 	bl	8007acc <memset>
  if(rtcHandle->Instance==RTC)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a10      	ldr	r2, [pc, #64]	; (80012f0 <HAL_RTC_MspInit+0x5c>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d119      	bne.n	80012e8 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80012b4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80012b8:	f04f 0300 	mov.w	r3, #0
 80012bc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80012c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	4618      	mov	r0, r3
 80012ce:	f003 f905 	bl	80044dc <HAL_RCCEx_PeriphCLKConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 80012d8:	f7ff ff7a 	bl	80011d0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80012dc:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <HAL_RTC_MspInit+0x60>)
 80012de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012e0:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <HAL_RTC_MspInit+0x60>)
 80012e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012e6:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80012e8:	bf00      	nop
 80012ea:	37c0      	adds	r7, #192	; 0xc0
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	58004000 	.word	0x58004000
 80012f4:	58024400 	.word	0x58024400

080012f8 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80012fc:	4b28      	ldr	r3, [pc, #160]	; (80013a0 <MX_SPI4_Init+0xa8>)
 80012fe:	4a29      	ldr	r2, [pc, #164]	; (80013a4 <MX_SPI4_Init+0xac>)
 8001300:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001302:	4b27      	ldr	r3, [pc, #156]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001304:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001308:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800130a:	4b25      	ldr	r3, [pc, #148]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800130c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001310:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001312:	4b23      	ldr	r3, [pc, #140]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001314:	2207      	movs	r2, #7
 8001316:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001318:	4b21      	ldr	r3, [pc, #132]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800131e:	4b20      	ldr	r3, [pc, #128]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001320:	2200      	movs	r2, #0
 8001322:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001324:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001326:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800132a:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800132c:	4b1c      	ldr	r3, [pc, #112]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800132e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001332:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001334:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001336:	2200      	movs	r2, #0
 8001338:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800133a:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800133c:	2200      	movs	r2, #0
 800133e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001340:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001342:	2200      	movs	r2, #0
 8001344:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001346:	4b16      	ldr	r3, [pc, #88]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001348:	2200      	movs	r2, #0
 800134a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800134c:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800134e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001352:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001356:	2200      	movs	r2, #0
 8001358:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800135c:	2200      	movs	r2, #0
 800135e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001362:	2200      	movs	r2, #0
 8001364:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001368:	2200      	movs	r2, #0
 800136a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800136e:	2200      	movs	r2, #0
 8001370:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001374:	2200      	movs	r2, #0
 8001376:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800137a:	2200      	movs	r2, #0
 800137c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001380:	2200      	movs	r2, #0
 8001382:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_SPI4_Init+0xa8>)
 8001386:	2200      	movs	r2, #0
 8001388:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_SPI4_Init+0xa8>)
 800138c:	f004 fecc 	bl	8006128 <HAL_SPI_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8001396:	f7ff ff1b 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	24000170 	.word	0x24000170
 80013a4:	40013400 	.word	0x40013400

080013a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b0b8      	sub	sp, #224	; 0xe0
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013c0:	f107 0310 	add.w	r3, r7, #16
 80013c4:	22b8      	movs	r2, #184	; 0xb8
 80013c6:	2100      	movs	r1, #0
 80013c8:	4618      	mov	r0, r3
 80013ca:	f006 fb7f 	bl	8007acc <memset>
  if(spiHandle->Instance==SPI4)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a26      	ldr	r2, [pc, #152]	; (800146c <HAL_SPI_MspInit+0xc4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d145      	bne.n	8001464 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80013d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	4618      	mov	r0, r3
 80013ee:	f003 f875 	bl	80044dc <HAL_RCCEx_PeriphCLKConfig>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80013f8:	f7ff feea 	bl	80011d0 <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80013fc:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <HAL_SPI_MspInit+0xc8>)
 80013fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001402:	4a1b      	ldr	r2, [pc, #108]	; (8001470 <HAL_SPI_MspInit+0xc8>)
 8001404:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001408:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800140c:	4b18      	ldr	r3, [pc, #96]	; (8001470 <HAL_SPI_MspInit+0xc8>)
 800140e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001412:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_SPI_MspInit+0xc8>)
 800141c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001420:	4a13      	ldr	r2, [pc, #76]	; (8001470 <HAL_SPI_MspInit+0xc8>)
 8001422:	f043 0310 	orr.w	r3, r3, #16
 8001426:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800142a:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_SPI_MspInit+0xc8>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001430:	f003 0310 	and.w	r3, r3, #16
 8001434:	60bb      	str	r3, [r7, #8]
 8001436:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8001438:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800143c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001452:	2305      	movs	r3, #5
 8001454:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001458:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800145c:	4619      	mov	r1, r3
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <HAL_SPI_MspInit+0xcc>)
 8001460:	f001 fef4 	bl	800324c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001464:	bf00      	nop
 8001466:	37e0      	adds	r7, #224	; 0xe0
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40013400 	.word	0x40013400
 8001470:	58024400 	.word	0x58024400
 8001474:	58021000 	.word	0x58021000

08001478 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d103      	bne.n	8001490 <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 8001488:	f04f 33ff 	mov.w	r3, #4294967295
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	e03a      	b.n	8001506 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	891a      	ldrh	r2, [r3, #8]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	68da      	ldr	r2, [r3, #12]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	695a      	ldr	r2, [r3, #20]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	699a      	ldr	r2, [r3, #24]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	69da      	ldr	r2, [r3, #28]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a0f      	ldr	r2, [pc, #60]	; (8001510 <ST7735_RegisterBusIO+0x98>)
 80014d4:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <ST7735_RegisterBusIO+0x9c>)
 80014da:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a0e      	ldr	r2, [pc, #56]	; (8001518 <ST7735_RegisterBusIO+0xa0>)
 80014e0:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a0d      	ldr	r2, [pc, #52]	; (800151c <ST7735_RegisterBusIO+0xa4>)
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	631a      	str	r2, [r3, #48]	; 0x30

    if(pObj->IO.Init != NULL)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d004      	beq.n	8001500 <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4798      	blx	r3
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	e002      	b.n	8001506 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 8001500:	f04f 33ff 	mov.w	r3, #4294967295
 8001504:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001506:	68fb      	ldr	r3, [r7, #12]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	08002981 	.word	0x08002981
 8001514:	080029a9 	.word	0x080029a9
 8001518:	080029d3 	.word	0x080029d3
 800151c:	080029f7 	.word	0x080029f7

08001520 <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d103      	bne.n	800153a <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	e3a6      	b.n	8001c88 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 800153a:	2300      	movs	r3, #0
 800153c:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f103 0020 	add.w	r0, r3, #32
 8001544:	f107 0213 	add.w	r2, r7, #19
 8001548:	2300      	movs	r3, #0
 800154a:	2101      	movs	r1, #1
 800154c:	f001 fa92 	bl	8002a74 <st7735_write_reg>
 8001550:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8001552:	2178      	movs	r1, #120	; 0x78
 8001554:	68f8      	ldr	r0, [r7, #12]
 8001556:	f001 fa60 	bl	8002a1a <ST7735_IO_Delay>
		
		tmp = 0x00U;
 800155a:	2300      	movs	r3, #0
 800155c:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f103 0020 	add.w	r0, r3, #32
 8001564:	f107 0213 	add.w	r2, r7, #19
 8001568:	2300      	movs	r3, #0
 800156a:	2101      	movs	r1, #1
 800156c:	f001 fa82 	bl	8002a74 <st7735_write_reg>
 8001570:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 8001572:	2178      	movs	r1, #120	; 0x78
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f001 fa50 	bl	8002a1a <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 800157a:	2300      	movs	r3, #0
 800157c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	f103 0020 	add.w	r0, r3, #32
 8001584:	f107 0213 	add.w	r2, r7, #19
 8001588:	2301      	movs	r3, #1
 800158a:	2111      	movs	r1, #17
 800158c:	f001 fa72 	bl	8002a74 <st7735_write_reg>
 8001590:	4602      	mov	r2, r0
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	4413      	add	r3, r2
 8001596:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f103 0020 	add.w	r0, r3, #32
 800159e:	f107 0213 	add.w	r2, r7, #19
 80015a2:	2300      	movs	r3, #0
 80015a4:	21b1      	movs	r1, #177	; 0xb1
 80015a6:	f001 fa65 	bl	8002a74 <st7735_write_reg>
 80015aa:	4602      	mov	r2, r0
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	4413      	add	r3, r2
 80015b0:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 80015b2:	2301      	movs	r3, #1
 80015b4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	3320      	adds	r3, #32
 80015ba:	f107 0113 	add.w	r1, r7, #19
 80015be:	2201      	movs	r2, #1
 80015c0:	4618      	mov	r0, r3
 80015c2:	f001 fa6c 	bl	8002a9e <st7735_send_data>
 80015c6:	4602      	mov	r2, r0
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	4413      	add	r3, r2
 80015cc:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80015ce:	232c      	movs	r3, #44	; 0x2c
 80015d0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	3320      	adds	r3, #32
 80015d6:	f107 0113 	add.w	r1, r7, #19
 80015da:	2201      	movs	r2, #1
 80015dc:	4618      	mov	r0, r3
 80015de:	f001 fa5e 	bl	8002a9e <st7735_send_data>
 80015e2:	4602      	mov	r2, r0
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	4413      	add	r3, r2
 80015e8:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80015ea:	232d      	movs	r3, #45	; 0x2d
 80015ec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	3320      	adds	r3, #32
 80015f2:	f107 0113 	add.w	r1, r7, #19
 80015f6:	2201      	movs	r2, #1
 80015f8:	4618      	mov	r0, r3
 80015fa:	f001 fa50 	bl	8002a9e <st7735_send_data>
 80015fe:	4602      	mov	r2, r0
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	4413      	add	r3, r2
 8001604:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8001606:	2301      	movs	r3, #1
 8001608:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f103 0020 	add.w	r0, r3, #32
 8001610:	f107 0213 	add.w	r2, r7, #19
 8001614:	2301      	movs	r3, #1
 8001616:	21b2      	movs	r1, #178	; 0xb2
 8001618:	f001 fa2c 	bl	8002a74 <st7735_write_reg>
 800161c:	4602      	mov	r2, r0
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	4413      	add	r3, r2
 8001622:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001624:	232c      	movs	r3, #44	; 0x2c
 8001626:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	3320      	adds	r3, #32
 800162c:	f107 0113 	add.w	r1, r7, #19
 8001630:	2201      	movs	r2, #1
 8001632:	4618      	mov	r0, r3
 8001634:	f001 fa33 	bl	8002a9e <st7735_send_data>
 8001638:	4602      	mov	r2, r0
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	4413      	add	r3, r2
 800163e:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001640:	232d      	movs	r3, #45	; 0x2d
 8001642:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	3320      	adds	r3, #32
 8001648:	f107 0113 	add.w	r1, r7, #19
 800164c:	2201      	movs	r2, #1
 800164e:	4618      	mov	r0, r3
 8001650:	f001 fa25 	bl	8002a9e <st7735_send_data>
 8001654:	4602      	mov	r2, r0
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	4413      	add	r3, r2
 800165a:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 800165c:	2301      	movs	r3, #1
 800165e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f103 0020 	add.w	r0, r3, #32
 8001666:	f107 0213 	add.w	r2, r7, #19
 800166a:	2301      	movs	r3, #1
 800166c:	21b3      	movs	r1, #179	; 0xb3
 800166e:	f001 fa01 	bl	8002a74 <st7735_write_reg>
 8001672:	4602      	mov	r2, r0
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	4413      	add	r3, r2
 8001678:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 800167a:	232c      	movs	r3, #44	; 0x2c
 800167c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	3320      	adds	r3, #32
 8001682:	f107 0113 	add.w	r1, r7, #19
 8001686:	2201      	movs	r2, #1
 8001688:	4618      	mov	r0, r3
 800168a:	f001 fa08 	bl	8002a9e <st7735_send_data>
 800168e:	4602      	mov	r2, r0
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	4413      	add	r3, r2
 8001694:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001696:	232d      	movs	r3, #45	; 0x2d
 8001698:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	3320      	adds	r3, #32
 800169e:	f107 0113 	add.w	r1, r7, #19
 80016a2:	2201      	movs	r2, #1
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 f9fa 	bl	8002a9e <st7735_send_data>
 80016aa:	4602      	mov	r2, r0
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	4413      	add	r3, r2
 80016b0:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 80016b2:	2301      	movs	r3, #1
 80016b4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	3320      	adds	r3, #32
 80016ba:	f107 0113 	add.w	r1, r7, #19
 80016be:	2201      	movs	r2, #1
 80016c0:	4618      	mov	r0, r3
 80016c2:	f001 f9ec 	bl	8002a9e <st7735_send_data>
 80016c6:	4602      	mov	r2, r0
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	4413      	add	r3, r2
 80016cc:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80016ce:	232c      	movs	r3, #44	; 0x2c
 80016d0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	3320      	adds	r3, #32
 80016d6:	f107 0113 	add.w	r1, r7, #19
 80016da:	2201      	movs	r2, #1
 80016dc:	4618      	mov	r0, r3
 80016de:	f001 f9de 	bl	8002a9e <st7735_send_data>
 80016e2:	4602      	mov	r2, r0
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	4413      	add	r3, r2
 80016e8:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80016ea:	232d      	movs	r3, #45	; 0x2d
 80016ec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	3320      	adds	r3, #32
 80016f2:	f107 0113 	add.w	r1, r7, #19
 80016f6:	2201      	movs	r2, #1
 80016f8:	4618      	mov	r0, r3
 80016fa:	f001 f9d0 	bl	8002a9e <st7735_send_data>
 80016fe:	4602      	mov	r2, r0
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	4413      	add	r3, r2
 8001704:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8001706:	2307      	movs	r3, #7
 8001708:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f103 0020 	add.w	r0, r3, #32
 8001710:	f107 0213 	add.w	r2, r7, #19
 8001714:	2301      	movs	r3, #1
 8001716:	21b4      	movs	r1, #180	; 0xb4
 8001718:	f001 f9ac 	bl	8002a74 <st7735_write_reg>
 800171c:	4602      	mov	r2, r0
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	4413      	add	r3, r2
 8001722:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8001724:	23a2      	movs	r3, #162	; 0xa2
 8001726:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f103 0020 	add.w	r0, r3, #32
 800172e:	f107 0213 	add.w	r2, r7, #19
 8001732:	2301      	movs	r3, #1
 8001734:	21c0      	movs	r1, #192	; 0xc0
 8001736:	f001 f99d 	bl	8002a74 <st7735_write_reg>
 800173a:	4602      	mov	r2, r0
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	4413      	add	r3, r2
 8001740:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8001742:	2302      	movs	r3, #2
 8001744:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	3320      	adds	r3, #32
 800174a:	f107 0113 	add.w	r1, r7, #19
 800174e:	2201      	movs	r2, #1
 8001750:	4618      	mov	r0, r3
 8001752:	f001 f9a4 	bl	8002a9e <st7735_send_data>
 8001756:	4602      	mov	r2, r0
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	4413      	add	r3, r2
 800175c:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 800175e:	2384      	movs	r3, #132	; 0x84
 8001760:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	3320      	adds	r3, #32
 8001766:	f107 0113 	add.w	r1, r7, #19
 800176a:	2201      	movs	r2, #1
 800176c:	4618      	mov	r0, r3
 800176e:	f001 f996 	bl	8002a9e <st7735_send_data>
 8001772:	4602      	mov	r2, r0
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	4413      	add	r3, r2
 8001778:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 800177a:	23c5      	movs	r3, #197	; 0xc5
 800177c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f103 0020 	add.w	r0, r3, #32
 8001784:	f107 0213 	add.w	r2, r7, #19
 8001788:	2301      	movs	r3, #1
 800178a:	21c1      	movs	r1, #193	; 0xc1
 800178c:	f001 f972 	bl	8002a74 <st7735_write_reg>
 8001790:	4602      	mov	r2, r0
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	4413      	add	r3, r2
 8001796:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8001798:	230a      	movs	r3, #10
 800179a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f103 0020 	add.w	r0, r3, #32
 80017a2:	f107 0213 	add.w	r2, r7, #19
 80017a6:	2301      	movs	r3, #1
 80017a8:	21c2      	movs	r1, #194	; 0xc2
 80017aa:	f001 f963 	bl	8002a74 <st7735_write_reg>
 80017ae:	4602      	mov	r2, r0
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	4413      	add	r3, r2
 80017b4:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	3320      	adds	r3, #32
 80017be:	f107 0113 	add.w	r1, r7, #19
 80017c2:	2201      	movs	r2, #1
 80017c4:	4618      	mov	r0, r3
 80017c6:	f001 f96a 	bl	8002a9e <st7735_send_data>
 80017ca:	4602      	mov	r2, r0
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	4413      	add	r3, r2
 80017d0:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 80017d2:	238a      	movs	r3, #138	; 0x8a
 80017d4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f103 0020 	add.w	r0, r3, #32
 80017dc:	f107 0213 	add.w	r2, r7, #19
 80017e0:	2301      	movs	r3, #1
 80017e2:	21c3      	movs	r1, #195	; 0xc3
 80017e4:	f001 f946 	bl	8002a74 <st7735_write_reg>
 80017e8:	4602      	mov	r2, r0
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	4413      	add	r3, r2
 80017ee:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 80017f0:	232a      	movs	r3, #42	; 0x2a
 80017f2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	3320      	adds	r3, #32
 80017f8:	f107 0113 	add.w	r1, r7, #19
 80017fc:	2201      	movs	r2, #1
 80017fe:	4618      	mov	r0, r3
 8001800:	f001 f94d 	bl	8002a9e <st7735_send_data>
 8001804:	4602      	mov	r2, r0
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	4413      	add	r3, r2
 800180a:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 800180c:	238a      	movs	r3, #138	; 0x8a
 800180e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f103 0020 	add.w	r0, r3, #32
 8001816:	f107 0213 	add.w	r2, r7, #19
 800181a:	2301      	movs	r3, #1
 800181c:	21c4      	movs	r1, #196	; 0xc4
 800181e:	f001 f929 	bl	8002a74 <st7735_write_reg>
 8001822:	4602      	mov	r2, r0
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	4413      	add	r3, r2
 8001828:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 800182a:	23ee      	movs	r3, #238	; 0xee
 800182c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	3320      	adds	r3, #32
 8001832:	f107 0113 	add.w	r1, r7, #19
 8001836:	2201      	movs	r2, #1
 8001838:	4618      	mov	r0, r3
 800183a:	f001 f930 	bl	8002a9e <st7735_send_data>
 800183e:	4602      	mov	r2, r0
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	4413      	add	r3, r2
 8001844:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8001846:	230e      	movs	r3, #14
 8001848:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f103 0020 	add.w	r0, r3, #32
 8001850:	f107 0213 	add.w	r2, r7, #19
 8001854:	2301      	movs	r3, #1
 8001856:	21c5      	movs	r1, #197	; 0xc5
 8001858:	f001 f90c 	bl	8002a74 <st7735_write_reg>
 800185c:	4602      	mov	r2, r0
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	4413      	add	r3, r2
 8001862:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	7b1b      	ldrb	r3, [r3, #12]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d10d      	bne.n	8001888 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f103 0020 	add.w	r0, r3, #32
 8001872:	f107 0213 	add.w	r2, r7, #19
 8001876:	2300      	movs	r3, #0
 8001878:	2121      	movs	r1, #33	; 0x21
 800187a:	f001 f8fb 	bl	8002a74 <st7735_write_reg>
 800187e:	4602      	mov	r2, r0
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	4413      	add	r3, r2
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	e00c      	b.n	80018a2 <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f103 0020 	add.w	r0, r3, #32
 800188e:	f107 0213 	add.w	r2, r7, #19
 8001892:	2300      	movs	r3, #0
 8001894:	2120      	movs	r1, #32
 8001896:	f001 f8ed 	bl	8002a74 <st7735_write_reg>
 800189a:	4602      	mov	r2, r0
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	4413      	add	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f103 0020 	add.w	r0, r3, #32
 80018a8:	f107 0208 	add.w	r2, r7, #8
 80018ac:	2301      	movs	r3, #1
 80018ae:	213a      	movs	r1, #58	; 0x3a
 80018b0:	f001 f8e0 	bl	8002a74 <st7735_write_reg>
 80018b4:	4602      	mov	r2, r0
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	4413      	add	r3, r2
 80018ba:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 80018bc:	2302      	movs	r3, #2
 80018be:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f103 0020 	add.w	r0, r3, #32
 80018c6:	f107 0213 	add.w	r2, r7, #19
 80018ca:	2301      	movs	r3, #1
 80018cc:	21e0      	movs	r1, #224	; 0xe0
 80018ce:	f001 f8d1 	bl	8002a74 <st7735_write_reg>
 80018d2:	4602      	mov	r2, r0
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	4413      	add	r3, r2
 80018d8:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 80018da:	231c      	movs	r3, #28
 80018dc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	3320      	adds	r3, #32
 80018e2:	f107 0113 	add.w	r1, r7, #19
 80018e6:	2201      	movs	r2, #1
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 f8d8 	bl	8002a9e <st7735_send_data>
 80018ee:	4602      	mov	r2, r0
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	4413      	add	r3, r2
 80018f4:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 80018f6:	2307      	movs	r3, #7
 80018f8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	3320      	adds	r3, #32
 80018fe:	f107 0113 	add.w	r1, r7, #19
 8001902:	2201      	movs	r2, #1
 8001904:	4618      	mov	r0, r3
 8001906:	f001 f8ca 	bl	8002a9e <st7735_send_data>
 800190a:	4602      	mov	r2, r0
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	4413      	add	r3, r2
 8001910:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8001912:	2312      	movs	r3, #18
 8001914:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	3320      	adds	r3, #32
 800191a:	f107 0113 	add.w	r1, r7, #19
 800191e:	2201      	movs	r2, #1
 8001920:	4618      	mov	r0, r3
 8001922:	f001 f8bc 	bl	8002a9e <st7735_send_data>
 8001926:	4602      	mov	r2, r0
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	4413      	add	r3, r2
 800192c:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 800192e:	2337      	movs	r3, #55	; 0x37
 8001930:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	3320      	adds	r3, #32
 8001936:	f107 0113 	add.w	r1, r7, #19
 800193a:	2201      	movs	r2, #1
 800193c:	4618      	mov	r0, r3
 800193e:	f001 f8ae 	bl	8002a9e <st7735_send_data>
 8001942:	4602      	mov	r2, r0
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	4413      	add	r3, r2
 8001948:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 800194a:	2332      	movs	r3, #50	; 0x32
 800194c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	3320      	adds	r3, #32
 8001952:	f107 0113 	add.w	r1, r7, #19
 8001956:	2201      	movs	r2, #1
 8001958:	4618      	mov	r0, r3
 800195a:	f001 f8a0 	bl	8002a9e <st7735_send_data>
 800195e:	4602      	mov	r2, r0
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	4413      	add	r3, r2
 8001964:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001966:	2329      	movs	r3, #41	; 0x29
 8001968:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	3320      	adds	r3, #32
 800196e:	f107 0113 	add.w	r1, r7, #19
 8001972:	2201      	movs	r2, #1
 8001974:	4618      	mov	r0, r3
 8001976:	f001 f892 	bl	8002a9e <st7735_send_data>
 800197a:	4602      	mov	r2, r0
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	4413      	add	r3, r2
 8001980:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001982:	232d      	movs	r3, #45	; 0x2d
 8001984:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	3320      	adds	r3, #32
 800198a:	f107 0113 	add.w	r1, r7, #19
 800198e:	2201      	movs	r2, #1
 8001990:	4618      	mov	r0, r3
 8001992:	f001 f884 	bl	8002a9e <st7735_send_data>
 8001996:	4602      	mov	r2, r0
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	4413      	add	r3, r2
 800199c:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 800199e:	2329      	movs	r3, #41	; 0x29
 80019a0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	3320      	adds	r3, #32
 80019a6:	f107 0113 	add.w	r1, r7, #19
 80019aa:	2201      	movs	r2, #1
 80019ac:	4618      	mov	r0, r3
 80019ae:	f001 f876 	bl	8002a9e <st7735_send_data>
 80019b2:	4602      	mov	r2, r0
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	4413      	add	r3, r2
 80019b8:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 80019ba:	2325      	movs	r3, #37	; 0x25
 80019bc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	3320      	adds	r3, #32
 80019c2:	f107 0113 	add.w	r1, r7, #19
 80019c6:	2201      	movs	r2, #1
 80019c8:	4618      	mov	r0, r3
 80019ca:	f001 f868 	bl	8002a9e <st7735_send_data>
 80019ce:	4602      	mov	r2, r0
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	4413      	add	r3, r2
 80019d4:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 80019d6:	232b      	movs	r3, #43	; 0x2b
 80019d8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3320      	adds	r3, #32
 80019de:	f107 0113 	add.w	r1, r7, #19
 80019e2:	2201      	movs	r2, #1
 80019e4:	4618      	mov	r0, r3
 80019e6:	f001 f85a 	bl	8002a9e <st7735_send_data>
 80019ea:	4602      	mov	r2, r0
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	4413      	add	r3, r2
 80019f0:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 80019f2:	2339      	movs	r3, #57	; 0x39
 80019f4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3320      	adds	r3, #32
 80019fa:	f107 0113 	add.w	r1, r7, #19
 80019fe:	2201      	movs	r2, #1
 8001a00:	4618      	mov	r0, r3
 8001a02:	f001 f84c 	bl	8002a9e <st7735_send_data>
 8001a06:	4602      	mov	r2, r0
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	3320      	adds	r3, #32
 8001a16:	f107 0113 	add.w	r1, r7, #19
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f001 f83e 	bl	8002a9e <st7735_send_data>
 8001a22:	4602      	mov	r2, r0
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	4413      	add	r3, r2
 8001a28:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	3320      	adds	r3, #32
 8001a32:	f107 0113 	add.w	r1, r7, #19
 8001a36:	2201      	movs	r2, #1
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f001 f830 	bl	8002a9e <st7735_send_data>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	4413      	add	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8001a46:	2303      	movs	r3, #3
 8001a48:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	3320      	adds	r3, #32
 8001a4e:	f107 0113 	add.w	r1, r7, #19
 8001a52:	2201      	movs	r2, #1
 8001a54:	4618      	mov	r0, r3
 8001a56:	f001 f822 	bl	8002a9e <st7735_send_data>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	4413      	add	r3, r2
 8001a60:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8001a62:	2310      	movs	r3, #16
 8001a64:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3320      	adds	r3, #32
 8001a6a:	f107 0113 	add.w	r1, r7, #19
 8001a6e:	2201      	movs	r2, #1
 8001a70:	4618      	mov	r0, r3
 8001a72:	f001 f814 	bl	8002a9e <st7735_send_data>
 8001a76:	4602      	mov	r2, r0
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f103 0020 	add.w	r0, r3, #32
 8001a88:	f107 0213 	add.w	r2, r7, #19
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	21e1      	movs	r1, #225	; 0xe1
 8001a90:	f000 fff0 	bl	8002a74 <st7735_write_reg>
 8001a94:	4602      	mov	r2, r0
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	4413      	add	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8001a9c:	231d      	movs	r3, #29
 8001a9e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	3320      	adds	r3, #32
 8001aa4:	f107 0113 	add.w	r1, r7, #19
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fff7 	bl	8002a9e <st7735_send_data>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001ab8:	2307      	movs	r3, #7
 8001aba:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	3320      	adds	r3, #32
 8001ac0:	f107 0113 	add.w	r1, r7, #19
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 ffe9 	bl	8002a9e <st7735_send_data>
 8001acc:	4602      	mov	r2, r0
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8001ad4:	2306      	movs	r3, #6
 8001ad6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	3320      	adds	r3, #32
 8001adc:	f107 0113 	add.w	r1, r7, #19
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 ffdb 	bl	8002a9e <st7735_send_data>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	4413      	add	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001af0:	232e      	movs	r3, #46	; 0x2e
 8001af2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	3320      	adds	r3, #32
 8001af8:	f107 0113 	add.w	r1, r7, #19
 8001afc:	2201      	movs	r2, #1
 8001afe:	4618      	mov	r0, r3
 8001b00:	f000 ffcd 	bl	8002a9e <st7735_send_data>
 8001b04:	4602      	mov	r2, r0
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	4413      	add	r3, r2
 8001b0a:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001b0c:	232c      	movs	r3, #44	; 0x2c
 8001b0e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	3320      	adds	r3, #32
 8001b14:	f107 0113 	add.w	r1, r7, #19
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 ffbf 	bl	8002a9e <st7735_send_data>
 8001b20:	4602      	mov	r2, r0
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	4413      	add	r3, r2
 8001b26:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001b28:	2329      	movs	r3, #41	; 0x29
 8001b2a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	3320      	adds	r3, #32
 8001b30:	f107 0113 	add.w	r1, r7, #19
 8001b34:	2201      	movs	r2, #1
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 ffb1 	bl	8002a9e <st7735_send_data>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	4413      	add	r3, r2
 8001b42:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001b44:	232d      	movs	r3, #45	; 0x2d
 8001b46:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	3320      	adds	r3, #32
 8001b4c:	f107 0113 	add.w	r1, r7, #19
 8001b50:	2201      	movs	r2, #1
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 ffa3 	bl	8002a9e <st7735_send_data>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001b60:	232e      	movs	r3, #46	; 0x2e
 8001b62:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3320      	adds	r3, #32
 8001b68:	f107 0113 	add.w	r1, r7, #19
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 ff95 	bl	8002a9e <st7735_send_data>
 8001b74:	4602      	mov	r2, r0
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	4413      	add	r3, r2
 8001b7a:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001b7c:	232e      	movs	r3, #46	; 0x2e
 8001b7e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	3320      	adds	r3, #32
 8001b84:	f107 0113 	add.w	r1, r7, #19
 8001b88:	2201      	movs	r2, #1
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 ff87 	bl	8002a9e <st7735_send_data>
 8001b90:	4602      	mov	r2, r0
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	4413      	add	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8001b98:	2337      	movs	r3, #55	; 0x37
 8001b9a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	3320      	adds	r3, #32
 8001ba0:	f107 0113 	add.w	r1, r7, #19
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f000 ff79 	bl	8002a9e <st7735_send_data>
 8001bac:	4602      	mov	r2, r0
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 8001bb4:	233f      	movs	r3, #63	; 0x3f
 8001bb6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	3320      	adds	r3, #32
 8001bbc:	f107 0113 	add.w	r1, r7, #19
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 ff6b 	bl	8002a9e <st7735_send_data>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	4413      	add	r3, r2
 8001bce:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	3320      	adds	r3, #32
 8001bd8:	f107 0113 	add.w	r1, r7, #19
 8001bdc:	2201      	movs	r2, #1
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 ff5d 	bl	8002a9e <st7735_send_data>
 8001be4:	4602      	mov	r2, r0
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	4413      	add	r3, r2
 8001bea:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001bec:	2300      	movs	r3, #0
 8001bee:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	3320      	adds	r3, #32
 8001bf4:	f107 0113 	add.w	r1, r7, #19
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 ff4f 	bl	8002a9e <st7735_send_data>
 8001c00:	4602      	mov	r2, r0
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	4413      	add	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	3320      	adds	r3, #32
 8001c10:	f107 0113 	add.w	r1, r7, #19
 8001c14:	2201      	movs	r2, #1
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 ff41 	bl	8002a9e <st7735_send_data>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	4413      	add	r3, r2
 8001c22:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8001c24:	2310      	movs	r3, #16
 8001c26:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	3320      	adds	r3, #32
 8001c2c:	f107 0113 	add.w	r1, r7, #19
 8001c30:	2201      	movs	r2, #1
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 ff33 	bl	8002a9e <st7735_send_data>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f103 0020 	add.w	r0, r3, #32
 8001c4a:	f107 0213 	add.w	r2, r7, #19
 8001c4e:	2301      	movs	r3, #1
 8001c50:	2113      	movs	r1, #19
 8001c52:	f000 ff0f 	bl	8002a74 <st7735_write_reg>
 8001c56:	4602      	mov	r2, r0
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f103 0020 	add.w	r0, r3, #32
 8001c64:	f107 0213 	add.w	r2, r7, #19
 8001c68:	2301      	movs	r3, #1
 8001c6a:	2129      	movs	r1, #41	; 0x29
 8001c6c:	f000 ff02 	bl	8002a74 <st7735_write_reg>
 8001c70:	4602      	mov	r2, r0
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	4413      	add	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f000 f944 	bl	8001f08 <ST7735_SetOrientation>
 8001c80:	4602      	mov	r2, r0
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	4413      	add	r3, r2
 8001c86:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 8001c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c92:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001c94:	697b      	ldr	r3, [r7, #20]
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3320      	adds	r3, #32
 8001cc2:	f107 0208 	add.w	r2, r7, #8
 8001cc6:	21da      	movs	r1, #218	; 0xda
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 fec0 	bl	8002a4e <st7735_read_reg>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d003      	beq.n	8001cdc <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	e02d      	b.n	8001d38 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f103 0020 	add.w	r0, r3, #32
 8001ce2:	f107 0308 	add.w	r3, r7, #8
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	461a      	mov	r2, r3
 8001cea:	21db      	movs	r1, #219	; 0xdb
 8001cec:	f000 feaf 	bl	8002a4e <st7735_read_reg>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	e01c      	b.n	8001d38 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f103 0020 	add.w	r0, r3, #32
 8001d04:	f107 0308 	add.w	r3, r7, #8
 8001d08:	3302      	adds	r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	21dc      	movs	r1, #220	; 0xdc
 8001d0e:	f000 fe9e 	bl	8002a4e <st7735_read_reg>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d003      	beq.n	8001d20 <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8001d18:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	e00b      	b.n	8001d38 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8001d20:	7abb      	ldrb	r3, [r7, #10]
 8001d22:	461a      	mov	r2, r3
 8001d24:	7a7b      	ldrb	r3, [r7, #9]
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	7a3b      	ldrb	r3, [r7, #8]
 8001d2c:	041b      	lsls	r3, r3, #16
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001d38:	68fb      	ldr	r3, [r7, #12]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f103 0020 	add.w	r0, r3, #32
 8001d56:	f107 020b 	add.w	r2, r7, #11
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	2113      	movs	r1, #19
 8001d5e:	f000 fe89 	bl	8002a74 <st7735_write_reg>
 8001d62:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8001d64:	210a      	movs	r1, #10
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 fe57 	bl	8002a1a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f103 0020 	add.w	r0, r3, #32
 8001d72:	f107 020b 	add.w	r2, r7, #11
 8001d76:	2300      	movs	r3, #0
 8001d78:	2129      	movs	r1, #41	; 0x29
 8001d7a:	f000 fe7b 	bl	8002a74 <st7735_write_reg>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8001d86:	210a      	movs	r1, #10
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 fe46 	bl	8002a1a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f103 0020 	add.w	r0, r3, #32
 8001d94:	f107 020b 	add.w	r2, r7, #11
 8001d98:	2300      	movs	r3, #0
 8001d9a:	2136      	movs	r1, #54	; 0x36
 8001d9c:	f000 fe6a 	bl	8002a74 <st7735_write_reg>
 8001da0:	4602      	mov	r2, r0
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4413      	add	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001da8:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <ST7735_DisplayOn+0xc0>)
 8001daa:	7b1b      	ldrb	r3, [r3, #12]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10a      	bne.n	8001dc6 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001db0:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <ST7735_DisplayOn+0xc0>)
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	4a14      	ldr	r2, [pc, #80]	; (8001e08 <ST7735_DisplayOn+0xc4>)
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	4413      	add	r3, r2
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001dbe:	f043 0308 	orr.w	r3, r3, #8
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	e006      	b.n	8001dd4 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <ST7735_DisplayOn+0xc0>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	4a0f      	ldr	r2, [pc, #60]	; (8001e08 <ST7735_DisplayOn+0xc4>)
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4413      	add	r3, r2
 8001dd0:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3320      	adds	r3, #32
 8001dda:	f107 010b 	add.w	r1, r7, #11
 8001dde:	2201      	movs	r2, #1
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 fe5c 	bl	8002a9e <st7735_send_data>
 8001de6:	4602      	mov	r2, r0
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	4413      	add	r3, r2
 8001dec:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8001df4:	f04f 33ff 	mov.w	r3, #4294967295
 8001df8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	240001f8 	.word	0x240001f8
 8001e08:	24000070 	.word	0x24000070

08001e0c <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8001e14:	2300      	movs	r3, #0
 8001e16:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f103 0020 	add.w	r0, r3, #32
 8001e1e:	f107 020b 	add.w	r2, r7, #11
 8001e22:	2300      	movs	r3, #0
 8001e24:	2113      	movs	r1, #19
 8001e26:	f000 fe25 	bl	8002a74 <st7735_write_reg>
 8001e2a:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8001e2c:	210a      	movs	r1, #10
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 fdf3 	bl	8002a1a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f103 0020 	add.w	r0, r3, #32
 8001e3a:	f107 020b 	add.w	r2, r7, #11
 8001e3e:	2300      	movs	r3, #0
 8001e40:	2128      	movs	r1, #40	; 0x28
 8001e42:	f000 fe17 	bl	8002a74 <st7735_write_reg>
 8001e46:	4602      	mov	r2, r0
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8001e4e:	210a      	movs	r1, #10
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 fde2 	bl	8002a1a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f103 0020 	add.w	r0, r3, #32
 8001e5c:	f107 020b 	add.w	r2, r7, #11
 8001e60:	2300      	movs	r3, #0
 8001e62:	2136      	movs	r1, #54	; 0x36
 8001e64:	f000 fe06 	bl	8002a74 <st7735_write_reg>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001e70:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <ST7735_DisplayOff+0xc0>)
 8001e72:	7b1b      	ldrb	r3, [r3, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10a      	bne.n	8001e8e <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <ST7735_DisplayOff+0xc0>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	4a14      	ldr	r2, [pc, #80]	; (8001ed0 <ST7735_DisplayOff+0xc4>)
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	4413      	add	r3, r2
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001e86:	f043 0308 	orr.w	r3, r3, #8
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	e006      	b.n	8001e9c <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001e8e:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <ST7735_DisplayOff+0xc0>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	4a0f      	ldr	r2, [pc, #60]	; (8001ed0 <ST7735_DisplayOff+0xc4>)
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4413      	add	r3, r2
 8001e98:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3320      	adds	r3, #32
 8001ea2:	f107 010b 	add.w	r1, r7, #11
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 fdf8 	bl	8002a9e <st7735_send_data>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 8001ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	240001f8 	.word	0x240001f8
 8001ed0:	24000070 	.word	0x24000070

08001ed4 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8001ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af02      	add	r7, sp, #8
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <ST7735_SetOrientation+0x1a>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d119      	bne.n	8001f56 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	7b5b      	ldrb	r3, [r3, #13]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d106      	bne.n	8001f38 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8001f2a:	4b3c      	ldr	r3, [pc, #240]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f2c:	2250      	movs	r2, #80	; 0x50
 8001f2e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8001f30:	4b3a      	ldr	r3, [pc, #232]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f32:	22a0      	movs	r2, #160	; 0xa0
 8001f34:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001f36:	e028      	b.n	8001f8a <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	7b5b      	ldrb	r3, [r3, #13]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <ST7735_SetOrientation+0x40>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	7b5b      	ldrb	r3, [r3, #13]
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d120      	bne.n	8001f8a <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8001f48:	4b34      	ldr	r3, [pc, #208]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f4a:	2280      	movs	r2, #128	; 0x80
 8001f4c:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 8001f4e:	4b33      	ldr	r3, [pc, #204]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f50:	22a0      	movs	r2, #160	; 0xa0
 8001f52:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001f54:	e019      	b.n	8001f8a <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	7b5b      	ldrb	r3, [r3, #13]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d106      	bne.n	8001f6c <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 8001f5e:	4b2f      	ldr	r3, [pc, #188]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f60:	22a0      	movs	r2, #160	; 0xa0
 8001f62:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8001f64:	4b2d      	ldr	r3, [pc, #180]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f66:	2250      	movs	r2, #80	; 0x50
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	e00f      	b.n	8001f8c <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	7b5b      	ldrb	r3, [r3, #13]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <ST7735_SetOrientation+0x74>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	7b5b      	ldrb	r3, [r3, #13]
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d107      	bne.n	8001f8c <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8001f7c:	4b27      	ldr	r3, [pc, #156]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f7e:	22a0      	movs	r2, #160	; 0xa0
 8001f80:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 8001f82:	4b26      	ldr	r3, [pc, #152]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f84:	2280      	movs	r2, #128	; 0x80
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	e000      	b.n	8001f8c <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001f8a:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4a22      	ldr	r2, [pc, #136]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f92:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	7b1a      	ldrb	r2, [r3, #12]
 8001f98:	4b20      	ldr	r3, [pc, #128]	; (800201c <ST7735_SetOrientation+0x114>)
 8001f9a:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	7b5a      	ldrb	r2, [r3, #13]
 8001fa0:	4b1e      	ldr	r3, [pc, #120]	; (800201c <ST7735_SetOrientation+0x114>)
 8001fa2:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8001fa4:	4b1d      	ldr	r3, [pc, #116]	; (800201c <ST7735_SetOrientation+0x114>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b1c      	ldr	r3, [pc, #112]	; (800201c <ST7735_SetOrientation+0x114>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 fbdf 	bl	8002778 <ST7735_SetDisplayWindow>
 8001fba:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001fbc:	4b17      	ldr	r3, [pc, #92]	; (800201c <ST7735_SetOrientation+0x114>)
 8001fbe:	7b1b      	ldrb	r3, [r3, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10a      	bne.n	8001fda <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001fc4:	4b15      	ldr	r3, [pc, #84]	; (800201c <ST7735_SetOrientation+0x114>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	4a15      	ldr	r2, [pc, #84]	; (8002020 <ST7735_SetOrientation+0x118>)
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	4413      	add	r3, r2
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001fd2:	f043 0308 	orr.w	r3, r3, #8
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	e006      	b.n	8001fe8 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <ST7735_SetOrientation+0x114>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	4a10      	ldr	r2, [pc, #64]	; (8002020 <ST7735_SetOrientation+0x118>)
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f103 0020 	add.w	r0, r3, #32
 8001ff0:	f107 020b 	add.w	r2, r7, #11
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	2136      	movs	r1, #54	; 0x36
 8001ff8:	f000 fd3c 	bl	8002a74 <st7735_write_reg>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	4413      	add	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d002      	beq.n	8002010 <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 800200a:	f04f 33ff 	mov.w	r3, #4294967295
 800200e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002010:	68fb      	ldr	r3, [r7, #12]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	240001f8 	.word	0x240001f8
 8002020:	24000070 	.word	0x24000070

08002024 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800202e:	4b05      	ldr	r3, [pc, #20]	; (8002044 <ST7735_GetOrientation+0x20>)
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	240001f8 	.word	0x240001f8

08002048 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002054:	4b59      	ldr	r3, [pc, #356]	; (80021bc <ST7735_SetCursor+0x174>)
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d821      	bhi.n	80020a0 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800205c:	4b57      	ldr	r3, [pc, #348]	; (80021bc <ST7735_SetCursor+0x174>)
 800205e:	7b5b      	ldrb	r3, [r3, #13]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d10e      	bne.n	8002082 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002064:	4b55      	ldr	r3, [pc, #340]	; (80021bc <ST7735_SetCursor+0x174>)
 8002066:	7b1b      	ldrb	r3, [r3, #12]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d106      	bne.n	800207a <ST7735_SetCursor+0x32>
				Xpos += 26;
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	331a      	adds	r3, #26
 8002070:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3301      	adds	r3, #1
 8002076:	607b      	str	r3, [r7, #4]
 8002078:	e033      	b.n	80020e2 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	3318      	adds	r3, #24
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	e02f      	b.n	80020e2 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002082:	4b4e      	ldr	r3, [pc, #312]	; (80021bc <ST7735_SetCursor+0x174>)
 8002084:	7b5b      	ldrb	r3, [r3, #13]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d12b      	bne.n	80020e2 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800208a:	4b4c      	ldr	r3, [pc, #304]	; (80021bc <ST7735_SetCursor+0x174>)
 800208c:	7b1b      	ldrb	r3, [r3, #12]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d127      	bne.n	80020e2 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	3302      	adds	r3, #2
 8002096:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3301      	adds	r3, #1
 800209c:	607b      	str	r3, [r7, #4]
 800209e:	e020      	b.n	80020e2 <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80020a0:	4b46      	ldr	r3, [pc, #280]	; (80021bc <ST7735_SetCursor+0x174>)
 80020a2:	7b5b      	ldrb	r3, [r3, #13]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d10e      	bne.n	80020c6 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80020a8:	4b44      	ldr	r3, [pc, #272]	; (80021bc <ST7735_SetCursor+0x174>)
 80020aa:	7b1b      	ldrb	r3, [r3, #12]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d106      	bne.n	80020be <ST7735_SetCursor+0x76>
				Xpos += 1;
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	3301      	adds	r3, #1
 80020b4:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	331a      	adds	r3, #26
 80020ba:	607b      	str	r3, [r7, #4]
 80020bc:	e011      	b.n	80020e2 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3318      	adds	r3, #24
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	e00d      	b.n	80020e2 <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80020c6:	4b3d      	ldr	r3, [pc, #244]	; (80021bc <ST7735_SetCursor+0x174>)
 80020c8:	7b5b      	ldrb	r3, [r3, #13]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d109      	bne.n	80020e2 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80020ce:	4b3b      	ldr	r3, [pc, #236]	; (80021bc <ST7735_SetCursor+0x174>)
 80020d0:	7b1b      	ldrb	r3, [r3, #12]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d105      	bne.n	80020e2 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	3301      	adds	r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3302      	adds	r3, #2
 80020e0:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f103 0020 	add.w	r0, r3, #32
 80020e8:	f107 0213 	add.w	r2, r7, #19
 80020ec:	2300      	movs	r3, #0
 80020ee:	212a      	movs	r1, #42	; 0x2a
 80020f0:	f000 fcc0 	bl	8002a74 <st7735_write_reg>
 80020f4:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	0a1b      	lsrs	r3, r3, #8
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	3320      	adds	r3, #32
 8002102:	f107 0113 	add.w	r1, r7, #19
 8002106:	2201      	movs	r2, #1
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fcc8 	bl	8002a9e <st7735_send_data>
 800210e:	4602      	mov	r2, r0
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	4413      	add	r3, r2
 8002114:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	3320      	adds	r3, #32
 8002120:	f107 0113 	add.w	r1, r7, #19
 8002124:	2201      	movs	r2, #1
 8002126:	4618      	mov	r0, r3
 8002128:	f000 fcb9 	bl	8002a9e <st7735_send_data>
 800212c:	4602      	mov	r2, r0
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	4413      	add	r3, r2
 8002132:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f103 0020 	add.w	r0, r3, #32
 800213a:	f107 0213 	add.w	r2, r7, #19
 800213e:	2300      	movs	r3, #0
 8002140:	212b      	movs	r1, #43	; 0x2b
 8002142:	f000 fc97 	bl	8002a74 <st7735_write_reg>
 8002146:	4602      	mov	r2, r0
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	4413      	add	r3, r2
 800214c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	0a1b      	lsrs	r3, r3, #8
 8002152:	b2db      	uxtb	r3, r3
 8002154:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	3320      	adds	r3, #32
 800215a:	f107 0113 	add.w	r1, r7, #19
 800215e:	2201      	movs	r2, #1
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fc9c 	bl	8002a9e <st7735_send_data>
 8002166:	4602      	mov	r2, r0
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	4413      	add	r3, r2
 800216c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	b2db      	uxtb	r3, r3
 8002172:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	3320      	adds	r3, #32
 8002178:	f107 0113 	add.w	r1, r7, #19
 800217c:	2201      	movs	r2, #1
 800217e:	4618      	mov	r0, r3
 8002180:	f000 fc8d 	bl	8002a9e <st7735_send_data>
 8002184:	4602      	mov	r2, r0
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	4413      	add	r3, r2
 800218a:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f103 0020 	add.w	r0, r3, #32
 8002192:	f107 0213 	add.w	r2, r7, #19
 8002196:	2300      	movs	r3, #0
 8002198:	212c      	movs	r1, #44	; 0x2c
 800219a:	f000 fc6b 	bl	8002a74 <st7735_write_reg>
 800219e:	4602      	mov	r2, r0
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	4413      	add	r3, r2
 80021a4:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d002      	beq.n	80021b2 <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 80021ac:	f04f 33ff 	mov.w	r3, #4294967295
 80021b0:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80021b2:	697b      	ldr	r3, [r7, #20]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	240001f8 	.word	0x240001f8

080021c0 <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b090      	sub	sp, #64	; 0x40
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	330a      	adds	r3, #10
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	461a      	mov	r2, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	330b      	adds	r3, #11
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	021b      	lsls	r3, r3, #8
 80021e6:	441a      	add	r2, r3
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	330c      	adds	r3, #12
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	041b      	lsls	r3, r3, #16
 80021f0:	441a      	add	r2, r3
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	330d      	adds	r3, #13
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	061b      	lsls	r3, r3, #24
 80021fa:	4413      	add	r3, r2
 80021fc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	3312      	adds	r3, #18
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	3313      	adds	r3, #19
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	441a      	add	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	3314      	adds	r3, #20
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	041b      	lsls	r3, r3, #16
 8002218:	441a      	add	r2, r3
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	3315      	adds	r3, #21
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	061b      	lsls	r3, r3, #24
 8002222:	4413      	add	r3, r2
 8002224:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	3316      	adds	r3, #22
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	461a      	mov	r2, r3
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	3317      	adds	r3, #23
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	441a      	add	r2, r3
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	3318      	adds	r3, #24
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	041b      	lsls	r3, r3, #16
 8002240:	441a      	add	r2, r3
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	3319      	adds	r3, #25
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	061b      	lsls	r3, r3, #24
 800224a:	4413      	add	r3, r2
 800224c:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	3302      	adds	r3, #2
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	3303      	adds	r3, #3
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	021b      	lsls	r3, r3, #8
 800225e:	441a      	add	r2, r3
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	3304      	adds	r3, #4
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	041b      	lsls	r3, r3, #16
 8002268:	441a      	add	r2, r3
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	3305      	adds	r3, #5
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	061b      	lsls	r3, r3, #24
 8002272:	4413      	add	r3, r2
 8002274:	61fb      	str	r3, [r7, #28]
  size = size - index;
 8002276:	69fa      	ldr	r2, [r7, #28]
 8002278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002282:	4413      	add	r3, r2
 8002284:	633b      	str	r3, [r7, #48]	; 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 8002286:	4b51      	ldr	r3, [pc, #324]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	1ad2      	subs	r2, r2, r3
 800228e:	6a3b      	ldr	r3, [r7, #32]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8002294:	6a3b      	ldr	r3, [r7, #32]
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	68b9      	ldr	r1, [r7, #8]
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 fa6a 	bl	8002778 <ST7735_SetDisplayWindow>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	637b      	str	r3, [r7, #52]	; 0x34
 80022b0:	e087      	b.n	80023c2 <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022b2:	4b46      	ldr	r3, [pc, #280]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 80022b4:	7b1b      	ldrb	r3, [r3, #12]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d109      	bne.n	80022ce <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 80022ba:	4b44      	ldr	r3, [pc, #272]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	4a44      	ldr	r2, [pc, #272]	; (80023d0 <ST7735_DrawBitmap+0x210>)
 80022c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80022c4:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022c6:	f043 0308 	orr.w	r3, r3, #8
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	e005      	b.n	80022da <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 80022ce:	4b3f      	ldr	r3, [pc, #252]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	4a3f      	ldr	r2, [pc, #252]	; (80023d0 <ST7735_DrawBitmap+0x210>)
 80022d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f103 0020 	add.w	r0, r3, #32
 80022e2:	f107 0213 	add.w	r2, r7, #19
 80022e6:	2301      	movs	r3, #1
 80022e8:	2136      	movs	r1, #54	; 0x36
 80022ea:	f000 fbc3 	bl	8002a74 <st7735_write_reg>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 80022f4:	f04f 33ff 	mov.w	r3, #4294967295
 80022f8:	637b      	str	r3, [r7, #52]	; 0x34
 80022fa:	e062      	b.n	80023c2 <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	68b9      	ldr	r1, [r7, #8]
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7ff fea1 	bl	8002048 <ST7735_SetCursor>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 800230c:	f04f 33ff 	mov.w	r3, #4294967295
 8002310:	637b      	str	r3, [r7, #52]	; 0x34
 8002312:	e056      	b.n	80023c2 <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8002314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002316:	785b      	ldrb	r3, [r3, #1]
 8002318:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 800231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3320      	adds	r3, #32
 8002324:	f107 0114 	add.w	r1, r7, #20
 8002328:	2202      	movs	r2, #2
 800232a:	4618      	mov	r0, r3
 800232c:	f000 fbb7 	bl	8002a9e <st7735_send_data>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 8002336:	f04f 33ff 	mov.w	r3, #4294967295
 800233a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800233c:	e009      	b.n	8002352 <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 800233e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002340:	3302      	adds	r3, #2
 8002342:	62fb      	str	r3, [r7, #44]	; 0x2c
        pbmp += 2;
 8002344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002346:	3302      	adds	r3, #2
 8002348:	633b      	str	r3, [r7, #48]	; 0x30
      }while(counter < size);
 800234a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	429a      	cmp	r2, r3
 8002350:	d3e0      	bcc.n	8002314 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002352:	4b1e      	ldr	r3, [pc, #120]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 8002354:	7b1b      	ldrb	r3, [r3, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10a      	bne.n	8002370 <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800235a:	4b1c      	ldr	r3, [pc, #112]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	4a1c      	ldr	r2, [pc, #112]	; (80023d0 <ST7735_DrawBitmap+0x210>)
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	4413      	add	r3, r2
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	b2db      	uxtb	r3, r3
 800236e:	e006      	b.n	800237e <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002370:	4b16      	ldr	r3, [pc, #88]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4a16      	ldr	r2, [pc, #88]	; (80023d0 <ST7735_DrawBitmap+0x210>)
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4413      	add	r3, r2
 800237a:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800237c:	b2db      	uxtb	r3, r3
 800237e:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f103 0020 	add.w	r0, r3, #32
 8002386:	f107 0213 	add.w	r2, r7, #19
 800238a:	2301      	movs	r3, #1
 800238c:	2136      	movs	r1, #54	; 0x36
 800238e:	f000 fb71 	bl	8002a74 <st7735_write_reg>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295
 800239c:	637b      	str	r3, [r7, #52]	; 0x34
 800239e:	e010      	b.n	80023c2 <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 80023a0:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <ST7735_DrawBitmap+0x20c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	4613      	mov	r3, r2
 80023ac:	2200      	movs	r2, #0
 80023ae:	2100      	movs	r1, #0
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f000 f9e1 	bl	8002778 <ST7735_SetDisplayWindow>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d002      	beq.n	80023c2 <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295
 80023c0:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
  }

  return ret;
 80023c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3738      	adds	r7, #56	; 0x38
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	240001f8 	.word	0x240001f8
 80023d0:	24000070 	.word	0x24000070

080023d4 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ee:	441a      	add	r2, r3
 80023f0:	4b2b      	ldr	r3, [pc, #172]	; (80024a0 <ST7735_FillRGBRect+0xcc>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d806      	bhi.n	8002406 <ST7735_FillRGBRect+0x32>
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023fc:	441a      	add	r2, r3
 80023fe:	4b28      	ldr	r3, [pc, #160]	; (80024a0 <ST7735_FillRGBRect+0xcc>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	429a      	cmp	r2, r3
 8002404:	d903      	bls.n	800240e <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
 800240a:	61fb      	str	r3, [r7, #28]
 800240c:	e042      	b.n	8002494 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
 8002412:	e03b      	b.n	800248c <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4413      	add	r3, r2
 800241a:	461a      	mov	r2, r3
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f7ff fe12 	bl	8002048 <ST7735_SetCursor>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	e029      	b.n	8002486 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	e013      	b.n	8002460 <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	7811      	ldrb	r1, [r2, #0]
 8002440:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <ST7735_FillRGBRect+0xd0>)
 8002442:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	3301      	adds	r3, #1
 800244e:	7811      	ldrb	r1, [r2, #0]
 8002450:	4a14      	ldr	r2, [pc, #80]	; (80024a4 <ST7735_FillRGBRect+0xd0>)
 8002452:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	3302      	adds	r3, #2
 8002458:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	3301      	adds	r3, #1
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002464:	429a      	cmp	r2, r3
 8002466:	d3e7      	bcc.n	8002438 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f103 0020 	add.w	r0, r3, #32
 800246e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	461a      	mov	r2, r3
 8002474:	490b      	ldr	r1, [pc, #44]	; (80024a4 <ST7735_FillRGBRect+0xd0>)
 8002476:	f000 fb12 	bl	8002a9e <st7735_send_data>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 8002480:	f04f 33ff 	mov.w	r3, #4294967295
 8002484:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	3301      	adds	r3, #1
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002490:	429a      	cmp	r2, r3
 8002492:	d3bf      	bcc.n	8002414 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 8002494:	69fb      	ldr	r3, [r7, #28]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3720      	adds	r7, #32
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	240001f8 	.word	0x240001f8
 80024a4:	24000208 	.word	0x24000208

080024a8 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
 80024b4:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	441a      	add	r2, r3
 80024c0:	4b1f      	ldr	r3, [pc, #124]	; (8002540 <ST7735_DrawHLine+0x98>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d903      	bls.n	80024d0 <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 80024c8:	f04f 33ff 	mov.w	r3, #4294967295
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	e032      	b.n	8002536 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	68b9      	ldr	r1, [r7, #8]
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f7ff fdb7 	bl	8002048 <ST7735_SetCursor>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	e026      	b.n	8002536 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 80024e8:	2300      	movs	r3, #0
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	e010      	b.n	8002510 <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80024ee:	6a3b      	ldr	r3, [r7, #32]
 80024f0:	0a1a      	lsrs	r2, r3, #8
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	b2d1      	uxtb	r1, r2
 80024f8:	4a12      	ldr	r2, [pc, #72]	; (8002544 <ST7735_DrawHLine+0x9c>)
 80024fa:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	3301      	adds	r3, #1
 8002502:	6a3a      	ldr	r2, [r7, #32]
 8002504:	b2d1      	uxtb	r1, r2
 8002506:	4a0f      	ldr	r2, [pc, #60]	; (8002544 <ST7735_DrawHLine+0x9c>)
 8002508:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	3301      	adds	r3, #1
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d3ea      	bcc.n	80024ee <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f103 0020 	add.w	r0, r3, #32
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	461a      	mov	r2, r3
 8002524:	4907      	ldr	r1, [pc, #28]	; (8002544 <ST7735_DrawHLine+0x9c>)
 8002526:	f000 faba 	bl	8002a9e <st7735_send_data>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d002      	beq.n	8002536 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 8002530:	f04f 33ff 	mov.w	r3, #4294967295
 8002534:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002536:	697b      	ldr	r3, [r7, #20]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	240001f8 	.word	0x240001f8
 8002544:	24000488 	.word	0x24000488

08002548 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	441a      	add	r2, r3
 8002560:	4b12      	ldr	r3, [pc, #72]	; (80025ac <ST7735_DrawVLine+0x64>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	429a      	cmp	r2, r3
 8002566:	d903      	bls.n	8002570 <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 8002568:	f04f 33ff 	mov.w	r3, #4294967295
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e018      	b.n	80025a2 <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 8002570:	2300      	movs	r3, #0
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	e011      	b.n	800259a <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	441a      	add	r2, r3
 800257c:	6a3b      	ldr	r3, [r7, #32]
 800257e:	68b9      	ldr	r1, [r7, #8]
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 f841 	bl	8002608 <ST7735_SetPixel>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 800258c:	f04f 33ff 	mov.w	r3, #4294967295
 8002590:	617b      	str	r3, [r7, #20]
        break;
 8002592:	e006      	b.n	80025a2 <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	3301      	adds	r3, #1
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d3e9      	bcc.n	8002576 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 80025a2:	697b      	ldr	r3, [r7, #20]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	240001f8 	.word	0x240001f8

080025b0 <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	; 0x28
 80025b4:	af02      	add	r7, sp, #8
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
 80025ca:	e014      	b.n	80025f6 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 80025cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	68b9      	ldr	r1, [r7, #8]
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7ff ff66 	bl	80024a8 <ST7735_DrawHLine>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
 80025e6:	61fb      	str	r3, [r7, #28]
      break;
 80025e8:	e009      	b.n	80025fe <ST7735_FillRect+0x4e>
    }
    y_pos++;
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	3301      	adds	r3, #1
 80025ee:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	3301      	adds	r3, #1
 80025f4:	61bb      	str	r3, [r7, #24]
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d3e6      	bcc.n	80025cc <ST7735_FillRect+0x1c>
  }

  return ret;
 80025fe:	69fb      	ldr	r3, [r7, #28]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	b29b      	uxth	r3, r3
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	b29b      	uxth	r3, r3
 8002622:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	0a1b      	lsrs	r3, r3, #8
 8002628:	b29a      	uxth	r2, r3
 800262a:	8a7b      	ldrh	r3, [r7, #18]
 800262c:	4313      	orrs	r3, r2
 800262e:	b29b      	uxth	r3, r3
 8002630:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8002632:	4b16      	ldr	r3, [pc, #88]	; (800268c <ST7735_SetPixel+0x84>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	429a      	cmp	r2, r3
 800263a:	d204      	bcs.n	8002646 <ST7735_SetPixel+0x3e>
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <ST7735_SetPixel+0x84>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	429a      	cmp	r2, r3
 8002644:	d303      	bcc.n	800264e <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8002646:	f04f 33ff 	mov.w	r3, #4294967295
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e019      	b.n	8002682 <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	68b9      	ldr	r1, [r7, #8]
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f7ff fcf8 	bl	8002048 <ST7735_SetCursor>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	e00d      	b.n	8002682 <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	3320      	adds	r3, #32
 800266a:	f107 0112 	add.w	r1, r7, #18
 800266e:	2202      	movs	r2, #2
 8002670:	4618      	mov	r0, r3
 8002672:	f000 fa14 	bl	8002a9e <st7735_send_data>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d002      	beq.n	8002682 <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 800267c:	f04f 33ff 	mov.w	r3, #4294967295
 8002680:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002682:	697b      	ldr	r3, [r7, #20]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	240001f8 	.word	0x240001f8

08002690 <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
 800269c:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	68b9      	ldr	r1, [r7, #8]
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f7ff fcd0 	bl	8002048 <ST7735_SetCursor>
 80026a8:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	3320      	adds	r3, #32
 80026ae:	f107 0211 	add.w	r2, r7, #17
 80026b2:	212e      	movs	r1, #46	; 0x2e
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 f9ca 	bl	8002a4e <st7735_read_reg>
 80026ba:	4602      	mov	r2, r0
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	4413      	add	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3320      	adds	r3, #32
 80026c6:	f107 0111 	add.w	r1, r7, #17
 80026ca:	2201      	movs	r2, #1
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 f9f8 	bl	8002ac2 <st7735_recv_data>
 80026d2:	4602      	mov	r2, r0
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	4413      	add	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	3320      	adds	r3, #32
 80026de:	f107 0113 	add.w	r1, r7, #19
 80026e2:	2201      	movs	r2, #1
 80026e4:	4618      	mov	r0, r3
 80026e6:	f000 f9ec 	bl	8002ac2 <st7735_recv_data>
 80026ea:	4602      	mov	r2, r0
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	4413      	add	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	3320      	adds	r3, #32
 80026f6:	f107 0112 	add.w	r1, r7, #18
 80026fa:	2201      	movs	r2, #1
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 f9e0 	bl	8002ac2 <st7735_recv_data>
 8002702:	4602      	mov	r2, r0
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	4413      	add	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 800270a:	7cfb      	ldrb	r3, [r7, #19]
 800270c:	461a      	mov	r2, r3
 800270e:	7cbb      	ldrb	r3, [r7, #18]
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	441a      	add	r2, r3
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 800271e:	f04f 33ff 	mov.w	r3, #4294967295
 8002722:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002724:	697b      	ldr	r3, [r7, #20]
}
 8002726:	4618      	mov	r0, r3
 8002728:	3718      	adds	r7, #24
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <ST7735_GetXSize+0x20>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	240001f8 	.word	0x240001f8

08002754 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 800275e:	4b05      	ldr	r3, [pc, #20]	; (8002774 <ST7735_GetYSize+0x20>)
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	240001f8 	.word	0x240001f8

08002778 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
 8002784:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002786:	4b7d      	ldr	r3, [pc, #500]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d821      	bhi.n	80027d2 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800278e:	4b7b      	ldr	r3, [pc, #492]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 8002790:	7b5b      	ldrb	r3, [r3, #13]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d10e      	bne.n	80027b4 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002796:	4b79      	ldr	r3, [pc, #484]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 8002798:	7b1b      	ldrb	r3, [r3, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d106      	bne.n	80027ac <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	331a      	adds	r3, #26
 80027a2:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3301      	adds	r3, #1
 80027a8:	607b      	str	r3, [r7, #4]
 80027aa:	e036      	b.n	800281a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	3318      	adds	r3, #24
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	e032      	b.n	800281a <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80027b4:	4b71      	ldr	r3, [pc, #452]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 80027b6:	7b5b      	ldrb	r3, [r3, #13]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d12e      	bne.n	800281a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80027bc:	4b6f      	ldr	r3, [pc, #444]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 80027be:	7b1b      	ldrb	r3, [r3, #12]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d12a      	bne.n	800281a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	3302      	adds	r3, #2
 80027c8:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3301      	adds	r3, #1
 80027ce:	607b      	str	r3, [r7, #4]
 80027d0:	e023      	b.n	800281a <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80027d2:	4b6a      	ldr	r3, [pc, #424]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 80027d4:	7b5b      	ldrb	r3, [r3, #13]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d111      	bne.n	80027fe <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80027da:	4b68      	ldr	r3, [pc, #416]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 80027dc:	7b1b      	ldrb	r3, [r3, #12]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	3301      	adds	r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	331a      	adds	r3, #26
 80027ec:	607b      	str	r3, [r7, #4]
 80027ee:	e014      	b.n	800281a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	3301      	adds	r3, #1
 80027f4:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3318      	adds	r3, #24
 80027fa:	607b      	str	r3, [r7, #4]
 80027fc:	e00d      	b.n	800281a <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80027fe:	4b5f      	ldr	r3, [pc, #380]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 8002800:	7b5b      	ldrb	r3, [r3, #13]
 8002802:	2b02      	cmp	r3, #2
 8002804:	d109      	bne.n	800281a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002806:	4b5d      	ldr	r3, [pc, #372]	; (800297c <ST7735_SetDisplayWindow+0x204>)
 8002808:	7b1b      	ldrb	r3, [r3, #12]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d105      	bne.n	800281a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	3301      	adds	r3, #1
 8002812:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3302      	adds	r3, #2
 8002818:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f103 0020 	add.w	r0, r3, #32
 8002820:	f107 0213 	add.w	r2, r7, #19
 8002824:	2300      	movs	r3, #0
 8002826:	212a      	movs	r1, #42	; 0x2a
 8002828:	f000 f924 	bl	8002a74 <st7735_write_reg>
 800282c:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	0a1b      	lsrs	r3, r3, #8
 8002832:	b2db      	uxtb	r3, r3
 8002834:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	3320      	adds	r3, #32
 800283a:	f107 0113 	add.w	r1, r7, #19
 800283e:	2201      	movs	r2, #1
 8002840:	4618      	mov	r0, r3
 8002842:	f000 f92c 	bl	8002a9e <st7735_send_data>
 8002846:	4602      	mov	r2, r0
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	4413      	add	r3, r2
 800284c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3320      	adds	r3, #32
 8002858:	f107 0113 	add.w	r1, r7, #19
 800285c:	2201      	movs	r2, #1
 800285e:	4618      	mov	r0, r3
 8002860:	f000 f91d 	bl	8002a9e <st7735_send_data>
 8002864:	4602      	mov	r2, r0
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	4413      	add	r3, r2
 800286a:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	4413      	add	r3, r2
 8002872:	3b01      	subs	r3, #1
 8002874:	0a1b      	lsrs	r3, r3, #8
 8002876:	b2db      	uxtb	r3, r3
 8002878:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3320      	adds	r3, #32
 800287e:	f107 0113 	add.w	r1, r7, #19
 8002882:	2201      	movs	r2, #1
 8002884:	4618      	mov	r0, r3
 8002886:	f000 f90a 	bl	8002a9e <st7735_send_data>
 800288a:	4602      	mov	r2, r0
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	4413      	add	r3, r2
 8002890:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	b2da      	uxtb	r2, r3
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	4413      	add	r3, r2
 800289c:	b2db      	uxtb	r3, r3
 800289e:	3b01      	subs	r3, #1
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	3320      	adds	r3, #32
 80028a8:	f107 0113 	add.w	r1, r7, #19
 80028ac:	2201      	movs	r2, #1
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 f8f5 	bl	8002a9e <st7735_send_data>
 80028b4:	4602      	mov	r2, r0
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	4413      	add	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f103 0020 	add.w	r0, r3, #32
 80028c2:	f107 0213 	add.w	r2, r7, #19
 80028c6:	2300      	movs	r3, #0
 80028c8:	212b      	movs	r1, #43	; 0x2b
 80028ca:	f000 f8d3 	bl	8002a74 <st7735_write_reg>
 80028ce:	4602      	mov	r2, r0
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	4413      	add	r3, r2
 80028d4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	0a1b      	lsrs	r3, r3, #8
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	3320      	adds	r3, #32
 80028e2:	f107 0113 	add.w	r1, r7, #19
 80028e6:	2201      	movs	r2, #1
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 f8d8 	bl	8002a9e <st7735_send_data>
 80028ee:	4602      	mov	r2, r0
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	4413      	add	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	3320      	adds	r3, #32
 8002900:	f107 0113 	add.w	r1, r7, #19
 8002904:	2201      	movs	r2, #1
 8002906:	4618      	mov	r0, r3
 8002908:	f000 f8c9 	bl	8002a9e <st7735_send_data>
 800290c:	4602      	mov	r2, r0
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	4413      	add	r3, r2
 8002912:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	4413      	add	r3, r2
 800291a:	3b01      	subs	r3, #1
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	b2db      	uxtb	r3, r3
 8002920:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	3320      	adds	r3, #32
 8002926:	f107 0113 	add.w	r1, r7, #19
 800292a:	2201      	movs	r2, #1
 800292c:	4618      	mov	r0, r3
 800292e:	f000 f8b6 	bl	8002a9e <st7735_send_data>
 8002932:	4602      	mov	r2, r0
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	4413      	add	r3, r2
 8002938:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	b2da      	uxtb	r2, r3
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	b2db      	uxtb	r3, r3
 8002942:	4413      	add	r3, r2
 8002944:	b2db      	uxtb	r3, r3
 8002946:	3b01      	subs	r3, #1
 8002948:	b2db      	uxtb	r3, r3
 800294a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	3320      	adds	r3, #32
 8002950:	f107 0113 	add.w	r1, r7, #19
 8002954:	2201      	movs	r2, #1
 8002956:	4618      	mov	r0, r3
 8002958:	f000 f8a1 	bl	8002a9e <st7735_send_data>
 800295c:	4602      	mov	r2, r0
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	4413      	add	r3, r2
 8002962:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 800296a:	f04f 33ff 	mov.w	r3, #4294967295
 800296e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002970:	697b      	ldr	r3, [r7, #20]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	240001f8 	.word	0x240001f8

08002980 <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	460b      	mov	r3, r1
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	7afa      	ldrb	r2, [r7, #11]
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	4610      	mov	r0, r2
 800299c:	4798      	blx	r3
 800299e:	4603      	mov	r3, r0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	603b      	str	r3, [r7, #0]
 80029b4:	460b      	mov	r3, r1
 80029b6:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	7af8      	ldrb	r0, [r7, #11]
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	4798      	blx	r3
 80029c8:	4603      	mov	r3, r0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b086      	sub	sp, #24
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	68b8      	ldr	r0, [r7, #8]
 80029ea:	4798      	blx	r3
 80029ec:	4603      	mov	r3, r0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b086      	sub	sp, #24
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	60f8      	str	r0, [r7, #12]
 80029fe:	60b9      	str	r1, [r7, #8]
 8002a00:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	68b8      	ldr	r0, [r7, #8]
 8002a0e:	4798      	blx	r3
 8002a10:	4603      	mov	r3, r0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	4798      	blx	r3
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002a2e:	bf00      	nop
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	4798      	blx	r3
 8002a36:	4603      	mov	r3, r0
 8002a38:	461a      	mov	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d8f5      	bhi.n	8002a30 <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b084      	sub	sp, #16
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	460b      	mov	r3, r1
 8002a58:	607a      	str	r2, [r7, #4]
 8002a5a:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	6910      	ldr	r0, [r2, #16]
 8002a64:	7af9      	ldrb	r1, [r7, #11]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	4798      	blx	r3
 8002a6a:	4603      	mov	r3, r0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8002a74:	b590      	push	{r4, r7, lr}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	607a      	str	r2, [r7, #4]
 8002a7e:	603b      	str	r3, [r7, #0]
 8002a80:	460b      	mov	r3, r1
 8002a82:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681c      	ldr	r4, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6918      	ldr	r0, [r3, #16]
 8002a8c:	7af9      	ldrb	r1, [r7, #11]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	47a0      	blx	r4
 8002a94:	4603      	mov	r3, r0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd90      	pop	{r4, r7, pc}

08002a9e <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b084      	sub	sp, #16
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	60f8      	str	r0, [r7, #12]
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6910      	ldr	r0, [r2, #16]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	4798      	blx	r3
 8002ab8:	4603      	mov	r3, r0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	6910      	ldr	r0, [r2, #16]
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	68b9      	ldr	r1, [r7, #8]
 8002ada:	4798      	blx	r3
 8002adc:	4603      	mov	r3, r0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aee:	4b0a      	ldr	r3, [pc, #40]	; (8002b18 <HAL_MspInit+0x30>)
 8002af0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002af4:	4a08      	ldr	r2, [pc, #32]	; (8002b18 <HAL_MspInit+0x30>)
 8002af6:	f043 0302 	orr.w	r3, r3, #2
 8002afa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002afe:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <HAL_MspInit+0x30>)
 8002b00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	607b      	str	r3, [r7, #4]
 8002b0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	58024400 	.word	0x58024400

08002b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b20:	e7fe      	b.n	8002b20 <NMI_Handler+0x4>

08002b22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b22:	b480      	push	{r7}
 8002b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b26:	e7fe      	b.n	8002b26 <HardFault_Handler+0x4>

08002b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b2c:	e7fe      	b.n	8002b2c <MemManage_Handler+0x4>

08002b2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b32:	e7fe      	b.n	8002b32 <BusFault_Handler+0x4>

08002b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b38:	e7fe      	b.n	8002b38 <UsageFault_Handler+0x4>

08002b3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b3e:	bf00      	nop
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr

08002b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b56:	b480      	push	{r7}
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b68:	f000 fa3a 	bl	8002fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b6c:	bf00      	nop
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b78:	4a14      	ldr	r2, [pc, #80]	; (8002bcc <_sbrk+0x5c>)
 8002b7a:	4b15      	ldr	r3, [pc, #84]	; (8002bd0 <_sbrk+0x60>)
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b84:	4b13      	ldr	r3, [pc, #76]	; (8002bd4 <_sbrk+0x64>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d102      	bne.n	8002b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b8c:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <_sbrk+0x64>)
 8002b8e:	4a12      	ldr	r2, [pc, #72]	; (8002bd8 <_sbrk+0x68>)
 8002b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <_sbrk+0x64>)
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4413      	add	r3, r2
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d207      	bcs.n	8002bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ba0:	f004 ff9c 	bl	8007adc <__errno>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	220c      	movs	r2, #12
 8002ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bae:	e009      	b.n	8002bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bb0:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <_sbrk+0x64>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <_sbrk+0x64>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	4a05      	ldr	r2, [pc, #20]	; (8002bd4 <_sbrk+0x64>)
 8002bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	24050000 	.word	0x24050000
 8002bd0:	00000400 	.word	0x00000400
 8002bd4:	24000708 	.word	0x24000708
 8002bd8:	240008a8 	.word	0x240008a8

08002bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002be0:	4b32      	ldr	r3, [pc, #200]	; (8002cac <SystemInit+0xd0>)
 8002be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be6:	4a31      	ldr	r2, [pc, #196]	; (8002cac <SystemInit+0xd0>)
 8002be8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002bf0:	4b2f      	ldr	r3, [pc, #188]	; (8002cb0 <SystemInit+0xd4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 030f 	and.w	r3, r3, #15
 8002bf8:	2b06      	cmp	r3, #6
 8002bfa:	d807      	bhi.n	8002c0c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002bfc:	4b2c      	ldr	r3, [pc, #176]	; (8002cb0 <SystemInit+0xd4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f023 030f 	bic.w	r3, r3, #15
 8002c04:	4a2a      	ldr	r2, [pc, #168]	; (8002cb0 <SystemInit+0xd4>)
 8002c06:	f043 0307 	orr.w	r3, r3, #7
 8002c0a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002c0c:	4b29      	ldr	r3, [pc, #164]	; (8002cb4 <SystemInit+0xd8>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a28      	ldr	r2, [pc, #160]	; (8002cb4 <SystemInit+0xd8>)
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002c18:	4b26      	ldr	r3, [pc, #152]	; (8002cb4 <SystemInit+0xd8>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002c1e:	4b25      	ldr	r3, [pc, #148]	; (8002cb4 <SystemInit+0xd8>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	4924      	ldr	r1, [pc, #144]	; (8002cb4 <SystemInit+0xd8>)
 8002c24:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <SystemInit+0xdc>)
 8002c26:	4013      	ands	r3, r2
 8002c28:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002c2a:	4b21      	ldr	r3, [pc, #132]	; (8002cb0 <SystemInit+0xd4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002c36:	4b1e      	ldr	r3, [pc, #120]	; (8002cb0 <SystemInit+0xd4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 030f 	bic.w	r3, r3, #15
 8002c3e:	4a1c      	ldr	r2, [pc, #112]	; (8002cb0 <SystemInit+0xd4>)
 8002c40:	f043 0307 	orr.w	r3, r3, #7
 8002c44:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002c46:	4b1b      	ldr	r3, [pc, #108]	; (8002cb4 <SystemInit+0xd8>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002c4c:	4b19      	ldr	r3, [pc, #100]	; (8002cb4 <SystemInit+0xd8>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002c52:	4b18      	ldr	r3, [pc, #96]	; (8002cb4 <SystemInit+0xd8>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002c58:	4b16      	ldr	r3, [pc, #88]	; (8002cb4 <SystemInit+0xd8>)
 8002c5a:	4a18      	ldr	r2, [pc, #96]	; (8002cbc <SystemInit+0xe0>)
 8002c5c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002c5e:	4b15      	ldr	r3, [pc, #84]	; (8002cb4 <SystemInit+0xd8>)
 8002c60:	4a17      	ldr	r2, [pc, #92]	; (8002cc0 <SystemInit+0xe4>)
 8002c62:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002c64:	4b13      	ldr	r3, [pc, #76]	; (8002cb4 <SystemInit+0xd8>)
 8002c66:	4a17      	ldr	r2, [pc, #92]	; (8002cc4 <SystemInit+0xe8>)
 8002c68:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002c6a:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <SystemInit+0xd8>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002c70:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <SystemInit+0xd8>)
 8002c72:	4a14      	ldr	r2, [pc, #80]	; (8002cc4 <SystemInit+0xe8>)
 8002c74:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002c76:	4b0f      	ldr	r3, [pc, #60]	; (8002cb4 <SystemInit+0xd8>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002c7c:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <SystemInit+0xd8>)
 8002c7e:	4a11      	ldr	r2, [pc, #68]	; (8002cc4 <SystemInit+0xe8>)
 8002c80:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002c82:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <SystemInit+0xd8>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002c88:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <SystemInit+0xd8>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a09      	ldr	r2, [pc, #36]	; (8002cb4 <SystemInit+0xd8>)
 8002c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c92:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002c94:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <SystemInit+0xd8>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <SystemInit+0xec>)
 8002c9c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002ca0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002ca2:	bf00      	nop
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	e000ed00 	.word	0xe000ed00
 8002cb0:	52002000 	.word	0x52002000
 8002cb4:	58024400 	.word	0x58024400
 8002cb8:	eaf6ed7f 	.word	0xeaf6ed7f
 8002cbc:	02020200 	.word	0x02020200
 8002cc0:	01ff0000 	.word	0x01ff0000
 8002cc4:	01010280 	.word	0x01010280
 8002cc8:	52004000 	.word	0x52004000

08002ccc <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b098      	sub	sp, #96	; 0x60
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
 8002cda:	605a      	str	r2, [r3, #4]
 8002cdc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cde:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	605a      	str	r2, [r3, #4]
 8002ce8:	609a      	str	r2, [r3, #8]
 8002cea:	60da      	str	r2, [r3, #12]
 8002cec:	611a      	str	r2, [r3, #16]
 8002cee:	615a      	str	r2, [r3, #20]
 8002cf0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	2234      	movs	r2, #52	; 0x34
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f004 fee7 	bl	8007acc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cfe:	4b39      	ldr	r3, [pc, #228]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d00:	4a39      	ldr	r2, [pc, #228]	; (8002de8 <MX_TIM1_Init+0x11c>)
 8002d02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 27-1;
 8002d04:	4b37      	ldr	r3, [pc, #220]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d06:	221a      	movs	r2, #26
 8002d08:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0a:	4b36      	ldr	r3, [pc, #216]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002d10:	4b34      	ldr	r3, [pc, #208]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d18:	4b32      	ldr	r3, [pc, #200]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d1e:	4b31      	ldr	r3, [pc, #196]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d24:	4b2f      	ldr	r3, [pc, #188]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d2a:	482e      	ldr	r0, [pc, #184]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d2c:	f003 ff95 	bl	8006c5a <HAL_TIM_PWM_Init>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002d36:	f7fe fa4b 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d42:	2300      	movs	r3, #0
 8002d44:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d46:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4825      	ldr	r0, [pc, #148]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d4e:	f004 fd3b 	bl	80077c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002d58:	f7fe fa3a 	bl	80011d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d5c:	2360      	movs	r3, #96	; 0x60
 8002d5e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d64:	2300      	movs	r3, #0
 8002d66:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8002d68:	2308      	movs	r3, #8
 8002d6a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d70:	2300      	movs	r3, #0
 8002d72:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d74:	2300      	movs	r3, #0
 8002d76:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d78:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d7c:	2204      	movs	r2, #4
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4818      	ldr	r0, [pc, #96]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002d82:	f003 ffc1 	bl	8006d08 <HAL_TIM_PWM_ConfigChannel>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002d8c:	f7fe fa20 	bl	80011d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d90:	2300      	movs	r3, #0
 8002d92:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002da4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002da8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002db2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002db6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4807      	ldr	r0, [pc, #28]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002dc6:	f004 fd9b 	bl	8007900 <HAL_TIMEx_ConfigBreakDeadTime>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002dd0:	f7fe f9fe 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002dd4:	4803      	ldr	r0, [pc, #12]	; (8002de4 <MX_TIM1_Init+0x118>)
 8002dd6:	f000 f82b 	bl	8002e30 <HAL_TIM_MspPostInit>

}
 8002dda:	bf00      	nop
 8002ddc:	3760      	adds	r7, #96	; 0x60
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	2400070c 	.word	0x2400070c
 8002de8:	40010000 	.word	0x40010000

08002dec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a0b      	ldr	r2, [pc, #44]	; (8002e28 <HAL_TIM_PWM_MspInit+0x3c>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d10e      	bne.n	8002e1c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dfe:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <HAL_TIM_PWM_MspInit+0x40>)
 8002e00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e04:	4a09      	ldr	r2, [pc, #36]	; (8002e2c <HAL_TIM_PWM_MspInit+0x40>)
 8002e06:	f043 0301 	orr.w	r3, r3, #1
 8002e0a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002e0e:	4b07      	ldr	r3, [pc, #28]	; (8002e2c <HAL_TIM_PWM_MspInit+0x40>)
 8002e10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002e1c:	bf00      	nop
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	58024400 	.word	0x58024400

08002e30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e38:	f107 030c 	add.w	r3, r7, #12
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	605a      	str	r2, [r3, #4]
 8002e42:	609a      	str	r2, [r3, #8]
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a13      	ldr	r2, [pc, #76]	; (8002e9c <HAL_TIM_MspPostInit+0x6c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d11f      	bne.n	8002e92 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e52:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <HAL_TIM_MspPostInit+0x70>)
 8002e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e58:	4a11      	ldr	r2, [pc, #68]	; (8002ea0 <HAL_TIM_MspPostInit+0x70>)
 8002e5a:	f043 0310 	orr.w	r3, r3, #16
 8002e5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e62:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <HAL_TIM_MspPostInit+0x70>)
 8002e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e76:	2302      	movs	r3, #2
 8002e78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e82:	2301      	movs	r3, #1
 8002e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e86:	f107 030c 	add.w	r3, r7, #12
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4805      	ldr	r0, [pc, #20]	; (8002ea4 <HAL_TIM_MspPostInit+0x74>)
 8002e8e:	f000 f9dd 	bl	800324c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002e92:	bf00      	nop
 8002e94:	3720      	adds	r7, #32
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	58024400 	.word	0x58024400
 8002ea4:	58021000 	.word	0x58021000

08002ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002ea8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ee0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002eac:	f7ff fe96 	bl	8002bdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002eb0:	480c      	ldr	r0, [pc, #48]	; (8002ee4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002eb2:	490d      	ldr	r1, [pc, #52]	; (8002ee8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002eb4:	4a0d      	ldr	r2, [pc, #52]	; (8002eec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002eb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002eb8:	e002      	b.n	8002ec0 <LoopCopyDataInit>

08002eba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ebc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ebe:	3304      	adds	r3, #4

08002ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ec0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ec2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ec4:	d3f9      	bcc.n	8002eba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ec6:	4a0a      	ldr	r2, [pc, #40]	; (8002ef0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ec8:	4c0a      	ldr	r4, [pc, #40]	; (8002ef4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002eca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ecc:	e001      	b.n	8002ed2 <LoopFillZerobss>

08002ece <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ece:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ed0:	3204      	adds	r2, #4

08002ed2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ed2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ed4:	d3fb      	bcc.n	8002ece <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ed6:	f004 fe07 	bl	8007ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eda:	f7fe f881 	bl	8000fe0 <main>
  bx  lr
 8002ede:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ee0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002ee4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ee8:	240000f0 	.word	0x240000f0
  ldr r2, =_sidata
 8002eec:	0800f348 	.word	0x0800f348
  ldr r2, =_sbss
 8002ef0:	240000f0 	.word	0x240000f0
  ldr r4, =_ebss
 8002ef4:	240008a4 	.word	0x240008a4

08002ef8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ef8:	e7fe      	b.n	8002ef8 <ADC3_IRQHandler>
	...

08002efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f02:	2003      	movs	r0, #3
 8002f04:	f000 f970 	bl	80031e8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f08:	f001 f96e 	bl	80041e8 <HAL_RCC_GetSysClockFreq>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <HAL_Init+0x68>)
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	4913      	ldr	r1, [pc, #76]	; (8002f68 <HAL_Init+0x6c>)
 8002f1a:	5ccb      	ldrb	r3, [r1, r3]
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
 8002f24:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f26:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <HAL_Init+0x68>)
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	4a0e      	ldr	r2, [pc, #56]	; (8002f68 <HAL_Init+0x6c>)
 8002f30:	5cd3      	ldrb	r3, [r2, r3]
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	fa22 f303 	lsr.w	r3, r2, r3
 8002f3c:	4a0b      	ldr	r2, [pc, #44]	; (8002f6c <HAL_Init+0x70>)
 8002f3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f40:	4a0b      	ldr	r2, [pc, #44]	; (8002f70 <HAL_Init+0x74>)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f46:	200f      	movs	r0, #15
 8002f48:	f000 f814 	bl	8002f74 <HAL_InitTick>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e002      	b.n	8002f5c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002f56:	f7ff fdc7 	bl	8002ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	58024400 	.word	0x58024400
 8002f68:	0800f2fc 	.word	0x0800f2fc
 8002f6c:	24000094 	.word	0x24000094
 8002f70:	24000090 	.word	0x24000090

08002f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002f7c:	4b15      	ldr	r3, [pc, #84]	; (8002fd4 <HAL_InitTick+0x60>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e021      	b.n	8002fcc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002f88:	4b13      	ldr	r3, [pc, #76]	; (8002fd8 <HAL_InitTick+0x64>)
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <HAL_InitTick+0x60>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	4619      	mov	r1, r3
 8002f92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 f947 	bl	8003232 <HAL_SYSTICK_Config>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e00e      	b.n	8002fcc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b0f      	cmp	r3, #15
 8002fb2:	d80a      	bhi.n	8002fca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fbc:	f000 f91f 	bl	80031fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fc0:	4a06      	ldr	r2, [pc, #24]	; (8002fdc <HAL_InitTick+0x68>)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	e000      	b.n	8002fcc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	2400009c 	.word	0x2400009c
 8002fd8:	24000090 	.word	0x24000090
 8002fdc:	24000098 	.word	0x24000098

08002fe0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fe4:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_IncTick+0x20>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	461a      	mov	r2, r3
 8002fea:	4b06      	ldr	r3, [pc, #24]	; (8003004 <HAL_IncTick+0x24>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4413      	add	r3, r2
 8002ff0:	4a04      	ldr	r2, [pc, #16]	; (8003004 <HAL_IncTick+0x24>)
 8002ff2:	6013      	str	r3, [r2, #0]
}
 8002ff4:	bf00      	nop
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	2400009c 	.word	0x2400009c
 8003004:	24000758 	.word	0x24000758

08003008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  return uwTick;
 800300c:	4b03      	ldr	r3, [pc, #12]	; (800301c <HAL_GetTick+0x14>)
 800300e:	681b      	ldr	r3, [r3, #0]
}
 8003010:	4618      	mov	r0, r3
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	24000758 	.word	0x24000758

08003020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003028:	f7ff ffee 	bl	8003008 <HAL_GetTick>
 800302c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003038:	d005      	beq.n	8003046 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800303a:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <HAL_Delay+0x44>)
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	461a      	mov	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4413      	add	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003046:	bf00      	nop
 8003048:	f7ff ffde 	bl	8003008 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	429a      	cmp	r2, r3
 8003056:	d8f7      	bhi.n	8003048 <HAL_Delay+0x28>
  {
  }
}
 8003058:	bf00      	nop
 800305a:	bf00      	nop
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	2400009c 	.word	0x2400009c

08003068 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800306c:	4b04      	ldr	r3, [pc, #16]	; (8003080 <HAL_GetDEVID+0x18>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	5c001000 	.word	0x5c001000

08003084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <__NVIC_SetPriorityGrouping+0x40>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030a0:	4013      	ands	r3, r2
 80030a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030ac:	4b06      	ldr	r3, [pc, #24]	; (80030c8 <__NVIC_SetPriorityGrouping+0x44>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030b2:	4a04      	ldr	r2, [pc, #16]	; (80030c4 <__NVIC_SetPriorityGrouping+0x40>)
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	60d3      	str	r3, [r2, #12]
}
 80030b8:	bf00      	nop
 80030ba:	3714      	adds	r7, #20
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00
 80030c8:	05fa0000 	.word	0x05fa0000

080030cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030d0:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <__NVIC_GetPriorityGrouping+0x18>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	0a1b      	lsrs	r3, r3, #8
 80030d6:	f003 0307 	and.w	r3, r3, #7
}
 80030da:	4618      	mov	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	e000ed00 	.word	0xe000ed00

080030e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	6039      	str	r1, [r7, #0]
 80030f2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80030f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	db0a      	blt.n	8003112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	490c      	ldr	r1, [pc, #48]	; (8003134 <__NVIC_SetPriority+0x4c>)
 8003102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003106:	0112      	lsls	r2, r2, #4
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	440b      	add	r3, r1
 800310c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003110:	e00a      	b.n	8003128 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	4908      	ldr	r1, [pc, #32]	; (8003138 <__NVIC_SetPriority+0x50>)
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	3b04      	subs	r3, #4
 8003120:	0112      	lsls	r2, r2, #4
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	440b      	add	r3, r1
 8003126:	761a      	strb	r2, [r3, #24]
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	e000e100 	.word	0xe000e100
 8003138:	e000ed00 	.word	0xe000ed00

0800313c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800313c:	b480      	push	{r7}
 800313e:	b089      	sub	sp, #36	; 0x24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	f1c3 0307 	rsb	r3, r3, #7
 8003156:	2b04      	cmp	r3, #4
 8003158:	bf28      	it	cs
 800315a:	2304      	movcs	r3, #4
 800315c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	3304      	adds	r3, #4
 8003162:	2b06      	cmp	r3, #6
 8003164:	d902      	bls.n	800316c <NVIC_EncodePriority+0x30>
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3b03      	subs	r3, #3
 800316a:	e000      	b.n	800316e <NVIC_EncodePriority+0x32>
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003170:	f04f 32ff 	mov.w	r2, #4294967295
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43da      	mvns	r2, r3
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	401a      	ands	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003184:	f04f 31ff 	mov.w	r1, #4294967295
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	fa01 f303 	lsl.w	r3, r1, r3
 800318e:	43d9      	mvns	r1, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003194:	4313      	orrs	r3, r2
         );
}
 8003196:	4618      	mov	r0, r3
 8003198:	3724      	adds	r7, #36	; 0x24
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
	...

080031a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031b4:	d301      	bcc.n	80031ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031b6:	2301      	movs	r3, #1
 80031b8:	e00f      	b.n	80031da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ba:	4a0a      	ldr	r2, [pc, #40]	; (80031e4 <SysTick_Config+0x40>)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3b01      	subs	r3, #1
 80031c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031c2:	210f      	movs	r1, #15
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	f7ff ff8e 	bl	80030e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031cc:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <SysTick_Config+0x40>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031d2:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <SysTick_Config+0x40>)
 80031d4:	2207      	movs	r2, #7
 80031d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	e000e010 	.word	0xe000e010

080031e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff ff47 	bl	8003084 <__NVIC_SetPriorityGrouping>
}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b086      	sub	sp, #24
 8003202:	af00      	add	r7, sp, #0
 8003204:	4603      	mov	r3, r0
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800320c:	f7ff ff5e 	bl	80030cc <__NVIC_GetPriorityGrouping>
 8003210:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	68b9      	ldr	r1, [r7, #8]
 8003216:	6978      	ldr	r0, [r7, #20]
 8003218:	f7ff ff90 	bl	800313c <NVIC_EncodePriority>
 800321c:	4602      	mov	r2, r0
 800321e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003222:	4611      	mov	r1, r2
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff ff5f 	bl	80030e8 <__NVIC_SetPriority>
}
 800322a:	bf00      	nop
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7ff ffb2 	bl	80031a4 <SysTick_Config>
 8003240:	4603      	mov	r3, r0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800324c:	b480      	push	{r7}
 800324e:	b089      	sub	sp, #36	; 0x24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003256:	2300      	movs	r3, #0
 8003258:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800325a:	4b86      	ldr	r3, [pc, #536]	; (8003474 <HAL_GPIO_Init+0x228>)
 800325c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800325e:	e18c      	b.n	800357a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	2101      	movs	r1, #1
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	fa01 f303 	lsl.w	r3, r1, r3
 800326c:	4013      	ands	r3, r2
 800326e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 817e 	beq.w	8003574 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	2b01      	cmp	r3, #1
 8003282:	d005      	beq.n	8003290 <HAL_GPIO_Init+0x44>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d130      	bne.n	80032f2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	2203      	movs	r2, #3
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	68da      	ldr	r2, [r3, #12]
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032c6:	2201      	movs	r2, #1
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43db      	mvns	r3, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4013      	ands	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	091b      	lsrs	r3, r3, #4
 80032dc:	f003 0201 	and.w	r2, r3, #1
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d017      	beq.n	800332e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	2203      	movs	r2, #3
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	43db      	mvns	r3, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4013      	ands	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	689a      	ldr	r2, [r3, #8]
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4313      	orrs	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d123      	bne.n	8003382 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	08da      	lsrs	r2, r3, #3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3208      	adds	r2, #8
 8003342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	220f      	movs	r2, #15
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43db      	mvns	r3, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4013      	ands	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	691a      	ldr	r2, [r3, #16]
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4313      	orrs	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	08da      	lsrs	r2, r3, #3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3208      	adds	r2, #8
 800337c:	69b9      	ldr	r1, [r7, #24]
 800337e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	2203      	movs	r2, #3
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	43db      	mvns	r3, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	4013      	ands	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f003 0203 	and.w	r2, r3, #3
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f000 80d8 	beq.w	8003574 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033c4:	4b2c      	ldr	r3, [pc, #176]	; (8003478 <HAL_GPIO_Init+0x22c>)
 80033c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80033ca:	4a2b      	ldr	r2, [pc, #172]	; (8003478 <HAL_GPIO_Init+0x22c>)
 80033cc:	f043 0302 	orr.w	r3, r3, #2
 80033d0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80033d4:	4b28      	ldr	r3, [pc, #160]	; (8003478 <HAL_GPIO_Init+0x22c>)
 80033d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033e2:	4a26      	ldr	r2, [pc, #152]	; (800347c <HAL_GPIO_Init+0x230>)
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	089b      	lsrs	r3, r3, #2
 80033e8:	3302      	adds	r3, #2
 80033ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	220f      	movs	r2, #15
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4013      	ands	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a1d      	ldr	r2, [pc, #116]	; (8003480 <HAL_GPIO_Init+0x234>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d04a      	beq.n	80034a4 <HAL_GPIO_Init+0x258>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a1c      	ldr	r2, [pc, #112]	; (8003484 <HAL_GPIO_Init+0x238>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d02b      	beq.n	800346e <HAL_GPIO_Init+0x222>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a1b      	ldr	r2, [pc, #108]	; (8003488 <HAL_GPIO_Init+0x23c>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d025      	beq.n	800346a <HAL_GPIO_Init+0x21e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a1a      	ldr	r2, [pc, #104]	; (800348c <HAL_GPIO_Init+0x240>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d01f      	beq.n	8003466 <HAL_GPIO_Init+0x21a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a19      	ldr	r2, [pc, #100]	; (8003490 <HAL_GPIO_Init+0x244>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d019      	beq.n	8003462 <HAL_GPIO_Init+0x216>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a18      	ldr	r2, [pc, #96]	; (8003494 <HAL_GPIO_Init+0x248>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d013      	beq.n	800345e <HAL_GPIO_Init+0x212>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a17      	ldr	r2, [pc, #92]	; (8003498 <HAL_GPIO_Init+0x24c>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d00d      	beq.n	800345a <HAL_GPIO_Init+0x20e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a16      	ldr	r2, [pc, #88]	; (800349c <HAL_GPIO_Init+0x250>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d007      	beq.n	8003456 <HAL_GPIO_Init+0x20a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <HAL_GPIO_Init+0x254>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d101      	bne.n	8003452 <HAL_GPIO_Init+0x206>
 800344e:	2309      	movs	r3, #9
 8003450:	e029      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 8003452:	230a      	movs	r3, #10
 8003454:	e027      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 8003456:	2307      	movs	r3, #7
 8003458:	e025      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 800345a:	2306      	movs	r3, #6
 800345c:	e023      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 800345e:	2305      	movs	r3, #5
 8003460:	e021      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 8003462:	2304      	movs	r3, #4
 8003464:	e01f      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 8003466:	2303      	movs	r3, #3
 8003468:	e01d      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 800346a:	2302      	movs	r3, #2
 800346c:	e01b      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 800346e:	2301      	movs	r3, #1
 8003470:	e019      	b.n	80034a6 <HAL_GPIO_Init+0x25a>
 8003472:	bf00      	nop
 8003474:	58000080 	.word	0x58000080
 8003478:	58024400 	.word	0x58024400
 800347c:	58000400 	.word	0x58000400
 8003480:	58020000 	.word	0x58020000
 8003484:	58020400 	.word	0x58020400
 8003488:	58020800 	.word	0x58020800
 800348c:	58020c00 	.word	0x58020c00
 8003490:	58021000 	.word	0x58021000
 8003494:	58021400 	.word	0x58021400
 8003498:	58021800 	.word	0x58021800
 800349c:	58021c00 	.word	0x58021c00
 80034a0:	58022400 	.word	0x58022400
 80034a4:	2300      	movs	r3, #0
 80034a6:	69fa      	ldr	r2, [r7, #28]
 80034a8:	f002 0203 	and.w	r2, r2, #3
 80034ac:	0092      	lsls	r2, r2, #2
 80034ae:	4093      	lsls	r3, r2
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034b6:	4938      	ldr	r1, [pc, #224]	; (8003598 <HAL_GPIO_Init+0x34c>)
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	089b      	lsrs	r3, r3, #2
 80034bc:	3302      	adds	r3, #2
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	43db      	mvns	r3, r3
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	4013      	ands	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80034e2:	69ba      	ldr	r2, [r7, #24]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80034ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80034f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	4313      	orrs	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003518:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d003      	beq.n	8003544 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	4313      	orrs	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	43db      	mvns	r3, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4013      	ands	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4313      	orrs	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	3301      	adds	r3, #1
 8003578:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	f47f ae6b 	bne.w	8003260 <HAL_GPIO_Init+0x14>
  }
}
 800358a:	bf00      	nop
 800358c:	bf00      	nop
 800358e:	3724      	adds	r7, #36	; 0x24
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	58000400 	.word	0x58000400

0800359c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	460b      	mov	r3, r1
 80035a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	887b      	ldrh	r3, [r7, #2]
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035b4:	2301      	movs	r3, #1
 80035b6:	73fb      	strb	r3, [r7, #15]
 80035b8:	e001      	b.n	80035be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ba:	2300      	movs	r3, #0
 80035bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035be:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	807b      	strh	r3, [r7, #2]
 80035d8:	4613      	mov	r3, r2
 80035da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035dc:	787b      	ldrb	r3, [r7, #1]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035e2:	887a      	ldrh	r2, [r7, #2]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80035e8:	e003      	b.n	80035f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80035ea:	887b      	ldrh	r3, [r7, #2]
 80035ec:	041a      	lsls	r2, r3, #16
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	619a      	str	r2, [r3, #24]
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035fe:	b480      	push	{r7}
 8003600:	b085      	sub	sp, #20
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
 8003606:	460b      	mov	r3, r1
 8003608:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003610:	887a      	ldrh	r2, [r7, #2]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	4013      	ands	r3, r2
 8003616:	041a      	lsls	r2, r3, #16
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	43d9      	mvns	r1, r3
 800361c:	887b      	ldrh	r3, [r7, #2]
 800361e:	400b      	ands	r3, r1
 8003620:	431a      	orrs	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	619a      	str	r2, [r3, #24]
}
 8003626:	bf00      	nop
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
	...

08003634 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8003638:	4b05      	ldr	r3, [pc, #20]	; (8003650 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a04      	ldr	r2, [pc, #16]	; (8003650 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800363e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003642:	6013      	str	r3, [r2, #0]
}
 8003644:	bf00      	nop
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	58024800 	.word	0x58024800

08003654 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800365c:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <HAL_PWREx_ConfigSupply+0x70>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b04      	cmp	r3, #4
 8003666:	d00a      	beq.n	800367e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003668:	4b16      	ldr	r3, [pc, #88]	; (80036c4 <HAL_PWREx_ConfigSupply+0x70>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	429a      	cmp	r2, r3
 8003674:	d001      	beq.n	800367a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e01f      	b.n	80036ba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	e01d      	b.n	80036ba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800367e:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <HAL_PWREx_ConfigSupply+0x70>)
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	f023 0207 	bic.w	r2, r3, #7
 8003686:	490f      	ldr	r1, [pc, #60]	; (80036c4 <HAL_PWREx_ConfigSupply+0x70>)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4313      	orrs	r3, r2
 800368c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800368e:	f7ff fcbb 	bl	8003008 <HAL_GetTick>
 8003692:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003694:	e009      	b.n	80036aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003696:	f7ff fcb7 	bl	8003008 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036a4:	d901      	bls.n	80036aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e007      	b.n	80036ba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80036aa:	4b06      	ldr	r3, [pc, #24]	; (80036c4 <HAL_PWREx_ConfigSupply+0x70>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036b6:	d1ee      	bne.n	8003696 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	58024800 	.word	0x58024800

080036c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08c      	sub	sp, #48	; 0x30
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e3c8      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 8087 	beq.w	80037f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036e8:	4b88      	ldr	r3, [pc, #544]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80036f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80036f2:	4b86      	ldr	r3, [pc, #536]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80036f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fa:	2b10      	cmp	r3, #16
 80036fc:	d007      	beq.n	800370e <HAL_RCC_OscConfig+0x46>
 80036fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003700:	2b18      	cmp	r3, #24
 8003702:	d110      	bne.n	8003726 <HAL_RCC_OscConfig+0x5e>
 8003704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003706:	f003 0303 	and.w	r3, r3, #3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d10b      	bne.n	8003726 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370e:	4b7f      	ldr	r3, [pc, #508]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d06c      	beq.n	80037f4 <HAL_RCC_OscConfig+0x12c>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d168      	bne.n	80037f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e3a2      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800372e:	d106      	bne.n	800373e <HAL_RCC_OscConfig+0x76>
 8003730:	4b76      	ldr	r3, [pc, #472]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a75      	ldr	r2, [pc, #468]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	e02e      	b.n	800379c <HAL_RCC_OscConfig+0xd4>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x98>
 8003746:	4b71      	ldr	r3, [pc, #452]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a70      	ldr	r2, [pc, #448]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800374c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b6e      	ldr	r3, [pc, #440]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a6d      	ldr	r2, [pc, #436]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003758:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e01d      	b.n	800379c <HAL_RCC_OscConfig+0xd4>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003768:	d10c      	bne.n	8003784 <HAL_RCC_OscConfig+0xbc>
 800376a:	4b68      	ldr	r3, [pc, #416]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a67      	ldr	r2, [pc, #412]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003770:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003774:	6013      	str	r3, [r2, #0]
 8003776:	4b65      	ldr	r3, [pc, #404]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a64      	ldr	r2, [pc, #400]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800377c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	e00b      	b.n	800379c <HAL_RCC_OscConfig+0xd4>
 8003784:	4b61      	ldr	r3, [pc, #388]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a60      	ldr	r2, [pc, #384]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800378a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800378e:	6013      	str	r3, [r2, #0]
 8003790:	4b5e      	ldr	r3, [pc, #376]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a5d      	ldr	r2, [pc, #372]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800379a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d013      	beq.n	80037cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a4:	f7ff fc30 	bl	8003008 <HAL_GetTick>
 80037a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037ac:	f7ff fc2c 	bl	8003008 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b64      	cmp	r3, #100	; 0x64
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e356      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037be:	4b53      	ldr	r3, [pc, #332]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0f0      	beq.n	80037ac <HAL_RCC_OscConfig+0xe4>
 80037ca:	e014      	b.n	80037f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037cc:	f7ff fc1c 	bl	8003008 <HAL_GetTick>
 80037d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d4:	f7ff fc18 	bl	8003008 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b64      	cmp	r3, #100	; 0x64
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e342      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037e6:	4b49      	ldr	r3, [pc, #292]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f0      	bne.n	80037d4 <HAL_RCC_OscConfig+0x10c>
 80037f2:	e000      	b.n	80037f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f000 808c 	beq.w	800391c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003804:	4b41      	ldr	r3, [pc, #260]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800380c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800380e:	4b3f      	ldr	r3, [pc, #252]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003812:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d007      	beq.n	800382a <HAL_RCC_OscConfig+0x162>
 800381a:	6a3b      	ldr	r3, [r7, #32]
 800381c:	2b18      	cmp	r3, #24
 800381e:	d137      	bne.n	8003890 <HAL_RCC_OscConfig+0x1c8>
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d132      	bne.n	8003890 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800382a:	4b38      	ldr	r3, [pc, #224]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	d005      	beq.n	8003842 <HAL_RCC_OscConfig+0x17a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e314      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003842:	4b32      	ldr	r3, [pc, #200]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f023 0219 	bic.w	r2, r3, #25
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	492f      	ldr	r1, [pc, #188]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003850:	4313      	orrs	r3, r2
 8003852:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003854:	f7ff fbd8 	bl	8003008 <HAL_GetTick>
 8003858:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800385c:	f7ff fbd4 	bl	8003008 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e2fe      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800386e:	4b27      	ldr	r3, [pc, #156]	; (800390c <HAL_RCC_OscConfig+0x244>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0304 	and.w	r3, r3, #4
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0f0      	beq.n	800385c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387a:	4b24      	ldr	r3, [pc, #144]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	061b      	lsls	r3, r3, #24
 8003888:	4920      	ldr	r1, [pc, #128]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800388a:	4313      	orrs	r3, r2
 800388c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800388e:	e045      	b.n	800391c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d026      	beq.n	80038e6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003898:	4b1c      	ldr	r3, [pc, #112]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f023 0219 	bic.w	r2, r3, #25
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	4919      	ldr	r1, [pc, #100]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038aa:	f7ff fbad 	bl	8003008 <HAL_GetTick>
 80038ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b2:	f7ff fba9 	bl	8003008 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e2d3      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038c4:	4b11      	ldr	r3, [pc, #68]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0f0      	beq.n	80038b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038d0:	4b0e      	ldr	r3, [pc, #56]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	061b      	lsls	r3, r3, #24
 80038de:	490b      	ldr	r1, [pc, #44]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	604b      	str	r3, [r1, #4]
 80038e4:	e01a      	b.n	800391c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038e6:	4b09      	ldr	r3, [pc, #36]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a08      	ldr	r2, [pc, #32]	; (800390c <HAL_RCC_OscConfig+0x244>)
 80038ec:	f023 0301 	bic.w	r3, r3, #1
 80038f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f2:	f7ff fb89 	bl	8003008 <HAL_GetTick>
 80038f6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038f8:	e00a      	b.n	8003910 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038fa:	f7ff fb85 	bl	8003008 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d903      	bls.n	8003910 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e2af      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
 800390c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003910:	4b96      	ldr	r3, [pc, #600]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1ee      	bne.n	80038fa <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0310 	and.w	r3, r3, #16
 8003924:	2b00      	cmp	r3, #0
 8003926:	d06a      	beq.n	80039fe <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003928:	4b90      	ldr	r3, [pc, #576]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003930:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003932:	4b8e      	ldr	r3, [pc, #568]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003936:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	2b08      	cmp	r3, #8
 800393c:	d007      	beq.n	800394e <HAL_RCC_OscConfig+0x286>
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	2b18      	cmp	r3, #24
 8003942:	d11b      	bne.n	800397c <HAL_RCC_OscConfig+0x2b4>
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d116      	bne.n	800397c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800394e:	4b87      	ldr	r3, [pc, #540]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_RCC_OscConfig+0x29e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	2b80      	cmp	r3, #128	; 0x80
 8003960:	d001      	beq.n	8003966 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e282      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003966:	4b81      	ldr	r3, [pc, #516]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	061b      	lsls	r3, r3, #24
 8003974:	497d      	ldr	r1, [pc, #500]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003976:	4313      	orrs	r3, r2
 8003978:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800397a:	e040      	b.n	80039fe <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d023      	beq.n	80039cc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003984:	4b79      	ldr	r3, [pc, #484]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a78      	ldr	r2, [pc, #480]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 800398a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800398e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7ff fb3a 	bl	8003008 <HAL_GetTick>
 8003994:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003998:	f7ff fb36 	bl	8003008 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e260      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80039aa:	4b70      	ldr	r3, [pc, #448]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0f0      	beq.n	8003998 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039b6:	4b6d      	ldr	r3, [pc, #436]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	061b      	lsls	r3, r3, #24
 80039c4:	4969      	ldr	r1, [pc, #420]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	60cb      	str	r3, [r1, #12]
 80039ca:	e018      	b.n	80039fe <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80039cc:	4b67      	ldr	r3, [pc, #412]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a66      	ldr	r2, [pc, #408]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 80039d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d8:	f7ff fb16 	bl	8003008 <HAL_GetTick>
 80039dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039de:	e008      	b.n	80039f2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80039e0:	f7ff fb12 	bl	8003008 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e23c      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039f2:	4b5e      	ldr	r3, [pc, #376]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1f0      	bne.n	80039e0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d036      	beq.n	8003a78 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d019      	beq.n	8003a46 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a12:	4b56      	ldr	r3, [pc, #344]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a16:	4a55      	ldr	r2, [pc, #340]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1e:	f7ff faf3 	bl	8003008 <HAL_GetTick>
 8003a22:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a26:	f7ff faef 	bl	8003008 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e219      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a38:	4b4c      	ldr	r3, [pc, #304]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0f0      	beq.n	8003a26 <HAL_RCC_OscConfig+0x35e>
 8003a44:	e018      	b.n	8003a78 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a46:	4b49      	ldr	r3, [pc, #292]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a4a:	4a48      	ldr	r2, [pc, #288]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a52:	f7ff fad9 	bl	8003008 <HAL_GetTick>
 8003a56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5a:	f7ff fad5 	bl	8003008 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e1ff      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a6c:	4b3f      	ldr	r3, [pc, #252]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1f0      	bne.n	8003a5a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0320 	and.w	r3, r3, #32
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d036      	beq.n	8003af2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d019      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a8c:	4b37      	ldr	r3, [pc, #220]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a36      	ldr	r2, [pc, #216]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003a92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a96:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003a98:	f7ff fab6 	bl	8003008 <HAL_GetTick>
 8003a9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003aa0:	f7ff fab2 	bl	8003008 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e1dc      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ab2:	4b2e      	ldr	r3, [pc, #184]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f0      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x3d8>
 8003abe:	e018      	b.n	8003af2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ac0:	4b2a      	ldr	r3, [pc, #168]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a29      	ldr	r2, [pc, #164]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003ac6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003aca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003acc:	f7ff fa9c 	bl	8003008 <HAL_GetTick>
 8003ad0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ad4:	f7ff fa98 	bl	8003008 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e1c2      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ae6:	4b21      	ldr	r3, [pc, #132]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 8086 	beq.w	8003c0c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b00:	4b1b      	ldr	r3, [pc, #108]	; (8003b70 <HAL_RCC_OscConfig+0x4a8>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a1a      	ldr	r2, [pc, #104]	; (8003b70 <HAL_RCC_OscConfig+0x4a8>)
 8003b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b0c:	f7ff fa7c 	bl	8003008 <HAL_GetTick>
 8003b10:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b14:	f7ff fa78 	bl	8003008 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	; 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e1a2      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b26:	4b12      	ldr	r3, [pc, #72]	; (8003b70 <HAL_RCC_OscConfig+0x4a8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d106      	bne.n	8003b48 <HAL_RCC_OscConfig+0x480>
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3e:	4a0b      	ldr	r2, [pc, #44]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	6713      	str	r3, [r2, #112]	; 0x70
 8003b46:	e032      	b.n	8003bae <HAL_RCC_OscConfig+0x4e6>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d111      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4ac>
 8003b50:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b54:	4a05      	ldr	r2, [pc, #20]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b5c:	4b03      	ldr	r3, [pc, #12]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b60:	4a02      	ldr	r2, [pc, #8]	; (8003b6c <HAL_RCC_OscConfig+0x4a4>)
 8003b62:	f023 0304 	bic.w	r3, r3, #4
 8003b66:	6713      	str	r3, [r2, #112]	; 0x70
 8003b68:	e021      	b.n	8003bae <HAL_RCC_OscConfig+0x4e6>
 8003b6a:	bf00      	nop
 8003b6c:	58024400 	.word	0x58024400
 8003b70:	58024800 	.word	0x58024800
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d10c      	bne.n	8003b96 <HAL_RCC_OscConfig+0x4ce>
 8003b7c:	4b83      	ldr	r3, [pc, #524]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b80:	4a82      	ldr	r2, [pc, #520]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003b82:	f043 0304 	orr.w	r3, r3, #4
 8003b86:	6713      	str	r3, [r2, #112]	; 0x70
 8003b88:	4b80      	ldr	r3, [pc, #512]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8c:	4a7f      	ldr	r2, [pc, #508]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003b8e:	f043 0301 	orr.w	r3, r3, #1
 8003b92:	6713      	str	r3, [r2, #112]	; 0x70
 8003b94:	e00b      	b.n	8003bae <HAL_RCC_OscConfig+0x4e6>
 8003b96:	4b7d      	ldr	r3, [pc, #500]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9a:	4a7c      	ldr	r2, [pc, #496]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ba2:	4b7a      	ldr	r3, [pc, #488]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba6:	4a79      	ldr	r2, [pc, #484]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003ba8:	f023 0304 	bic.w	r3, r3, #4
 8003bac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d015      	beq.n	8003be2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb6:	f7ff fa27 	bl	8003008 <HAL_GetTick>
 8003bba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bbc:	e00a      	b.n	8003bd4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bbe:	f7ff fa23 	bl	8003008 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e14b      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bd4:	4b6d      	ldr	r3, [pc, #436]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0ee      	beq.n	8003bbe <HAL_RCC_OscConfig+0x4f6>
 8003be0:	e014      	b.n	8003c0c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be2:	f7ff fa11 	bl	8003008 <HAL_GetTick>
 8003be6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003be8:	e00a      	b.n	8003c00 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bea:	f7ff fa0d 	bl	8003008 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d901      	bls.n	8003c00 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e135      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c00:	4b62      	ldr	r3, [pc, #392]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1ee      	bne.n	8003bea <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 812a 	beq.w	8003e6a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003c16:	4b5d      	ldr	r3, [pc, #372]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c1e:	2b18      	cmp	r3, #24
 8003c20:	f000 80ba 	beq.w	8003d98 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	f040 8095 	bne.w	8003d58 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c2e:	4b57      	ldr	r3, [pc, #348]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a56      	ldr	r2, [pc, #344]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3a:	f7ff f9e5 	bl	8003008 <HAL_GetTick>
 8003c3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c40:	e008      	b.n	8003c54 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c42:	f7ff f9e1 	bl	8003008 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e10b      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c54:	4b4d      	ldr	r3, [pc, #308]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1f0      	bne.n	8003c42 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c60:	4b4a      	ldr	r3, [pc, #296]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c64:	4b4a      	ldr	r3, [pc, #296]	; (8003d90 <HAL_RCC_OscConfig+0x6c8>)
 8003c66:	4013      	ands	r3, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c70:	0112      	lsls	r2, r2, #4
 8003c72:	430a      	orrs	r2, r1
 8003c74:	4945      	ldr	r1, [pc, #276]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	628b      	str	r3, [r1, #40]	; 0x28
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	025b      	lsls	r3, r3, #9
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c94:	3b01      	subs	r3, #1
 8003c96:	041b      	lsls	r3, r3, #16
 8003c98:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	061b      	lsls	r3, r3, #24
 8003ca6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003caa:	4938      	ldr	r1, [pc, #224]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003cb0:	4b36      	ldr	r3, [pc, #216]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	4a35      	ldr	r2, [pc, #212]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cb6:	f023 0301 	bic.w	r3, r3, #1
 8003cba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cbc:	4b33      	ldr	r3, [pc, #204]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cc0:	4b34      	ldr	r3, [pc, #208]	; (8003d94 <HAL_RCC_OscConfig+0x6cc>)
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003cc8:	00d2      	lsls	r2, r2, #3
 8003cca:	4930      	ldr	r1, [pc, #192]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003cd0:	4b2e      	ldr	r3, [pc, #184]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd4:	f023 020c 	bic.w	r2, r3, #12
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cdc:	492b      	ldr	r1, [pc, #172]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003ce2:	4b2a      	ldr	r3, [pc, #168]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce6:	f023 0202 	bic.w	r2, r3, #2
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cee:	4927      	ldr	r1, [pc, #156]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003cf4:	4b25      	ldr	r3, [pc, #148]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	4a24      	ldr	r2, [pc, #144]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003cfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cfe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d00:	4b22      	ldr	r3, [pc, #136]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d04:	4a21      	ldr	r2, [pc, #132]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003d0c:	4b1f      	ldr	r3, [pc, #124]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	4a1e      	ldr	r2, [pc, #120]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003d18:	4b1c      	ldr	r3, [pc, #112]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1c:	4a1b      	ldr	r2, [pc, #108]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d1e:	f043 0301 	orr.w	r3, r3, #1
 8003d22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d24:	4b19      	ldr	r3, [pc, #100]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a18      	ldr	r2, [pc, #96]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d30:	f7ff f96a 	bl	8003008 <HAL_GetTick>
 8003d34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d38:	f7ff f966 	bl	8003008 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e090      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d4a:	4b10      	ldr	r3, [pc, #64]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0f0      	beq.n	8003d38 <HAL_RCC_OscConfig+0x670>
 8003d56:	e088      	b.n	8003e6a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d58:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a0b      	ldr	r2, [pc, #44]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d64:	f7ff f950 	bl	8003008 <HAL_GetTick>
 8003d68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6c:	f7ff f94c 	bl	8003008 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e076      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d7e:	4b03      	ldr	r3, [pc, #12]	; (8003d8c <HAL_RCC_OscConfig+0x6c4>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f0      	bne.n	8003d6c <HAL_RCC_OscConfig+0x6a4>
 8003d8a:	e06e      	b.n	8003e6a <HAL_RCC_OscConfig+0x7a2>
 8003d8c:	58024400 	.word	0x58024400
 8003d90:	fffffc0c 	.word	0xfffffc0c
 8003d94:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003d98:	4b36      	ldr	r3, [pc, #216]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d9c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003d9e:	4b35      	ldr	r3, [pc, #212]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d031      	beq.n	8003e10 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	f003 0203 	and.w	r2, r3, #3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d12a      	bne.n	8003e10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	091b      	lsrs	r3, r3, #4
 8003dbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d122      	bne.n	8003e10 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d11a      	bne.n	8003e10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	0a5b      	lsrs	r3, r3, #9
 8003dde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d111      	bne.n	8003e10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	0c1b      	lsrs	r3, r3, #16
 8003df0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d108      	bne.n	8003e10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	0e1b      	lsrs	r3, r3, #24
 8003e02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e02b      	b.n	8003e6c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003e14:	4b17      	ldr	r3, [pc, #92]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e18:	08db      	lsrs	r3, r3, #3
 8003e1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e1e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d01f      	beq.n	8003e6a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003e2a:	4b12      	ldr	r3, [pc, #72]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2e:	4a11      	ldr	r2, [pc, #68]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e30:	f023 0301 	bic.w	r3, r3, #1
 8003e34:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e36:	f7ff f8e7 	bl	8003008 <HAL_GetTick>
 8003e3a:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003e3c:	bf00      	nop
 8003e3e:	f7ff f8e3 	bl	8003008 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d0f9      	beq.n	8003e3e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e4e:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <HAL_RCC_OscConfig+0x7b0>)
 8003e50:	4013      	ands	r3, r2
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003e56:	00d2      	lsls	r2, r2, #3
 8003e58:	4906      	ldr	r1, [pc, #24]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003e5e:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e62:	4a04      	ldr	r2, [pc, #16]	; (8003e74 <HAL_RCC_OscConfig+0x7ac>)
 8003e64:	f043 0301 	orr.w	r3, r3, #1
 8003e68:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3730      	adds	r7, #48	; 0x30
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	58024400 	.word	0x58024400
 8003e78:	ffff0007 	.word	0xffff0007

08003e7c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e19c      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e90:	4b8a      	ldr	r3, [pc, #552]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 030f 	and.w	r3, r3, #15
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d910      	bls.n	8003ec0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e9e:	4b87      	ldr	r3, [pc, #540]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f023 020f 	bic.w	r2, r3, #15
 8003ea6:	4985      	ldr	r1, [pc, #532]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eae:	4b83      	ldr	r3, [pc, #524]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d001      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e184      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d010      	beq.n	8003eee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691a      	ldr	r2, [r3, #16]
 8003ed0:	4b7b      	ldr	r3, [pc, #492]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d908      	bls.n	8003eee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003edc:	4b78      	ldr	r3, [pc, #480]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	4975      	ldr	r1, [pc, #468]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d010      	beq.n	8003f1c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	695a      	ldr	r2, [r3, #20]
 8003efe:	4b70      	ldr	r3, [pc, #448]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d908      	bls.n	8003f1c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f0a:	4b6d      	ldr	r3, [pc, #436]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	496a      	ldr	r1, [pc, #424]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d010      	beq.n	8003f4a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	699a      	ldr	r2, [r3, #24]
 8003f2c:	4b64      	ldr	r3, [pc, #400]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f2e:	69db      	ldr	r3, [r3, #28]
 8003f30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d908      	bls.n	8003f4a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003f38:	4b61      	ldr	r3, [pc, #388]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	495e      	ldr	r1, [pc, #376]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0320 	and.w	r3, r3, #32
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d010      	beq.n	8003f78 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	69da      	ldr	r2, [r3, #28]
 8003f5a:	4b59      	ldr	r3, [pc, #356]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d908      	bls.n	8003f78 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003f66:	4b56      	ldr	r3, [pc, #344]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f68:	6a1b      	ldr	r3, [r3, #32]
 8003f6a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	4953      	ldr	r1, [pc, #332]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d010      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68da      	ldr	r2, [r3, #12]
 8003f88:	4b4d      	ldr	r3, [pc, #308]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f003 030f 	and.w	r3, r3, #15
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d908      	bls.n	8003fa6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f94:	4b4a      	ldr	r3, [pc, #296]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	f023 020f 	bic.w	r2, r3, #15
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	4947      	ldr	r1, [pc, #284]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d055      	beq.n	800405e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003fb2:	4b43      	ldr	r3, [pc, #268]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	4940      	ldr	r1, [pc, #256]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d107      	bne.n	8003fdc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fcc:	4b3c      	ldr	r3, [pc, #240]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d121      	bne.n	800401c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0f6      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	2b03      	cmp	r3, #3
 8003fe2:	d107      	bne.n	8003ff4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fe4:	4b36      	ldr	r3, [pc, #216]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d115      	bne.n	800401c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0ea      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d107      	bne.n	800400c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ffc:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004004:	2b00      	cmp	r3, #0
 8004006:	d109      	bne.n	800401c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0de      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800400c:	4b2c      	ldr	r3, [pc, #176]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0304 	and.w	r3, r3, #4
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e0d6      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800401c:	4b28      	ldr	r3, [pc, #160]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f023 0207 	bic.w	r2, r3, #7
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	4925      	ldr	r1, [pc, #148]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 800402a:	4313      	orrs	r3, r2
 800402c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402e:	f7fe ffeb 	bl	8003008 <HAL_GetTick>
 8004032:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004034:	e00a      	b.n	800404c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004036:	f7fe ffe7 	bl	8003008 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	f241 3288 	movw	r2, #5000	; 0x1388
 8004044:	4293      	cmp	r3, r2
 8004046:	d901      	bls.n	800404c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e0be      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800404c:	4b1c      	ldr	r3, [pc, #112]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	429a      	cmp	r2, r3
 800405c:	d1eb      	bne.n	8004036 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d010      	beq.n	800408c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	4b14      	ldr	r3, [pc, #80]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	429a      	cmp	r2, r3
 8004078:	d208      	bcs.n	800408c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800407a:	4b11      	ldr	r3, [pc, #68]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f023 020f 	bic.w	r2, r3, #15
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	490e      	ldr	r1, [pc, #56]	; (80040c0 <HAL_RCC_ClockConfig+0x244>)
 8004088:	4313      	orrs	r3, r2
 800408a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800408c:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 030f 	and.w	r3, r3, #15
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d214      	bcs.n	80040c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409a:	4b08      	ldr	r3, [pc, #32]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f023 020f 	bic.w	r2, r3, #15
 80040a2:	4906      	ldr	r1, [pc, #24]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040aa:	4b04      	ldr	r3, [pc, #16]	; (80040bc <HAL_RCC_ClockConfig+0x240>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d005      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e086      	b.n	80041ca <HAL_RCC_ClockConfig+0x34e>
 80040bc:	52002000 	.word	0x52002000
 80040c0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d010      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	4b3f      	ldr	r3, [pc, #252]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80040dc:	429a      	cmp	r2, r3
 80040de:	d208      	bcs.n	80040f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80040e0:	4b3c      	ldr	r3, [pc, #240]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 80040e2:	699b      	ldr	r3, [r3, #24]
 80040e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	4939      	ldr	r1, [pc, #228]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0308 	and.w	r3, r3, #8
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d010      	beq.n	8004120 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695a      	ldr	r2, [r3, #20]
 8004102:	4b34      	ldr	r3, [pc, #208]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800410a:	429a      	cmp	r2, r3
 800410c:	d208      	bcs.n	8004120 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800410e:	4b31      	ldr	r3, [pc, #196]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	492e      	ldr	r1, [pc, #184]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 800411c:	4313      	orrs	r3, r2
 800411e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0310 	and.w	r3, r3, #16
 8004128:	2b00      	cmp	r3, #0
 800412a:	d010      	beq.n	800414e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	699a      	ldr	r2, [r3, #24]
 8004130:	4b28      	ldr	r3, [pc, #160]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004138:	429a      	cmp	r2, r3
 800413a:	d208      	bcs.n	800414e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800413c:	4b25      	ldr	r3, [pc, #148]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	4922      	ldr	r1, [pc, #136]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 800414a:	4313      	orrs	r3, r2
 800414c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d010      	beq.n	800417c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	69da      	ldr	r2, [r3, #28]
 800415e:	4b1d      	ldr	r3, [pc, #116]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004166:	429a      	cmp	r2, r3
 8004168:	d208      	bcs.n	800417c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800416a:	4b1a      	ldr	r3, [pc, #104]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	4917      	ldr	r1, [pc, #92]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 8004178:	4313      	orrs	r3, r2
 800417a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800417c:	f000 f834 	bl	80041e8 <HAL_RCC_GetSysClockFreq>
 8004180:	4602      	mov	r2, r0
 8004182:	4b14      	ldr	r3, [pc, #80]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	0a1b      	lsrs	r3, r3, #8
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	4912      	ldr	r1, [pc, #72]	; (80041d8 <HAL_RCC_ClockConfig+0x35c>)
 800418e:	5ccb      	ldrb	r3, [r1, r3]
 8004190:	f003 031f 	and.w	r3, r3, #31
 8004194:	fa22 f303 	lsr.w	r3, r2, r3
 8004198:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800419a:	4b0e      	ldr	r3, [pc, #56]	; (80041d4 <HAL_RCC_ClockConfig+0x358>)
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	4a0d      	ldr	r2, [pc, #52]	; (80041d8 <HAL_RCC_ClockConfig+0x35c>)
 80041a4:	5cd3      	ldrb	r3, [r2, r3]
 80041a6:	f003 031f 	and.w	r3, r3, #31
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	fa22 f303 	lsr.w	r3, r2, r3
 80041b0:	4a0a      	ldr	r2, [pc, #40]	; (80041dc <HAL_RCC_ClockConfig+0x360>)
 80041b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80041b4:	4a0a      	ldr	r2, [pc, #40]	; (80041e0 <HAL_RCC_ClockConfig+0x364>)
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80041ba:	4b0a      	ldr	r3, [pc, #40]	; (80041e4 <HAL_RCC_ClockConfig+0x368>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fe fed8 	bl	8002f74 <HAL_InitTick>
 80041c4:	4603      	mov	r3, r0
 80041c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80041c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3718      	adds	r7, #24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	58024400 	.word	0x58024400
 80041d8:	0800f2fc 	.word	0x0800f2fc
 80041dc:	24000094 	.word	0x24000094
 80041e0:	24000090 	.word	0x24000090
 80041e4:	24000098 	.word	0x24000098

080041e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b089      	sub	sp, #36	; 0x24
 80041ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041ee:	4bb3      	ldr	r3, [pc, #716]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041f6:	2b18      	cmp	r3, #24
 80041f8:	f200 8155 	bhi.w	80044a6 <HAL_RCC_GetSysClockFreq+0x2be>
 80041fc:	a201      	add	r2, pc, #4	; (adr r2, 8004204 <HAL_RCC_GetSysClockFreq+0x1c>)
 80041fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004202:	bf00      	nop
 8004204:	08004269 	.word	0x08004269
 8004208:	080044a7 	.word	0x080044a7
 800420c:	080044a7 	.word	0x080044a7
 8004210:	080044a7 	.word	0x080044a7
 8004214:	080044a7 	.word	0x080044a7
 8004218:	080044a7 	.word	0x080044a7
 800421c:	080044a7 	.word	0x080044a7
 8004220:	080044a7 	.word	0x080044a7
 8004224:	0800428f 	.word	0x0800428f
 8004228:	080044a7 	.word	0x080044a7
 800422c:	080044a7 	.word	0x080044a7
 8004230:	080044a7 	.word	0x080044a7
 8004234:	080044a7 	.word	0x080044a7
 8004238:	080044a7 	.word	0x080044a7
 800423c:	080044a7 	.word	0x080044a7
 8004240:	080044a7 	.word	0x080044a7
 8004244:	08004295 	.word	0x08004295
 8004248:	080044a7 	.word	0x080044a7
 800424c:	080044a7 	.word	0x080044a7
 8004250:	080044a7 	.word	0x080044a7
 8004254:	080044a7 	.word	0x080044a7
 8004258:	080044a7 	.word	0x080044a7
 800425c:	080044a7 	.word	0x080044a7
 8004260:	080044a7 	.word	0x080044a7
 8004264:	0800429b 	.word	0x0800429b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004268:	4b94      	ldr	r3, [pc, #592]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0320 	and.w	r3, r3, #32
 8004270:	2b00      	cmp	r3, #0
 8004272:	d009      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004274:	4b91      	ldr	r3, [pc, #580]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	08db      	lsrs	r3, r3, #3
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	4a90      	ldr	r2, [pc, #576]	; (80044c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004280:	fa22 f303 	lsr.w	r3, r2, r3
 8004284:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004286:	e111      	b.n	80044ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004288:	4b8d      	ldr	r3, [pc, #564]	; (80044c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800428a:	61bb      	str	r3, [r7, #24]
      break;
 800428c:	e10e      	b.n	80044ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800428e:	4b8d      	ldr	r3, [pc, #564]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004290:	61bb      	str	r3, [r7, #24]
      break;
 8004292:	e10b      	b.n	80044ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004294:	4b8c      	ldr	r3, [pc, #560]	; (80044c8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004296:	61bb      	str	r3, [r7, #24]
      break;
 8004298:	e108      	b.n	80044ac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800429a:	4b88      	ldr	r3, [pc, #544]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800429c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429e:	f003 0303 	and.w	r3, r3, #3
 80042a2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80042a4:	4b85      	ldr	r3, [pc, #532]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a8:	091b      	lsrs	r3, r3, #4
 80042aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042ae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80042b0:	4b82      	ldr	r3, [pc, #520]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042ba:	4b80      	ldr	r3, [pc, #512]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042be:	08db      	lsrs	r3, r3, #3
 80042c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	fb02 f303 	mul.w	r3, r2, r3
 80042ca:	ee07 3a90 	vmov	s15, r3
 80042ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 80e1 	beq.w	80044a0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	f000 8083 	beq.w	80043ec <HAL_RCC_GetSysClockFreq+0x204>
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	f200 80a1 	bhi.w	8004430 <HAL_RCC_GetSysClockFreq+0x248>
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d003      	beq.n	80042fc <HAL_RCC_GetSysClockFreq+0x114>
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d056      	beq.n	80043a8 <HAL_RCC_GetSysClockFreq+0x1c0>
 80042fa:	e099      	b.n	8004430 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042fc:	4b6f      	ldr	r3, [pc, #444]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b00      	cmp	r3, #0
 8004306:	d02d      	beq.n	8004364 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004308:	4b6c      	ldr	r3, [pc, #432]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	08db      	lsrs	r3, r3, #3
 800430e:	f003 0303 	and.w	r3, r3, #3
 8004312:	4a6b      	ldr	r2, [pc, #428]	; (80044c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004314:	fa22 f303 	lsr.w	r3, r2, r3
 8004318:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	ee07 3a90 	vmov	s15, r3
 8004320:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	ee07 3a90 	vmov	s15, r3
 800432a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800432e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004332:	4b62      	ldr	r3, [pc, #392]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800433a:	ee07 3a90 	vmov	s15, r3
 800433e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004342:	ed97 6a02 	vldr	s12, [r7, #8]
 8004346:	eddf 5a61 	vldr	s11, [pc, #388]	; 80044cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800434a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800434e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004352:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800435a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800435e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004362:	e087      	b.n	8004474 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	ee07 3a90 	vmov	s15, r3
 800436a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800436e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80044d0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004376:	4b51      	ldr	r3, [pc, #324]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800437e:	ee07 3a90 	vmov	s15, r3
 8004382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004386:	ed97 6a02 	vldr	s12, [r7, #8]
 800438a:	eddf 5a50 	vldr	s11, [pc, #320]	; 80044cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800438e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004396:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800439a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800439e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043a6:	e065      	b.n	8004474 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043b2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80044d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80043b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ba:	4b40      	ldr	r3, [pc, #256]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043c2:	ee07 3a90 	vmov	s15, r3
 80043c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80043ce:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80044cc <HAL_RCC_GetSysClockFreq+0x2e4>
 80043d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043ea:	e043      	b.n	8004474 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	ee07 3a90 	vmov	s15, r3
 80043f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043f6:	eddf 6a38 	vldr	s13, [pc, #224]	; 80044d8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80043fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043fe:	4b2f      	ldr	r3, [pc, #188]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004406:	ee07 3a90 	vmov	s15, r3
 800440a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800440e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004412:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80044cc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800441a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800441e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800442a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800442e:	e021      	b.n	8004474 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800443a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80044d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800443e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004442:	4b1e      	ldr	r3, [pc, #120]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004452:	ed97 6a02 	vldr	s12, [r7, #8]
 8004456:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80044cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800445a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800445e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004462:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800446a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800446e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004472:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004474:	4b11      	ldr	r3, [pc, #68]	; (80044bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004478:	0a5b      	lsrs	r3, r3, #9
 800447a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800447e:	3301      	adds	r3, #1
 8004480:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	ee07 3a90 	vmov	s15, r3
 8004488:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800448c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004490:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004494:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004498:	ee17 3a90 	vmov	r3, s15
 800449c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800449e:	e005      	b.n	80044ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	61bb      	str	r3, [r7, #24]
      break;
 80044a4:	e002      	b.n	80044ac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80044a6:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80044a8:	61bb      	str	r3, [r7, #24]
      break;
 80044aa:	bf00      	nop
  }

  return sysclockfreq;
 80044ac:	69bb      	ldr	r3, [r7, #24]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3724      	adds	r7, #36	; 0x24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	58024400 	.word	0x58024400
 80044c0:	03d09000 	.word	0x03d09000
 80044c4:	003d0900 	.word	0x003d0900
 80044c8:	017d7840 	.word	0x017d7840
 80044cc:	46000000 	.word	0x46000000
 80044d0:	4c742400 	.word	0x4c742400
 80044d4:	4a742400 	.word	0x4a742400
 80044d8:	4bbebc20 	.word	0x4bbebc20

080044dc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044e0:	b0c6      	sub	sp, #280	; 0x118
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044e8:	2300      	movs	r3, #0
 80044ea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044ee:	2300      	movs	r3, #0
 80044f0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8004500:	2500      	movs	r5, #0
 8004502:	ea54 0305 	orrs.w	r3, r4, r5
 8004506:	d049      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004508:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800450c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800450e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004512:	d02f      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004514:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004518:	d828      	bhi.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800451a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800451e:	d01a      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004520:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004524:	d822      	bhi.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800452a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800452e:	d007      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004530:	e01c      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004532:	4bab      	ldr	r3, [pc, #684]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004536:	4aaa      	ldr	r2, [pc, #680]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800453c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800453e:	e01a      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004540:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004544:	3308      	adds	r3, #8
 8004546:	2102      	movs	r1, #2
 8004548:	4618      	mov	r0, r3
 800454a:	f001 f967 	bl	800581c <RCCEx_PLL2_Config>
 800454e:	4603      	mov	r3, r0
 8004550:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004554:	e00f      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004556:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800455a:	3328      	adds	r3, #40	; 0x28
 800455c:	2102      	movs	r1, #2
 800455e:	4618      	mov	r0, r3
 8004560:	f001 fa0e 	bl	8005980 <RCCEx_PLL3_Config>
 8004564:	4603      	mov	r3, r0
 8004566:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800456a:	e004      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004572:	e000      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004576:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10a      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800457e:	4b98      	ldr	r3, [pc, #608]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004582:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004586:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800458a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800458c:	4a94      	ldr	r2, [pc, #592]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800458e:	430b      	orrs	r3, r1
 8004590:	6513      	str	r3, [r2, #80]	; 0x50
 8004592:	e003      	b.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004594:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004598:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800459c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a4:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80045a8:	f04f 0900 	mov.w	r9, #0
 80045ac:	ea58 0309 	orrs.w	r3, r8, r9
 80045b0:	d047      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80045b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b8:	2b04      	cmp	r3, #4
 80045ba:	d82a      	bhi.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80045bc:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	080045d9 	.word	0x080045d9
 80045c8:	080045e7 	.word	0x080045e7
 80045cc:	080045fd 	.word	0x080045fd
 80045d0:	0800461b 	.word	0x0800461b
 80045d4:	0800461b 	.word	0x0800461b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045d8:	4b81      	ldr	r3, [pc, #516]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045dc:	4a80      	ldr	r2, [pc, #512]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045e4:	e01a      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045ea:	3308      	adds	r3, #8
 80045ec:	2100      	movs	r1, #0
 80045ee:	4618      	mov	r0, r3
 80045f0:	f001 f914 	bl	800581c <RCCEx_PLL2_Config>
 80045f4:	4603      	mov	r3, r0
 80045f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045fa:	e00f      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004600:	3328      	adds	r3, #40	; 0x28
 8004602:	2100      	movs	r1, #0
 8004604:	4618      	mov	r0, r3
 8004606:	f001 f9bb 	bl	8005980 <RCCEx_PLL3_Config>
 800460a:	4603      	mov	r3, r0
 800460c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004610:	e004      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004618:	e000      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800461a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800461c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10a      	bne.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004624:	4b6e      	ldr	r3, [pc, #440]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004626:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004628:	f023 0107 	bic.w	r1, r3, #7
 800462c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004632:	4a6b      	ldr	r2, [pc, #428]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004634:	430b      	orrs	r3, r1
 8004636:	6513      	str	r3, [r2, #80]	; 0x50
 8004638:	e003      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800463a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800463e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004642:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464a:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800464e:	f04f 0b00 	mov.w	fp, #0
 8004652:	ea5a 030b 	orrs.w	r3, sl, fp
 8004656:	d05b      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004658:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800465c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004660:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8004664:	d03b      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004666:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800466a:	d834      	bhi.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800466c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004670:	d037      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004672:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004676:	d82e      	bhi.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004678:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800467c:	d033      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800467e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004682:	d828      	bhi.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004684:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004688:	d01a      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800468a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800468e:	d822      	bhi.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004694:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004698:	d007      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800469a:	e01c      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800469c:	4b50      	ldr	r3, [pc, #320]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800469e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a0:	4a4f      	ldr	r2, [pc, #316]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046a8:	e01e      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046ae:	3308      	adds	r3, #8
 80046b0:	2100      	movs	r1, #0
 80046b2:	4618      	mov	r0, r3
 80046b4:	f001 f8b2 	bl	800581c <RCCEx_PLL2_Config>
 80046b8:	4603      	mov	r3, r0
 80046ba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80046be:	e013      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046c4:	3328      	adds	r3, #40	; 0x28
 80046c6:	2100      	movs	r1, #0
 80046c8:	4618      	mov	r0, r3
 80046ca:	f001 f959 	bl	8005980 <RCCEx_PLL3_Config>
 80046ce:	4603      	mov	r3, r0
 80046d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046d4:	e008      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80046dc:	e004      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80046de:	bf00      	nop
 80046e0:	e002      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80046e2:	bf00      	nop
 80046e4:	e000      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80046e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10b      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80046f0:	4b3b      	ldr	r3, [pc, #236]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f4:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80046f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004700:	4a37      	ldr	r2, [pc, #220]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004702:	430b      	orrs	r3, r1
 8004704:	6593      	str	r3, [r2, #88]	; 0x58
 8004706:	e003      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004708:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800470c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004710:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004718:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800471c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004720:	2300      	movs	r3, #0
 8004722:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004726:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800472a:	460b      	mov	r3, r1
 800472c:	4313      	orrs	r3, r2
 800472e:	d05d      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004730:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004734:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004738:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800473c:	d03b      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800473e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004742:	d834      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004744:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004748:	d037      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800474a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800474e:	d82e      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004750:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004754:	d033      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004756:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800475a:	d828      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800475c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004760:	d01a      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004762:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004766:	d822      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800476c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004770:	d007      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004772:	e01c      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004774:	4b1a      	ldr	r3, [pc, #104]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004778:	4a19      	ldr	r2, [pc, #100]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800477a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800477e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004780:	e01e      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004782:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004786:	3308      	adds	r3, #8
 8004788:	2100      	movs	r1, #0
 800478a:	4618      	mov	r0, r3
 800478c:	f001 f846 	bl	800581c <RCCEx_PLL2_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004796:	e013      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004798:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800479c:	3328      	adds	r3, #40	; 0x28
 800479e:	2100      	movs	r1, #0
 80047a0:	4618      	mov	r0, r3
 80047a2:	f001 f8ed 	bl	8005980 <RCCEx_PLL3_Config>
 80047a6:	4603      	mov	r3, r0
 80047a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047ac:	e008      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80047b4:	e004      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80047b6:	bf00      	nop
 80047b8:	e002      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80047ba:	bf00      	nop
 80047bc:	e000      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80047be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047c0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10d      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80047ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047cc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80047d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80047d8:	4a01      	ldr	r2, [pc, #4]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80047da:	430b      	orrs	r3, r1
 80047dc:	6593      	str	r3, [r2, #88]	; 0x58
 80047de:	e005      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x310>
 80047e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80047e8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80047ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80047f8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80047fc:	2300      	movs	r3, #0
 80047fe:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004802:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8004806:	460b      	mov	r3, r1
 8004808:	4313      	orrs	r3, r2
 800480a:	d03a      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800480c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004812:	2b30      	cmp	r3, #48	; 0x30
 8004814:	d01f      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004816:	2b30      	cmp	r3, #48	; 0x30
 8004818:	d819      	bhi.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800481a:	2b20      	cmp	r3, #32
 800481c:	d00c      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800481e:	2b20      	cmp	r3, #32
 8004820:	d815      	bhi.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004822:	2b00      	cmp	r3, #0
 8004824:	d019      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004826:	2b10      	cmp	r3, #16
 8004828:	d111      	bne.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800482a:	4baa      	ldr	r3, [pc, #680]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800482c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482e:	4aa9      	ldr	r2, [pc, #676]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004834:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004836:	e011      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004838:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800483c:	3308      	adds	r3, #8
 800483e:	2102      	movs	r1, #2
 8004840:	4618      	mov	r0, r3
 8004842:	f000 ffeb 	bl	800581c <RCCEx_PLL2_Config>
 8004846:	4603      	mov	r3, r0
 8004848:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800484c:	e006      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004854:	e002      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004856:	bf00      	nop
 8004858:	e000      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800485a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800485c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10a      	bne.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004864:	4b9b      	ldr	r3, [pc, #620]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004868:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800486c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004872:	4a98      	ldr	r2, [pc, #608]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004874:	430b      	orrs	r3, r1
 8004876:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004878:	e003      	b.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800487a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800487e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800488e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004892:	2300      	movs	r3, #0
 8004894:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8004898:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800489c:	460b      	mov	r3, r1
 800489e:	4313      	orrs	r3, r2
 80048a0:	d051      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80048a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048ac:	d035      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80048ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048b2:	d82e      	bhi.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80048b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80048b8:	d031      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x442>
 80048ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80048be:	d828      	bhi.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80048c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048c4:	d01a      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x420>
 80048c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048ca:	d822      	bhi.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80048d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048d4:	d007      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80048d6:	e01c      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048d8:	4b7e      	ldr	r3, [pc, #504]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80048da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048dc:	4a7d      	ldr	r2, [pc, #500]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80048de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80048e4:	e01c      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048ea:	3308      	adds	r3, #8
 80048ec:	2100      	movs	r1, #0
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 ff94 	bl	800581c <RCCEx_PLL2_Config>
 80048f4:	4603      	mov	r3, r0
 80048f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80048fa:	e011      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004900:	3328      	adds	r3, #40	; 0x28
 8004902:	2100      	movs	r1, #0
 8004904:	4618      	mov	r0, r3
 8004906:	f001 f83b 	bl	8005980 <RCCEx_PLL3_Config>
 800490a:	4603      	mov	r3, r0
 800490c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004910:	e006      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004918:	e002      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800491a:	bf00      	nop
 800491c:	e000      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800491e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004920:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10a      	bne.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004928:	4b6a      	ldr	r3, [pc, #424]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800492a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800492c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8004930:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004936:	4a67      	ldr	r2, [pc, #412]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004938:	430b      	orrs	r3, r1
 800493a:	6513      	str	r3, [r2, #80]	; 0x50
 800493c:	e003      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800493e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004942:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004946:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800494a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8004952:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004956:	2300      	movs	r3, #0
 8004958:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800495c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8004960:	460b      	mov	r3, r1
 8004962:	4313      	orrs	r3, r2
 8004964:	d053      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004966:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800496a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800496c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004970:	d033      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004972:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004976:	d82c      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004978:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800497c:	d02f      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x502>
 800497e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004982:	d826      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004984:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004988:	d02b      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800498a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800498e:	d820      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004990:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004994:	d012      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004996:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800499a:	d81a      	bhi.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800499c:	2b00      	cmp	r3, #0
 800499e:	d022      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80049a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a4:	d115      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049aa:	3308      	adds	r3, #8
 80049ac:	2101      	movs	r1, #1
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 ff34 	bl	800581c <RCCEx_PLL2_Config>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80049ba:	e015      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049c0:	3328      	adds	r3, #40	; 0x28
 80049c2:	2101      	movs	r1, #1
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 ffdb 	bl	8005980 <RCCEx_PLL3_Config>
 80049ca:	4603      	mov	r3, r0
 80049cc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80049d0:	e00a      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80049d8:	e006      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80049da:	bf00      	nop
 80049dc:	e004      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80049de:	bf00      	nop
 80049e0:	e002      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80049e2:	bf00      	nop
 80049e4:	e000      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80049e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10a      	bne.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80049f0:	4b38      	ldr	r3, [pc, #224]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049f4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80049f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049fe:	4a35      	ldr	r2, [pc, #212]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a00:	430b      	orrs	r3, r1
 8004a02:	6513      	str	r3, [r2, #80]	; 0x50
 8004a04:	e003      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a06:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004a0a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a16:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8004a1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004a24:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a28:	460b      	mov	r3, r1
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	d058      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004a2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004a36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a3a:	d033      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004a3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a40:	d82c      	bhi.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a46:	d02f      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a4c:	d826      	bhi.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004a4e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004a52:	d02b      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004a54:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004a58:	d820      	bhi.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004a5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a5e:	d012      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004a60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a64:	d81a      	bhi.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d022      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004a6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a6e:	d115      	bne.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a74:	3308      	adds	r3, #8
 8004a76:	2101      	movs	r1, #1
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 fecf 	bl	800581c <RCCEx_PLL2_Config>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004a84:	e015      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a8a:	3328      	adds	r3, #40	; 0x28
 8004a8c:	2101      	movs	r1, #1
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 ff76 	bl	8005980 <RCCEx_PLL3_Config>
 8004a94:	4603      	mov	r3, r0
 8004a96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004a9a:	e00a      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004aa2:	e006      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004aa4:	bf00      	nop
 8004aa6:	e004      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004aa8:	bf00      	nop
 8004aaa:	e002      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004aac:	bf00      	nop
 8004aae:	e000      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ab2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10e      	bne.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004aba:	4b06      	ldr	r3, [pc, #24]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004abe:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ac6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004aca:	4a02      	ldr	r2, [pc, #8]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004acc:	430b      	orrs	r3, r1
 8004ace:	6593      	str	r3, [r2, #88]	; 0x58
 8004ad0:	e006      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004ad2:	bf00      	nop
 8004ad4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004adc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8004aec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004af0:	2300      	movs	r3, #0
 8004af2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004af6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4313      	orrs	r3, r2
 8004afe:	d037      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b0a:	d00e      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004b0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b10:	d816      	bhi.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d018      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004b16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b1a:	d111      	bne.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b1c:	4bc4      	ldr	r3, [pc, #784]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b20:	4ac3      	ldr	r2, [pc, #780]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b26:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b28:	e00f      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b2e:	3308      	adds	r3, #8
 8004b30:	2101      	movs	r1, #1
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fe72 	bl	800581c <RCCEx_PLL2_Config>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b3e:	e004      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004b46:	e000      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004b48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b4a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d10a      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b52:	4bb7      	ldr	r3, [pc, #732]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b56:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8004b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b60:	4ab3      	ldr	r2, [pc, #716]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b62:	430b      	orrs	r3, r1
 8004b64:	6513      	str	r3, [r2, #80]	; 0x50
 8004b66:	e003      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b68:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004b6c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b78:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8004b7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b80:	2300      	movs	r3, #0
 8004b82:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004b86:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	d039      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b96:	2b03      	cmp	r3, #3
 8004b98:	d81c      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004b9a:	a201      	add	r2, pc, #4	; (adr r2, 8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba0:	08004bdd 	.word	0x08004bdd
 8004ba4:	08004bb1 	.word	0x08004bb1
 8004ba8:	08004bbf 	.word	0x08004bbf
 8004bac:	08004bdd 	.word	0x08004bdd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bb0:	4b9f      	ldr	r3, [pc, #636]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb4:	4a9e      	ldr	r2, [pc, #632]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004bbc:	e00f      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004bbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	2102      	movs	r1, #2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 fe28 	bl	800581c <RCCEx_PLL2_Config>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004bd2:	e004      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004bda:	e000      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bde:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10a      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004be6:	4b92      	ldr	r3, [pc, #584]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bea:	f023 0103 	bic.w	r1, r3, #3
 8004bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf4:	4a8e      	ldr	r2, [pc, #568]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bf6:	430b      	orrs	r3, r1
 8004bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bfa:	e003      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bfc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004c00:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004c10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c14:	2300      	movs	r3, #0
 8004c16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c1a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f000 8099 	beq.w	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c26:	4b83      	ldr	r3, [pc, #524]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a82      	ldr	r2, [pc, #520]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c32:	f7fe f9e9 	bl	8003008 <HAL_GetTick>
 8004c36:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c3a:	e00b      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c3c:	f7fe f9e4 	bl	8003008 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b64      	cmp	r3, #100	; 0x64
 8004c4a:	d903      	bls.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004c52:	e005      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c54:	4b77      	ldr	r3, [pc, #476]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d0ed      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004c60:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d173      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004c68:	4b71      	ldr	r3, [pc, #452]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c6a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004c74:	4053      	eors	r3, r2
 8004c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d015      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c7e:	4b6c      	ldr	r3, [pc, #432]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c86:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c8a:	4b69      	ldr	r3, [pc, #420]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8e:	4a68      	ldr	r2, [pc, #416]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c94:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c96:	4b66      	ldr	r3, [pc, #408]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9a:	4a65      	ldr	r2, [pc, #404]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ca0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004ca2:	4a63      	ldr	r2, [pc, #396]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ca8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cb6:	d118      	bne.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb8:	f7fe f9a6 	bl	8003008 <HAL_GetTick>
 8004cbc:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cc0:	e00d      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc2:	f7fe f9a1 	bl	8003008 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004ccc:	1ad2      	subs	r2, r2, r3
 8004cce:	f241 3388 	movw	r3, #5000	; 0x1388
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d903      	bls.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 8004cdc:	e005      	b.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cde:	4b54      	ldr	r3, [pc, #336]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce2:	f003 0302 	and.w	r3, r3, #2
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d0eb      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004cea:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d129      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004cfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cfe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d02:	d10e      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004d04:	4b4a      	ldr	r3, [pc, #296]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8004d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d10:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d14:	091a      	lsrs	r2, r3, #4
 8004d16:	4b48      	ldr	r3, [pc, #288]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004d18:	4013      	ands	r3, r2
 8004d1a:	4a45      	ldr	r2, [pc, #276]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	6113      	str	r3, [r2, #16]
 8004d20:	e005      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004d22:	4b43      	ldr	r3, [pc, #268]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	4a42      	ldr	r2, [pc, #264]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d28:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004d2c:	6113      	str	r3, [r2, #16]
 8004d2e:	4b40      	ldr	r3, [pc, #256]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d30:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004d32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d3e:	4a3c      	ldr	r2, [pc, #240]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6713      	str	r3, [r2, #112]	; 0x70
 8004d44:	e008      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d46:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004d4a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8004d4e:	e003      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d50:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004d54:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f002 0301 	and.w	r3, r2, #1
 8004d64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d68:	2300      	movs	r3, #0
 8004d6a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004d6e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004d72:	460b      	mov	r3, r1
 8004d74:	4313      	orrs	r3, r2
 8004d76:	f000 808f 	beq.w	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d80:	2b28      	cmp	r3, #40	; 0x28
 8004d82:	d871      	bhi.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004d84:	a201      	add	r2, pc, #4	; (adr r2, 8004d8c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8a:	bf00      	nop
 8004d8c:	08004e71 	.word	0x08004e71
 8004d90:	08004e69 	.word	0x08004e69
 8004d94:	08004e69 	.word	0x08004e69
 8004d98:	08004e69 	.word	0x08004e69
 8004d9c:	08004e69 	.word	0x08004e69
 8004da0:	08004e69 	.word	0x08004e69
 8004da4:	08004e69 	.word	0x08004e69
 8004da8:	08004e69 	.word	0x08004e69
 8004dac:	08004e3d 	.word	0x08004e3d
 8004db0:	08004e69 	.word	0x08004e69
 8004db4:	08004e69 	.word	0x08004e69
 8004db8:	08004e69 	.word	0x08004e69
 8004dbc:	08004e69 	.word	0x08004e69
 8004dc0:	08004e69 	.word	0x08004e69
 8004dc4:	08004e69 	.word	0x08004e69
 8004dc8:	08004e69 	.word	0x08004e69
 8004dcc:	08004e53 	.word	0x08004e53
 8004dd0:	08004e69 	.word	0x08004e69
 8004dd4:	08004e69 	.word	0x08004e69
 8004dd8:	08004e69 	.word	0x08004e69
 8004ddc:	08004e69 	.word	0x08004e69
 8004de0:	08004e69 	.word	0x08004e69
 8004de4:	08004e69 	.word	0x08004e69
 8004de8:	08004e69 	.word	0x08004e69
 8004dec:	08004e71 	.word	0x08004e71
 8004df0:	08004e69 	.word	0x08004e69
 8004df4:	08004e69 	.word	0x08004e69
 8004df8:	08004e69 	.word	0x08004e69
 8004dfc:	08004e69 	.word	0x08004e69
 8004e00:	08004e69 	.word	0x08004e69
 8004e04:	08004e69 	.word	0x08004e69
 8004e08:	08004e69 	.word	0x08004e69
 8004e0c:	08004e71 	.word	0x08004e71
 8004e10:	08004e69 	.word	0x08004e69
 8004e14:	08004e69 	.word	0x08004e69
 8004e18:	08004e69 	.word	0x08004e69
 8004e1c:	08004e69 	.word	0x08004e69
 8004e20:	08004e69 	.word	0x08004e69
 8004e24:	08004e69 	.word	0x08004e69
 8004e28:	08004e69 	.word	0x08004e69
 8004e2c:	08004e71 	.word	0x08004e71
 8004e30:	58024400 	.word	0x58024400
 8004e34:	58024800 	.word	0x58024800
 8004e38:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e40:	3308      	adds	r3, #8
 8004e42:	2101      	movs	r1, #1
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 fce9 	bl	800581c <RCCEx_PLL2_Config>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004e50:	e00f      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e56:	3328      	adds	r3, #40	; 0x28
 8004e58:	2101      	movs	r1, #1
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f000 fd90 	bl	8005980 <RCCEx_PLL3_Config>
 8004e60:	4603      	mov	r3, r0
 8004e62:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004e66:	e004      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004e6e:	e000      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e72:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10a      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004e7a:	4bbf      	ldr	r3, [pc, #764]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e7e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8004e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e88:	4abb      	ldr	r2, [pc, #748]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e8a:	430b      	orrs	r3, r1
 8004e8c:	6553      	str	r3, [r2, #84]	; 0x54
 8004e8e:	e003      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e90:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e94:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea0:	f002 0302 	and.w	r3, r2, #2
 8004ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004eae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	d041      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ebc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	d824      	bhi.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004ec2:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	08004f15 	.word	0x08004f15
 8004ecc:	08004ee1 	.word	0x08004ee1
 8004ed0:	08004ef7 	.word	0x08004ef7
 8004ed4:	08004f15 	.word	0x08004f15
 8004ed8:	08004f15 	.word	0x08004f15
 8004edc:	08004f15 	.word	0x08004f15
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ee4:	3308      	adds	r3, #8
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 fc97 	bl	800581c <RCCEx_PLL2_Config>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004ef4:	e00f      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004efa:	3328      	adds	r3, #40	; 0x28
 8004efc:	2101      	movs	r1, #1
 8004efe:	4618      	mov	r0, r3
 8004f00:	f000 fd3e 	bl	8005980 <RCCEx_PLL3_Config>
 8004f04:	4603      	mov	r3, r0
 8004f06:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f0a:	e004      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004f12:	e000      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f16:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10a      	bne.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004f1e:	4b96      	ldr	r3, [pc, #600]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f22:	f023 0107 	bic.w	r1, r3, #7
 8004f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f2c:	4a92      	ldr	r2, [pc, #584]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004f2e:	430b      	orrs	r3, r1
 8004f30:	6553      	str	r3, [r2, #84]	; 0x54
 8004f32:	e003      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f34:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004f38:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f002 0304 	and.w	r3, r2, #4
 8004f48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004f52:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f56:	460b      	mov	r3, r1
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	d044      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f64:	2b05      	cmp	r3, #5
 8004f66:	d825      	bhi.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004f68:	a201      	add	r2, pc, #4	; (adr r2, 8004f70 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6e:	bf00      	nop
 8004f70:	08004fbd 	.word	0x08004fbd
 8004f74:	08004f89 	.word	0x08004f89
 8004f78:	08004f9f 	.word	0x08004f9f
 8004f7c:	08004fbd 	.word	0x08004fbd
 8004f80:	08004fbd 	.word	0x08004fbd
 8004f84:	08004fbd 	.word	0x08004fbd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f8c:	3308      	adds	r3, #8
 8004f8e:	2101      	movs	r1, #1
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 fc43 	bl	800581c <RCCEx_PLL2_Config>
 8004f96:	4603      	mov	r3, r0
 8004f98:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004f9c:	e00f      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fa2:	3328      	adds	r3, #40	; 0x28
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 fcea 	bl	8005980 <RCCEx_PLL3_Config>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004fb2:	e004      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004fba:	e000      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004fbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fbe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10b      	bne.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fc6:	4b6c      	ldr	r3, [pc, #432]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fca:	f023 0107 	bic.w	r1, r3, #7
 8004fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd6:	4a68      	ldr	r2, [pc, #416]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004fd8:	430b      	orrs	r3, r1
 8004fda:	6593      	str	r3, [r2, #88]	; 0x58
 8004fdc:	e003      	b.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fde:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004fe2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fee:	f002 0320 	and.w	r3, r2, #32
 8004ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004ffc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8005000:	460b      	mov	r3, r1
 8005002:	4313      	orrs	r3, r2
 8005004:	d055      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005006:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800500a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800500e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005012:	d033      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005014:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005018:	d82c      	bhi.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800501a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800501e:	d02f      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005020:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005024:	d826      	bhi.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005026:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800502a:	d02b      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800502c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005030:	d820      	bhi.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005032:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005036:	d012      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8005038:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800503c:	d81a      	bhi.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800503e:	2b00      	cmp	r3, #0
 8005040:	d022      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005042:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005046:	d115      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005048:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800504c:	3308      	adds	r3, #8
 800504e:	2100      	movs	r1, #0
 8005050:	4618      	mov	r0, r3
 8005052:	f000 fbe3 	bl	800581c <RCCEx_PLL2_Config>
 8005056:	4603      	mov	r3, r0
 8005058:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800505c:	e015      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800505e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005062:	3328      	adds	r3, #40	; 0x28
 8005064:	2102      	movs	r1, #2
 8005066:	4618      	mov	r0, r3
 8005068:	f000 fc8a 	bl	8005980 <RCCEx_PLL3_Config>
 800506c:	4603      	mov	r3, r0
 800506e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005072:	e00a      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800507a:	e006      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800507c:	bf00      	nop
 800507e:	e004      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005080:	bf00      	nop
 8005082:	e002      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005084:	bf00      	nop
 8005086:	e000      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005088:	bf00      	nop
    }

    if (ret == HAL_OK)
 800508a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10b      	bne.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005092:	4b39      	ldr	r3, [pc, #228]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005096:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800509a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800509e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050a2:	4a35      	ldr	r2, [pc, #212]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80050a4:	430b      	orrs	r3, r1
 80050a6:	6553      	str	r3, [r2, #84]	; 0x54
 80050a8:	e003      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050aa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80050ae:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80050b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80050b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ba:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80050be:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80050c2:	2300      	movs	r3, #0
 80050c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80050c8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80050cc:	460b      	mov	r3, r1
 80050ce:	4313      	orrs	r3, r2
 80050d0:	d058      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80050d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80050d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80050da:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80050de:	d033      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80050e0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80050e4:	d82c      	bhi.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80050e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ea:	d02f      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80050ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050f0:	d826      	bhi.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80050f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050f6:	d02b      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80050f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050fc:	d820      	bhi.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80050fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005102:	d012      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005104:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005108:	d81a      	bhi.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d022      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800510e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005112:	d115      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005114:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005118:	3308      	adds	r3, #8
 800511a:	2100      	movs	r1, #0
 800511c:	4618      	mov	r0, r3
 800511e:	f000 fb7d 	bl	800581c <RCCEx_PLL2_Config>
 8005122:	4603      	mov	r3, r0
 8005124:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005128:	e015      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800512a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800512e:	3328      	adds	r3, #40	; 0x28
 8005130:	2102      	movs	r1, #2
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fc24 	bl	8005980 <RCCEx_PLL3_Config>
 8005138:	4603      	mov	r3, r0
 800513a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800513e:	e00a      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8005146:	e006      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005148:	bf00      	nop
 800514a:	e004      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800514c:	bf00      	nop
 800514e:	e002      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005150:	bf00      	nop
 8005152:	e000      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005156:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10e      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800515e:	4b06      	ldr	r3, [pc, #24]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005162:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8005166:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800516a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800516e:	4a02      	ldr	r2, [pc, #8]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005170:	430b      	orrs	r3, r1
 8005172:	6593      	str	r3, [r2, #88]	; 0x58
 8005174:	e006      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8005176:	bf00      	nop
 8005178:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005180:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005184:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8005190:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005194:	2300      	movs	r3, #0
 8005196:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800519a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800519e:	460b      	mov	r3, r1
 80051a0:	4313      	orrs	r3, r2
 80051a2:	d055      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80051a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80051a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80051ac:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80051b0:	d033      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80051b2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80051b6:	d82c      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80051b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051bc:	d02f      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80051be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051c2:	d826      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80051c4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80051c8:	d02b      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80051ca:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80051ce:	d820      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80051d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051d4:	d012      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80051d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051da:	d81a      	bhi.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d022      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80051e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051e4:	d115      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80051ea:	3308      	adds	r3, #8
 80051ec:	2100      	movs	r1, #0
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 fb14 	bl	800581c <RCCEx_PLL2_Config>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80051fa:	e015      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005200:	3328      	adds	r3, #40	; 0x28
 8005202:	2102      	movs	r1, #2
 8005204:	4618      	mov	r0, r3
 8005206:	f000 fbbb 	bl	8005980 <RCCEx_PLL3_Config>
 800520a:	4603      	mov	r3, r0
 800520c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005210:	e00a      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8005218:	e006      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800521a:	bf00      	nop
 800521c:	e004      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800521e:	bf00      	nop
 8005220:	e002      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005222:	bf00      	nop
 8005224:	e000      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005228:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10b      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005230:	4ba0      	ldr	r3, [pc, #640]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005234:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8005238:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800523c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005240:	4a9c      	ldr	r2, [pc, #624]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005242:	430b      	orrs	r3, r1
 8005244:	6593      	str	r3, [r2, #88]	; 0x58
 8005246:	e003      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800524c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005250:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f002 0308 	and.w	r3, r2, #8
 800525c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005260:	2300      	movs	r3, #0
 8005262:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005266:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800526a:	460b      	mov	r3, r1
 800526c:	4313      	orrs	r3, r2
 800526e:	d01e      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8005270:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005274:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005278:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800527c:	d10c      	bne.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800527e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005282:	3328      	adds	r3, #40	; 0x28
 8005284:	2102      	movs	r1, #2
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fb7a 	bl	8005980 <RCCEx_PLL3_Config>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d002      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005298:	4b86      	ldr	r3, [pc, #536]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800529a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800529c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052a8:	4a82      	ldr	r2, [pc, #520]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052aa:	430b      	orrs	r3, r1
 80052ac:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80052ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b6:	f002 0310 	and.w	r3, r2, #16
 80052ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052be:	2300      	movs	r3, #0
 80052c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80052c4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80052c8:	460b      	mov	r3, r1
 80052ca:	4313      	orrs	r3, r2
 80052cc:	d01e      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80052ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052da:	d10c      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052e0:	3328      	adds	r3, #40	; 0x28
 80052e2:	2102      	movs	r1, #2
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fb4b 	bl	8005980 <RCCEx_PLL3_Config>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d002      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80052f6:	4b6f      	ldr	r3, [pc, #444]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005302:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005306:	4a6b      	ldr	r2, [pc, #428]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005308:	430b      	orrs	r3, r1
 800530a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800530c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8005318:	67bb      	str	r3, [r7, #120]	; 0x78
 800531a:	2300      	movs	r3, #0
 800531c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800531e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8005322:	460b      	mov	r3, r1
 8005324:	4313      	orrs	r3, r2
 8005326:	d03e      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005328:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800532c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005330:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005334:	d022      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005336:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800533a:	d81b      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800533c:	2b00      	cmp	r3, #0
 800533e:	d003      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005344:	d00b      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8005346:	e015      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005348:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800534c:	3308      	adds	r3, #8
 800534e:	2100      	movs	r1, #0
 8005350:	4618      	mov	r0, r3
 8005352:	f000 fa63 	bl	800581c <RCCEx_PLL2_Config>
 8005356:	4603      	mov	r3, r0
 8005358:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800535c:	e00f      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800535e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005362:	3328      	adds	r3, #40	; 0x28
 8005364:	2102      	movs	r1, #2
 8005366:	4618      	mov	r0, r3
 8005368:	f000 fb0a 	bl	8005980 <RCCEx_PLL3_Config>
 800536c:	4603      	mov	r3, r0
 800536e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005372:	e004      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800537a:	e000      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800537c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10b      	bne.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005386:	4b4b      	ldr	r3, [pc, #300]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800538e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005392:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005396:	4a47      	ldr	r2, [pc, #284]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005398:	430b      	orrs	r3, r1
 800539a:	6593      	str	r3, [r2, #88]	; 0x58
 800539c:	e003      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80053a2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80053aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ae:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80053b2:	673b      	str	r3, [r7, #112]	; 0x70
 80053b4:	2300      	movs	r3, #0
 80053b6:	677b      	str	r3, [r7, #116]	; 0x74
 80053b8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80053bc:	460b      	mov	r3, r1
 80053be:	4313      	orrs	r3, r2
 80053c0:	d03b      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80053c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80053c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80053ce:	d01f      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80053d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80053d4:	d818      	bhi.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80053d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053da:	d003      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80053dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053e0:	d007      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80053e2:	e011      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053e4:	4b33      	ldr	r3, [pc, #204]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e8:	4a32      	ldr	r2, [pc, #200]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80053f0:	e00f      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80053f6:	3328      	adds	r3, #40	; 0x28
 80053f8:	2101      	movs	r1, #1
 80053fa:	4618      	mov	r0, r3
 80053fc:	f000 fac0 	bl	8005980 <RCCEx_PLL3_Config>
 8005400:	4603      	mov	r3, r0
 8005402:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8005406:	e004      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800540e:	e000      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005410:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005412:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10b      	bne.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800541a:	4b26      	ldr	r3, [pc, #152]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800541c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800541e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005422:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005426:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800542a:	4a22      	ldr	r2, [pc, #136]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800542c:	430b      	orrs	r3, r1
 800542e:	6553      	str	r3, [r2, #84]	; 0x54
 8005430:	e003      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005432:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005436:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800543a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005442:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8005446:	66bb      	str	r3, [r7, #104]	; 0x68
 8005448:	2300      	movs	r3, #0
 800544a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800544c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8005450:	460b      	mov	r3, r1
 8005452:	4313      	orrs	r3, r2
 8005454:	d034      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005456:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800545a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005464:	d007      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8005466:	e011      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005468:	4b12      	ldr	r3, [pc, #72]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800546a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546c:	4a11      	ldr	r2, [pc, #68]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800546e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005472:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005474:	e00e      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005476:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800547a:	3308      	adds	r3, #8
 800547c:	2102      	movs	r1, #2
 800547e:	4618      	mov	r0, r3
 8005480:	f000 f9cc 	bl	800581c <RCCEx_PLL2_Config>
 8005484:	4603      	mov	r3, r0
 8005486:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800548a:	e003      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8005492:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005494:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10d      	bne.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800549c:	4b05      	ldr	r3, [pc, #20]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800549e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80054a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80054a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054aa:	4a02      	ldr	r2, [pc, #8]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80054ac:	430b      	orrs	r3, r1
 80054ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80054b0:	e006      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80054b2:	bf00      	nop
 80054b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054b8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80054bc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80054c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80054c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80054cc:	663b      	str	r3, [r7, #96]	; 0x60
 80054ce:	2300      	movs	r3, #0
 80054d0:	667b      	str	r3, [r7, #100]	; 0x64
 80054d2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80054d6:	460b      	mov	r3, r1
 80054d8:	4313      	orrs	r3, r2
 80054da:	d00c      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80054dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80054e0:	3328      	adds	r3, #40	; 0x28
 80054e2:	2102      	movs	r1, #2
 80054e4:	4618      	mov	r0, r3
 80054e6:	f000 fa4b 	bl	8005980 <RCCEx_PLL3_Config>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d002      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80054f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8005502:	65bb      	str	r3, [r7, #88]	; 0x58
 8005504:	2300      	movs	r3, #0
 8005506:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005508:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800550c:	460b      	mov	r3, r1
 800550e:	4313      	orrs	r3, r2
 8005510:	d036      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005516:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005518:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800551c:	d018      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800551e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005522:	d811      	bhi.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005528:	d014      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800552a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800552e:	d80b      	bhi.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005530:	2b00      	cmp	r3, #0
 8005532:	d011      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005534:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005538:	d106      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800553a:	4bb7      	ldr	r3, [pc, #732]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	4ab6      	ldr	r2, [pc, #728]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005544:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005546:	e008      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800554e:	e004      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005550:	bf00      	nop
 8005552:	e002      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005554:	bf00      	nop
 8005556:	e000      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005558:	bf00      	nop
    }

    if (ret == HAL_OK)
 800555a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10a      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005562:	4bad      	ldr	r3, [pc, #692]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005566:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800556a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800556e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005570:	4aa9      	ldr	r2, [pc, #676]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005572:	430b      	orrs	r3, r1
 8005574:	6553      	str	r3, [r2, #84]	; 0x54
 8005576:	e003      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800557c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005580:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005588:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800558c:	653b      	str	r3, [r7, #80]	; 0x50
 800558e:	2300      	movs	r3, #0
 8005590:	657b      	str	r3, [r7, #84]	; 0x54
 8005592:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8005596:	460b      	mov	r3, r1
 8005598:	4313      	orrs	r3, r2
 800559a:	d009      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800559c:	4b9e      	ldr	r3, [pc, #632]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800559e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80055a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055aa:	4a9b      	ldr	r2, [pc, #620]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80055ac:	430b      	orrs	r3, r1
 80055ae:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80055b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b8:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80055bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80055be:	2300      	movs	r3, #0
 80055c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055c2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80055c6:	460b      	mov	r3, r1
 80055c8:	4313      	orrs	r3, r2
 80055ca:	d009      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80055cc:	4b92      	ldr	r3, [pc, #584]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80055ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055d0:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80055d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055da:	4a8f      	ldr	r2, [pc, #572]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80055dc:	430b      	orrs	r3, r1
 80055de:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80055e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80055e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80055ec:	643b      	str	r3, [r7, #64]	; 0x40
 80055ee:	2300      	movs	r3, #0
 80055f0:	647b      	str	r3, [r7, #68]	; 0x44
 80055f2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80055f6:	460b      	mov	r3, r1
 80055f8:	4313      	orrs	r3, r2
 80055fa:	d00e      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055fc:	4b86      	ldr	r3, [pc, #536]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	4a85      	ldr	r2, [pc, #532]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005602:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005606:	6113      	str	r3, [r2, #16]
 8005608:	4b83      	ldr	r3, [pc, #524]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800560a:	6919      	ldr	r1, [r3, #16]
 800560c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005610:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005614:	4a80      	ldr	r2, [pc, #512]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005616:	430b      	orrs	r3, r1
 8005618:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800561a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800561e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005622:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8005626:	63bb      	str	r3, [r7, #56]	; 0x38
 8005628:	2300      	movs	r3, #0
 800562a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800562c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8005630:	460b      	mov	r3, r1
 8005632:	4313      	orrs	r3, r2
 8005634:	d009      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005636:	4b78      	ldr	r3, [pc, #480]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800563a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800563e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005644:	4a74      	ldr	r2, [pc, #464]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005646:	430b      	orrs	r3, r1
 8005648:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800564a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8005656:	633b      	str	r3, [r7, #48]	; 0x30
 8005658:	2300      	movs	r3, #0
 800565a:	637b      	str	r3, [r7, #52]	; 0x34
 800565c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8005660:	460b      	mov	r3, r1
 8005662:	4313      	orrs	r3, r2
 8005664:	d00a      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005666:	4b6c      	ldr	r3, [pc, #432]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800566e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005676:	4a68      	ldr	r2, [pc, #416]	; (8005818 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005678:	430b      	orrs	r3, r1
 800567a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800567c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005684:	2100      	movs	r1, #0
 8005686:	62b9      	str	r1, [r7, #40]	; 0x28
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800568e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8005692:	460b      	mov	r3, r1
 8005694:	4313      	orrs	r3, r2
 8005696:	d011      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005698:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800569c:	3308      	adds	r3, #8
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f8bb 	bl	800581c <RCCEx_PLL2_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80056ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80056b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80056bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80056c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c4:	2100      	movs	r1, #0
 80056c6:	6239      	str	r1, [r7, #32]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	627b      	str	r3, [r7, #36]	; 0x24
 80056ce:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80056d2:	460b      	mov	r3, r1
 80056d4:	4313      	orrs	r3, r2
 80056d6:	d011      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80056dc:	3308      	adds	r3, #8
 80056de:	2101      	movs	r1, #1
 80056e0:	4618      	mov	r0, r3
 80056e2:	f000 f89b 	bl	800581c <RCCEx_PLL2_Config>
 80056e6:	4603      	mov	r3, r0
 80056e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80056ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d003      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80056f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80056fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	2100      	movs	r1, #0
 8005706:	61b9      	str	r1, [r7, #24]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	61fb      	str	r3, [r7, #28]
 800570e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005712:	460b      	mov	r3, r1
 8005714:	4313      	orrs	r3, r2
 8005716:	d011      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005718:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800571c:	3308      	adds	r3, #8
 800571e:	2102      	movs	r1, #2
 8005720:	4618      	mov	r0, r3
 8005722:	f000 f87b 	bl	800581c <RCCEx_PLL2_Config>
 8005726:	4603      	mov	r3, r0
 8005728:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800572c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005730:	2b00      	cmp	r3, #0
 8005732:	d003      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005734:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005738:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800573c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005744:	2100      	movs	r1, #0
 8005746:	6139      	str	r1, [r7, #16]
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	617b      	str	r3, [r7, #20]
 800574e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005752:	460b      	mov	r3, r1
 8005754:	4313      	orrs	r3, r2
 8005756:	d011      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005758:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800575c:	3328      	adds	r3, #40	; 0x28
 800575e:	2100      	movs	r1, #0
 8005760:	4618      	mov	r0, r3
 8005762:	f000 f90d 	bl	8005980 <RCCEx_PLL3_Config>
 8005766:	4603      	mov	r3, r0
 8005768:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800576c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005770:	2b00      	cmp	r3, #0
 8005772:	d003      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005774:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8005778:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800577c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005784:	2100      	movs	r1, #0
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	f003 0310 	and.w	r3, r3, #16
 800578c:	60fb      	str	r3, [r7, #12]
 800578e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005792:	460b      	mov	r3, r1
 8005794:	4313      	orrs	r3, r2
 8005796:	d011      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005798:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800579c:	3328      	adds	r3, #40	; 0x28
 800579e:	2101      	movs	r1, #1
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 f8ed 	bl	8005980 <RCCEx_PLL3_Config>
 80057a6:	4603      	mov	r3, r0
 80057a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80057ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80057b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80057bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c4:	2100      	movs	r1, #0
 80057c6:	6039      	str	r1, [r7, #0]
 80057c8:	f003 0320 	and.w	r3, r3, #32
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 80057d2:	460b      	mov	r3, r1
 80057d4:	4313      	orrs	r3, r2
 80057d6:	d011      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057dc:	3328      	adds	r3, #40	; 0x28
 80057de:	2102      	movs	r1, #2
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 f8cd 	bl	8005980 <RCCEx_PLL3_Config>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 80057ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80057f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 80057fc:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	e000      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
}
 800580a:	4618      	mov	r0, r3
 800580c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8005810:	46bd      	mov	sp, r7
 8005812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005816:	bf00      	nop
 8005818:	58024400 	.word	0x58024400

0800581c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800582a:	4b53      	ldr	r3, [pc, #332]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 800582c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	2b03      	cmp	r3, #3
 8005834:	d101      	bne.n	800583a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e099      	b.n	800596e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800583a:	4b4f      	ldr	r3, [pc, #316]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a4e      	ldr	r2, [pc, #312]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005840:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005844:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005846:	f7fd fbdf 	bl	8003008 <HAL_GetTick>
 800584a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800584c:	e008      	b.n	8005860 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800584e:	f7fd fbdb 	bl	8003008 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d901      	bls.n	8005860 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e086      	b.n	800596e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005860:	4b45      	ldr	r3, [pc, #276]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1f0      	bne.n	800584e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800586c:	4b42      	ldr	r3, [pc, #264]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 800586e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005870:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	031b      	lsls	r3, r3, #12
 800587a:	493f      	ldr	r1, [pc, #252]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 800587c:	4313      	orrs	r3, r2
 800587e:	628b      	str	r3, [r1, #40]	; 0x28
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	3b01      	subs	r3, #1
 8005886:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	3b01      	subs	r3, #1
 8005890:	025b      	lsls	r3, r3, #9
 8005892:	b29b      	uxth	r3, r3
 8005894:	431a      	orrs	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	3b01      	subs	r3, #1
 800589c:	041b      	lsls	r3, r3, #16
 800589e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80058a2:	431a      	orrs	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	3b01      	subs	r3, #1
 80058aa:	061b      	lsls	r3, r3, #24
 80058ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80058b0:	4931      	ldr	r1, [pc, #196]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058b2:	4313      	orrs	r3, r2
 80058b4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80058b6:	4b30      	ldr	r3, [pc, #192]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	492d      	ldr	r1, [pc, #180]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80058c8:	4b2b      	ldr	r3, [pc, #172]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058cc:	f023 0220 	bic.w	r2, r3, #32
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	4928      	ldr	r1, [pc, #160]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80058da:	4b27      	ldr	r3, [pc, #156]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058de:	4a26      	ldr	r2, [pc, #152]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058e0:	f023 0310 	bic.w	r3, r3, #16
 80058e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80058e6:	4b24      	ldr	r3, [pc, #144]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058ea:	4b24      	ldr	r3, [pc, #144]	; (800597c <RCCEx_PLL2_Config+0x160>)
 80058ec:	4013      	ands	r3, r2
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	69d2      	ldr	r2, [r2, #28]
 80058f2:	00d2      	lsls	r2, r2, #3
 80058f4:	4920      	ldr	r1, [pc, #128]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80058fa:	4b1f      	ldr	r3, [pc, #124]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 80058fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fe:	4a1e      	ldr	r2, [pc, #120]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005900:	f043 0310 	orr.w	r3, r3, #16
 8005904:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d106      	bne.n	800591a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800590c:	4b1a      	ldr	r3, [pc, #104]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 800590e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005910:	4a19      	ldr	r2, [pc, #100]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005912:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005916:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005918:	e00f      	b.n	800593a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d106      	bne.n	800592e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005920:	4b15      	ldr	r3, [pc, #84]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005924:	4a14      	ldr	r2, [pc, #80]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005926:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800592a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800592c:	e005      	b.n	800593a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800592e:	4b12      	ldr	r3, [pc, #72]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005932:	4a11      	ldr	r2, [pc, #68]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005934:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005938:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800593a:	4b0f      	ldr	r3, [pc, #60]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a0e      	ldr	r2, [pc, #56]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005940:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005944:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005946:	f7fd fb5f 	bl	8003008 <HAL_GetTick>
 800594a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800594c:	e008      	b.n	8005960 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800594e:	f7fd fb5b 	bl	8003008 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d901      	bls.n	8005960 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e006      	b.n	800596e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005960:	4b05      	ldr	r3, [pc, #20]	; (8005978 <RCCEx_PLL2_Config+0x15c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d0f0      	beq.n	800594e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800596c:	7bfb      	ldrb	r3, [r7, #15]
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	58024400 	.word	0x58024400
 800597c:	ffff0007 	.word	0xffff0007

08005980 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800598e:	4b53      	ldr	r3, [pc, #332]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005992:	f003 0303 	and.w	r3, r3, #3
 8005996:	2b03      	cmp	r3, #3
 8005998:	d101      	bne.n	800599e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e099      	b.n	8005ad2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800599e:	4b4f      	ldr	r3, [pc, #316]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a4e      	ldr	r2, [pc, #312]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 80059a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059aa:	f7fd fb2d 	bl	8003008 <HAL_GetTick>
 80059ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80059b0:	e008      	b.n	80059c4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80059b2:	f7fd fb29 	bl	8003008 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d901      	bls.n	80059c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e086      	b.n	8005ad2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80059c4:	4b45      	ldr	r3, [pc, #276]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1f0      	bne.n	80059b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80059d0:	4b42      	ldr	r3, [pc, #264]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 80059d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	051b      	lsls	r3, r3, #20
 80059de:	493f      	ldr	r1, [pc, #252]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	628b      	str	r3, [r1, #40]	; 0x28
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	3b01      	subs	r3, #1
 80059ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	3b01      	subs	r3, #1
 80059f4:	025b      	lsls	r3, r3, #9
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	431a      	orrs	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	041b      	lsls	r3, r3, #16
 8005a02:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005a06:	431a      	orrs	r2, r3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	061b      	lsls	r3, r3, #24
 8005a10:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005a14:	4931      	ldr	r1, [pc, #196]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a1a:	4b30      	ldr	r3, [pc, #192]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	492d      	ldr	r1, [pc, #180]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a2c:	4b2b      	ldr	r3, [pc, #172]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a30:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	4928      	ldr	r1, [pc, #160]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a3e:	4b27      	ldr	r3, [pc, #156]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a42:	4a26      	ldr	r2, [pc, #152]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a48:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a4a:	4b24      	ldr	r3, [pc, #144]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a4e:	4b24      	ldr	r3, [pc, #144]	; (8005ae0 <RCCEx_PLL3_Config+0x160>)
 8005a50:	4013      	ands	r3, r2
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	69d2      	ldr	r2, [r2, #28]
 8005a56:	00d2      	lsls	r2, r2, #3
 8005a58:	4920      	ldr	r1, [pc, #128]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005a5e:	4b1f      	ldr	r3, [pc, #124]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a62:	4a1e      	ldr	r2, [pc, #120]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a68:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d106      	bne.n	8005a7e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005a70:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a74:	4a19      	ldr	r2, [pc, #100]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a76:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005a7a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005a7c:	e00f      	b.n	8005a9e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d106      	bne.n	8005a92 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005a84:	4b15      	ldr	r3, [pc, #84]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a88:	4a14      	ldr	r2, [pc, #80]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a8a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005a8e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005a90:	e005      	b.n	8005a9e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005a92:	4b12      	ldr	r3, [pc, #72]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a96:	4a11      	ldr	r2, [pc, #68]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005a98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a9c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005a9e:	4b0f      	ldr	r3, [pc, #60]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a0e      	ldr	r2, [pc, #56]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005aa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aaa:	f7fd faad 	bl	8003008 <HAL_GetTick>
 8005aae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ab0:	e008      	b.n	8005ac4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005ab2:	f7fd faa9 	bl	8003008 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d901      	bls.n	8005ac4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e006      	b.n	8005ad2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ac4:	4b05      	ldr	r3, [pc, #20]	; (8005adc <RCCEx_PLL3_Config+0x15c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d0f0      	beq.n	8005ab2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	58024400 	.word	0x58024400
 8005ae0:	ffff0007 	.word	0xffff0007

08005ae4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d071      	beq.n	8005bda <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d106      	bne.n	8005b10 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7fb fbc2 	bl	8001294 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f003 0310 	and.w	r3, r3, #16
 8005b22:	2b10      	cmp	r3, #16
 8005b24:	d050      	beq.n	8005bc8 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	22ca      	movs	r2, #202	; 0xca
 8005b2c:	625a      	str	r2, [r3, #36]	; 0x24
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2253      	movs	r2, #83	; 0x53
 8005b34:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 fa4a 	bl	8005fd0 <RTC_EnterInitMode>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8005b40:	7bfb      	ldrb	r3, [r7, #15]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d124      	bne.n	8005b90 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6899      	ldr	r1, [r3, #8]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	4b24      	ldr	r3, [pc, #144]	; (8005be4 <HAL_RTC_Init+0x100>)
 8005b52:	400b      	ands	r3, r1
 8005b54:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6899      	ldr	r1, [r3, #8]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	431a      	orrs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	0419      	lsls	r1, r3, #16
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	430a      	orrs	r2, r1
 8005b84:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 fa56 	bl	8006038 <RTC_ExitInitMode>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8005b90:	7bfb      	ldrb	r3, [r7, #15]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d113      	bne.n	8005bbe <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0203 	bic.w	r2, r2, #3
 8005ba4:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	69da      	ldr	r2, [r3, #28]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	22ff      	movs	r2, #255	; 0xff
 8005bc4:	625a      	str	r2, [r3, #36]	; 0x24
 8005bc6:	e001      	b.n	8005bcc <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005bcc:	7bfb      	ldrb	r3, [r7, #15]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d103      	bne.n	8005bda <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	ff8fffbf 	.word	0xff8fffbf

08005be8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005be8:	b590      	push	{r4, r7, lr}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d101      	bne.n	8005c02 <HAL_RTC_SetTime+0x1a>
 8005bfe:	2302      	movs	r3, #2
 8005c00:	e089      	b.n	8005d16 <HAL_RTC_SetTime+0x12e>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	22ca      	movs	r2, #202	; 0xca
 8005c18:	625a      	str	r2, [r3, #36]	; 0x24
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2253      	movs	r2, #83	; 0x53
 8005c20:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f000 f9d4 	bl	8005fd0 <RTC_EnterInitMode>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005c2c:	7cfb      	ldrb	r3, [r7, #19]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d161      	bne.n	8005cf6 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d126      	bne.n	8005c86 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d102      	bne.n	8005c4c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f000 fa2f 	bl	80060b4 <RTC_ByteToBcd2>
 8005c56:	4603      	mov	r3, r0
 8005c58:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	785b      	ldrb	r3, [r3, #1]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fa28 	bl	80060b4 <RTC_ByteToBcd2>
 8005c64:	4603      	mov	r3, r0
 8005c66:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c68:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	789b      	ldrb	r3, [r3, #2]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f000 fa20 	bl	80060b4 <RTC_ByteToBcd2>
 8005c74:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c76:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	78db      	ldrb	r3, [r3, #3]
 8005c7e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c80:	4313      	orrs	r3, r2
 8005c82:	617b      	str	r3, [r7, #20]
 8005c84:	e018      	b.n	8005cb8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d102      	bne.n	8005c9a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	2200      	movs	r2, #0
 8005c98:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	785b      	ldrb	r3, [r3, #1]
 8005ca4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ca6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005cac:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	78db      	ldrb	r3, [r3, #3]
 8005cb2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	6979      	ldr	r1, [r7, #20]
 8005cbe:	4b18      	ldr	r3, [pc, #96]	; (8005d20 <HAL_RTC_SetTime+0x138>)
 8005cc0:	400b      	ands	r3, r1
 8005cc2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cd2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6899      	ldr	r1, [r3, #8]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	68da      	ldr	r2, [r3, #12]
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	431a      	orrs	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f000 f9a3 	bl	8006038 <RTC_ExitInitMode>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	22ff      	movs	r2, #255	; 0xff
 8005cfc:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005cfe:	7cfb      	ldrb	r3, [r7, #19]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d103      	bne.n	8005d0c <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005d14:	7cfb      	ldrb	r3, [r7, #19]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	371c      	adds	r7, #28
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd90      	pop	{r4, r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	007f7f7f 	.word	0x007f7f7f

08005d24 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	4b22      	ldr	r3, [pc, #136]	; (8005dd8 <HAL_RTC_GetTime+0xb4>)
 8005d50:	4013      	ands	r3, r2
 8005d52:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	0c1b      	lsrs	r3, r3, #16
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	0a1b      	lsrs	r3, r3, #8
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	0d9b      	lsrs	r3, r3, #22
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	b2da      	uxtb	r2, r3
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d11a      	bne.n	8005dce <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f000 f9a9 	bl	80060f4 <RTC_Bcd2ToByte>
 8005da2:	4603      	mov	r3, r0
 8005da4:	461a      	mov	r2, r3
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	785b      	ldrb	r3, [r3, #1]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 f9a0 	bl	80060f4 <RTC_Bcd2ToByte>
 8005db4:	4603      	mov	r3, r0
 8005db6:	461a      	mov	r2, r3
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	789b      	ldrb	r3, [r3, #2]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 f997 	bl	80060f4 <RTC_Bcd2ToByte>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	461a      	mov	r2, r3
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3718      	adds	r7, #24
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	007f7f7f 	.word	0x007f7f7f

08005ddc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ddc:	b590      	push	{r4, r7, lr}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d101      	bne.n	8005df6 <HAL_RTC_SetDate+0x1a>
 8005df2:	2302      	movs	r3, #2
 8005df4:	e073      	b.n	8005ede <HAL_RTC_SetDate+0x102>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2202      	movs	r2, #2
 8005e02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10e      	bne.n	8005e2a <HAL_RTC_SetDate+0x4e>
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	785b      	ldrb	r3, [r3, #1]
 8005e10:	f003 0310 	and.w	r3, r3, #16
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	785b      	ldrb	r3, [r3, #1]
 8005e1c:	f023 0310 	bic.w	r3, r3, #16
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	330a      	adds	r3, #10
 8005e24:	b2da      	uxtb	r2, r3
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d11c      	bne.n	8005e6a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	78db      	ldrb	r3, [r3, #3]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f000 f93d 	bl	80060b4 <RTC_ByteToBcd2>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	785b      	ldrb	r3, [r3, #1]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f000 f936 	bl	80060b4 <RTC_ByteToBcd2>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e4c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	789b      	ldrb	r3, [r3, #2]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 f92e 	bl	80060b4 <RTC_ByteToBcd2>
 8005e58:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005e5a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005e64:	4313      	orrs	r3, r2
 8005e66:	617b      	str	r3, [r7, #20]
 8005e68:	e00e      	b.n	8005e88 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	78db      	ldrb	r3, [r3, #3]
 8005e6e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	785b      	ldrb	r3, [r3, #1]
 8005e74:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e76:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e7c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e84:	4313      	orrs	r3, r2
 8005e86:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	22ca      	movs	r2, #202	; 0xca
 8005e8e:	625a      	str	r2, [r3, #36]	; 0x24
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2253      	movs	r2, #83	; 0x53
 8005e96:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 f899 	bl	8005fd0 <RTC_EnterInitMode>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005ea2:	7cfb      	ldrb	r3, [r7, #19]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d10a      	bne.n	8005ebe <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	6979      	ldr	r1, [r7, #20]
 8005eae:	4b0e      	ldr	r3, [pc, #56]	; (8005ee8 <HAL_RTC_SetDate+0x10c>)
 8005eb0:	400b      	ands	r3, r1
 8005eb2:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 f8bf 	bl	8006038 <RTC_ExitInitMode>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	22ff      	movs	r2, #255	; 0xff
 8005ec4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005ec6:	7cfb      	ldrb	r3, [r7, #19]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d103      	bne.n	8005ed4 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005edc:	7cfb      	ldrb	r3, [r7, #19]


}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd90      	pop	{r4, r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	00ffff3f 	.word	0x00ffff3f

08005eec <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b086      	sub	sp, #24
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685a      	ldr	r2, [r3, #4]
 8005efe:	4b21      	ldr	r3, [pc, #132]	; (8005f84 <HAL_RTC_GetDate+0x98>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	0c1b      	lsrs	r3, r3, #16
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	0a1b      	lsrs	r3, r3, #8
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	f003 031f 	and.w	r3, r3, #31
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	0b5b      	lsrs	r3, r3, #13
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	b2da      	uxtb	r2, r3
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d11a      	bne.n	8005f78 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	78db      	ldrb	r3, [r3, #3]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f000 f8d4 	bl	80060f4 <RTC_Bcd2ToByte>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	461a      	mov	r2, r3
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	785b      	ldrb	r3, [r3, #1]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 f8cb 	bl	80060f4 <RTC_Bcd2ToByte>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	461a      	mov	r2, r3
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	789b      	ldrb	r3, [r3, #2]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 f8c2 	bl	80060f4 <RTC_Bcd2ToByte>
 8005f70:	4603      	mov	r3, r0
 8005f72:	461a      	mov	r2, r3
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3718      	adds	r7, #24
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	00ffff3f 	.word	0x00ffff3f

08005f88 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a0d      	ldr	r2, [pc, #52]	; (8005fcc <HAL_RTC_WaitForSynchro+0x44>)
 8005f96:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8005f98:	f7fd f836 	bl	8003008 <HAL_GetTick>
 8005f9c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f9e:	e009      	b.n	8005fb4 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005fa0:	f7fd f832 	bl	8003008 <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fae:	d901      	bls.n	8005fb4 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e007      	b.n	8005fc4 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d0ee      	beq.n	8005fa0 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	0003ff5f 	.word	0x0003ff5f

08005fd0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d120      	bne.n	800602c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005ff4:	f7fd f808 	bl	8003008 <HAL_GetTick>
 8005ff8:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005ffa:	e00d      	b.n	8006018 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005ffc:	f7fd f804 	bl	8003008 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800600a:	d905      	bls.n	8006018 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2203      	movs	r2, #3
 8006014:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006022:	2b00      	cmp	r3, #0
 8006024:	d102      	bne.n	800602c <RTC_EnterInitMode+0x5c>
 8006026:	7bfb      	ldrb	r3, [r7, #15]
 8006028:	2b03      	cmp	r3, #3
 800602a:	d1e7      	bne.n	8005ffc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800602c:	7bfb      	ldrb	r3, [r7, #15]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
	...

08006038 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006040:	2300      	movs	r3, #0
 8006042:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8006044:	4b1a      	ldr	r3, [pc, #104]	; (80060b0 <RTC_ExitInitMode+0x78>)
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	4a19      	ldr	r2, [pc, #100]	; (80060b0 <RTC_ExitInitMode+0x78>)
 800604a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800604e:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006050:	4b17      	ldr	r3, [pc, #92]	; (80060b0 <RTC_ExitInitMode+0x78>)
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f003 0320 	and.w	r3, r3, #32
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10c      	bne.n	8006076 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7ff ff93 	bl	8005f88 <HAL_RTC_WaitForSynchro>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d01e      	beq.n	80060a6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2203      	movs	r2, #3
 800606c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	73fb      	strb	r3, [r7, #15]
 8006074:	e017      	b.n	80060a6 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006076:	4b0e      	ldr	r3, [pc, #56]	; (80060b0 <RTC_ExitInitMode+0x78>)
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	4a0d      	ldr	r2, [pc, #52]	; (80060b0 <RTC_ExitInitMode+0x78>)
 800607c:	f023 0320 	bic.w	r3, r3, #32
 8006080:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7ff ff80 	bl	8005f88 <HAL_RTC_WaitForSynchro>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d005      	beq.n	800609a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2203      	movs	r2, #3
 8006092:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800609a:	4b05      	ldr	r3, [pc, #20]	; (80060b0 <RTC_ExitInitMode+0x78>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	4a04      	ldr	r2, [pc, #16]	; (80060b0 <RTC_ExitInitMode+0x78>)
 80060a0:	f043 0320 	orr.w	r3, r3, #32
 80060a4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	58004000 	.word	0x58004000

080060b4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	4603      	mov	r3, r0
 80060bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80060be:	2300      	movs	r3, #0
 80060c0:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 80060c2:	79fb      	ldrb	r3, [r7, #7]
 80060c4:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 80060c6:	e005      	b.n	80060d4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3301      	adds	r3, #1
 80060cc:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 80060ce:	7afb      	ldrb	r3, [r7, #11]
 80060d0:	3b0a      	subs	r3, #10
 80060d2:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 80060d4:	7afb      	ldrb	r3, [r7, #11]
 80060d6:	2b09      	cmp	r3, #9
 80060d8:	d8f6      	bhi.n	80060c8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	011b      	lsls	r3, r3, #4
 80060e0:	b2da      	uxtb	r2, r3
 80060e2:	7afb      	ldrb	r3, [r7, #11]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	b2db      	uxtb	r3, r3
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	4603      	mov	r3, r0
 80060fc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80060fe:	79fb      	ldrb	r3, [r7, #7]
 8006100:	091b      	lsrs	r3, r3, #4
 8006102:	b2db      	uxtb	r3, r3
 8006104:	461a      	mov	r2, r3
 8006106:	0092      	lsls	r2, r2, #2
 8006108:	4413      	add	r3, r2
 800610a:	005b      	lsls	r3, r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800610e:	79fb      	ldrb	r3, [r7, #7]
 8006110:	f003 030f 	and.w	r3, r3, #15
 8006114:	b2da      	uxtb	r2, r3
 8006116:	7bfb      	ldrb	r3, [r7, #15]
 8006118:	4413      	add	r3, r2
 800611a:	b2db      	uxtb	r3, r3
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e10f      	b.n	800635a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a87      	ldr	r2, [pc, #540]	; (8006364 <HAL_SPI_Init+0x23c>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d00f      	beq.n	800616a <HAL_SPI_Init+0x42>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a86      	ldr	r2, [pc, #536]	; (8006368 <HAL_SPI_Init+0x240>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00a      	beq.n	800616a <HAL_SPI_Init+0x42>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a84      	ldr	r2, [pc, #528]	; (800636c <HAL_SPI_Init+0x244>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d005      	beq.n	800616a <HAL_SPI_Init+0x42>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	2b0f      	cmp	r3, #15
 8006164:	d901      	bls.n	800616a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e0f7      	b.n	800635a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 fd5a 	bl	8006c24 <SPI_GetPacketSize>
 8006170:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a7b      	ldr	r2, [pc, #492]	; (8006364 <HAL_SPI_Init+0x23c>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d00c      	beq.n	8006196 <HAL_SPI_Init+0x6e>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a79      	ldr	r2, [pc, #484]	; (8006368 <HAL_SPI_Init+0x240>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d007      	beq.n	8006196 <HAL_SPI_Init+0x6e>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a78      	ldr	r2, [pc, #480]	; (800636c <HAL_SPI_Init+0x244>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d002      	beq.n	8006196 <HAL_SPI_Init+0x6e>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2b08      	cmp	r3, #8
 8006194:	d811      	bhi.n	80061ba <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800619a:	4a72      	ldr	r2, [pc, #456]	; (8006364 <HAL_SPI_Init+0x23c>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d009      	beq.n	80061b4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a70      	ldr	r2, [pc, #448]	; (8006368 <HAL_SPI_Init+0x240>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d004      	beq.n	80061b4 <HAL_SPI_Init+0x8c>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a6f      	ldr	r2, [pc, #444]	; (800636c <HAL_SPI_Init+0x244>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d104      	bne.n	80061be <HAL_SPI_Init+0x96>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b10      	cmp	r3, #16
 80061b8:	d901      	bls.n	80061be <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e0cd      	b.n	800635a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d106      	bne.n	80061d8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fb f8e8 	bl	80013a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0201 	bic.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80061fa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006204:	d119      	bne.n	800623a <HAL_SPI_Init+0x112>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800620e:	d103      	bne.n	8006218 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006214:	2b00      	cmp	r3, #0
 8006216:	d008      	beq.n	800622a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10c      	bne.n	800623a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006224:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006228:	d107      	bne.n	800623a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006238:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d00f      	beq.n	8006266 <HAL_SPI_Init+0x13e>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	2b06      	cmp	r3, #6
 800624c:	d90b      	bls.n	8006266 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	e007      	b.n	8006276 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006274:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	69da      	ldr	r2, [r3, #28]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627e:	431a      	orrs	r2, r3
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	431a      	orrs	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006288:	ea42 0103 	orr.w	r1, r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68da      	ldr	r2, [r3, #12]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a0:	431a      	orrs	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a6:	431a      	orrs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	431a      	orrs	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	431a      	orrs	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	431a      	orrs	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	431a      	orrs	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ca:	431a      	orrs	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	431a      	orrs	r2, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062d6:	ea42 0103 	orr.w	r1, r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d113      	bne.n	8006316 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006300:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006314:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0201 	bic.w	r2, r2, #1
 8006324:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	430a      	orrs	r2, r1
 8006346:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	40013000 	.word	0x40013000
 8006368:	40003800 	.word	0x40003800
 800636c:	40003c00 	.word	0x40003c00

08006370 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08a      	sub	sp, #40	; 0x28
 8006374:	af02      	add	r7, sp, #8
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	603b      	str	r3, [r7, #0]
 800637c:	4613      	mov	r3, r2
 800637e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	3320      	adds	r3, #32
 8006386:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006392:	2b01      	cmp	r3, #1
 8006394:	d101      	bne.n	800639a <HAL_SPI_Transmit+0x2a>
 8006396:	2302      	movs	r3, #2
 8006398:	e1e1      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063a2:	f7fc fe31 	bl	8003008 <HAL_GetTick>
 80063a6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d007      	beq.n	80063c4 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
 80063b6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80063c0:	7efb      	ldrb	r3, [r7, #27]
 80063c2:	e1cc      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d002      	beq.n	80063d0 <HAL_SPI_Transmit+0x60>
 80063ca:	88fb      	ldrh	r3, [r7, #6]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d107      	bne.n	80063e0 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80063dc:	7efb      	ldrb	r3, [r7, #27]
 80063de:	e1be      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2203      	movs	r2, #3
 80063e4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	88fa      	ldrh	r2, [r7, #6]
 80063fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	88fa      	ldrh	r2, [r7, #6]
 8006402:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8006430:	d108      	bne.n	8006444 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006440:	601a      	str	r2, [r3, #0]
 8006442:	e009      	b.n	8006458 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006456:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	685a      	ldr	r2, [r3, #4]
 800645e:	4b96      	ldr	r3, [pc, #600]	; (80066b8 <HAL_SPI_Transmit+0x348>)
 8006460:	4013      	ands	r3, r2
 8006462:	88f9      	ldrh	r1, [r7, #6]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	6812      	ldr	r2, [r2, #0]
 8006468:	430b      	orrs	r3, r1
 800646a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 0201 	orr.w	r2, r2, #1
 800647a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006484:	d107      	bne.n	8006496 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006494:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	2b0f      	cmp	r3, #15
 800649c:	d947      	bls.n	800652e <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800649e:	e03f      	b.n	8006520 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	f003 0302 	and.w	r3, r3, #2
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	d114      	bne.n	80064d8 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	6812      	ldr	r2, [r2, #0]
 80064b8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064be:	1d1a      	adds	r2, r3, #4
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	3b01      	subs	r3, #1
 80064ce:	b29a      	uxth	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80064d6:	e023      	b.n	8006520 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064d8:	f7fc fd96 	bl	8003008 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d803      	bhi.n	80064f0 <HAL_SPI_Transmit+0x180>
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ee:	d102      	bne.n	80064f6 <HAL_SPI_Transmit+0x186>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d114      	bne.n	8006520 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	f000 fac6 	bl	8006a88 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800650a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e11e      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006526:	b29b      	uxth	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1b9      	bne.n	80064a0 <HAL_SPI_Transmit+0x130>
 800652c:	e0f1      	b.n	8006712 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	2b07      	cmp	r3, #7
 8006534:	f240 80e6 	bls.w	8006704 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006538:	e05d      	b.n	80065f6 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	f003 0302 	and.w	r3, r3, #2
 8006544:	2b02      	cmp	r3, #2
 8006546:	d132      	bne.n	80065ae <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800654e:	b29b      	uxth	r3, r3
 8006550:	2b01      	cmp	r3, #1
 8006552:	d918      	bls.n	8006586 <HAL_SPI_Transmit+0x216>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006558:	2b00      	cmp	r3, #0
 800655a:	d014      	beq.n	8006586 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656c:	1d1a      	adds	r2, r3, #4
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006578:	b29b      	uxth	r3, r3
 800657a:	3b02      	subs	r3, #2
 800657c:	b29a      	uxth	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8006584:	e037      	b.n	80065f6 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800658a:	881a      	ldrh	r2, [r3, #0]
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006594:	1c9a      	adds	r2, r3, #2
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	3b01      	subs	r3, #1
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80065ac:	e023      	b.n	80065f6 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065ae:	f7fc fd2b 	bl	8003008 <HAL_GetTick>
 80065b2:	4602      	mov	r2, r0
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d803      	bhi.n	80065c6 <HAL_SPI_Transmit+0x256>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c4:	d102      	bne.n	80065cc <HAL_SPI_Transmit+0x25c>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d114      	bne.n	80065f6 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f000 fa5b 	bl	8006a88 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e0b3      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d19b      	bne.n	800653a <HAL_SPI_Transmit+0x1ca>
 8006602:	e086      	b.n	8006712 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	2b02      	cmp	r3, #2
 8006610:	d154      	bne.n	80066bc <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006618:	b29b      	uxth	r3, r3
 800661a:	2b03      	cmp	r3, #3
 800661c:	d918      	bls.n	8006650 <HAL_SPI_Transmit+0x2e0>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006622:	2b40      	cmp	r3, #64	; 0x40
 8006624:	d914      	bls.n	8006650 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6812      	ldr	r2, [r2, #0]
 8006630:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006636:	1d1a      	adds	r2, r3, #4
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006642:	b29b      	uxth	r3, r3
 8006644:	3b04      	subs	r3, #4
 8006646:	b29a      	uxth	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800664e:	e059      	b.n	8006704 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006656:	b29b      	uxth	r3, r3
 8006658:	2b01      	cmp	r3, #1
 800665a:	d917      	bls.n	800668c <HAL_SPI_Transmit+0x31c>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006660:	2b00      	cmp	r3, #0
 8006662:	d013      	beq.n	800668c <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006668:	881a      	ldrh	r2, [r3, #0]
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006672:	1c9a      	adds	r2, r3, #2
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800667e:	b29b      	uxth	r3, r3
 8006680:	3b02      	subs	r3, #2
 8006682:	b29a      	uxth	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800668a:	e03b      	b.n	8006704 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	3320      	adds	r3, #32
 8006696:	7812      	ldrb	r2, [r2, #0]
 8006698:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800669e:	1c5a      	adds	r2, r3, #1
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	3b01      	subs	r3, #1
 80066ae:	b29a      	uxth	r2, r3
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80066b6:	e025      	b.n	8006704 <HAL_SPI_Transmit+0x394>
 80066b8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066bc:	f7fc fca4 	bl	8003008 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d803      	bhi.n	80066d4 <HAL_SPI_Transmit+0x364>
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d2:	d102      	bne.n	80066da <HAL_SPI_Transmit+0x36a>
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d114      	bne.n	8006704 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 f9d4 	bl	8006a88 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e02c      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800670a:	b29b      	uxth	r3, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	f47f af79 	bne.w	8006604 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	2200      	movs	r2, #0
 800671a:	2108      	movs	r1, #8
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 fa53 	bl	8006bc8 <SPI_WaitOnFlagUntilTimeout>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d007      	beq.n	8006738 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800672e:	f043 0220 	orr.w	r2, r3, #32
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 f9a5 	bl	8006a88 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006754:	2b00      	cmp	r3, #0
 8006756:	d001      	beq.n	800675c <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e000      	b.n	800675e <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800675c:	7efb      	ldrb	r3, [r7, #27]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3720      	adds	r7, #32
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop

08006768 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b088      	sub	sp, #32
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	603b      	str	r3, [r7, #0]
 8006774:	4613      	mov	r3, r2
 8006776:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006778:	2300      	movs	r3, #0
 800677a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3330      	adds	r3, #48	; 0x30
 8006782:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800678a:	2b01      	cmp	r3, #1
 800678c:	d101      	bne.n	8006792 <HAL_SPI_Receive+0x2a>
 800678e:	2302      	movs	r3, #2
 8006790:	e173      	b.n	8006a7a <HAL_SPI_Receive+0x312>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800679a:	f7fc fc35 	bl	8003008 <HAL_GetTick>
 800679e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d007      	beq.n	80067bc <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 80067ac:	2302      	movs	r3, #2
 80067ae:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80067b8:	7ffb      	ldrb	r3, [r7, #31]
 80067ba:	e15e      	b.n	8006a7a <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d002      	beq.n	80067c8 <HAL_SPI_Receive+0x60>
 80067c2:	88fb      	ldrh	r3, [r7, #6]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d107      	bne.n	80067d8 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80067d4:	7ffb      	ldrb	r3, [r7, #31]
 80067d6:	e150      	b.n	8006a7a <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2204      	movs	r2, #4
 80067dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	88fa      	ldrh	r2, [r7, #6]
 80067f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	88fa      	ldrh	r2, [r7, #6]
 80067fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8006828:	d108      	bne.n	800683c <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006838:	601a      	str	r2, [r3, #0]
 800683a:	e009      	b.n	8006850 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800684e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	685a      	ldr	r2, [r3, #4]
 8006856:	4b8b      	ldr	r3, [pc, #556]	; (8006a84 <HAL_SPI_Receive+0x31c>)
 8006858:	4013      	ands	r3, r2
 800685a:	88f9      	ldrh	r1, [r7, #6]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	6812      	ldr	r2, [r2, #0]
 8006860:	430b      	orrs	r3, r1
 8006862:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f042 0201 	orr.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800687c:	d107      	bne.n	800688e <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800688c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	2b0f      	cmp	r3, #15
 8006894:	d948      	bls.n	8006928 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006896:	e040      	b.n	800691a <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	695a      	ldr	r2, [r3, #20]
 800689e:	f248 0308 	movw	r3, #32776	; 0x8008
 80068a2:	4013      	ands	r3, r2
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d014      	beq.n	80068d2 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80068b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80068b2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80068b8:	1d1a      	adds	r2, r3, #4
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	3b01      	subs	r3, #1
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80068d0:	e023      	b.n	800691a <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068d2:	f7fc fb99 	bl	8003008 <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d803      	bhi.n	80068ea <HAL_SPI_Receive+0x182>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e8:	d102      	bne.n	80068f0 <HAL_SPI_Receive+0x188>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d114      	bne.n	800691a <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f000 f8c9 	bl	8006a88 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006904:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e0af      	b.n	8006a7a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006920:	b29b      	uxth	r3, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1b8      	bne.n	8006898 <HAL_SPI_Receive+0x130>
 8006926:	e095      	b.n	8006a54 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	2b07      	cmp	r3, #7
 800692e:	f240 808b 	bls.w	8006a48 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006932:	e03f      	b.n	80069b4 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b01      	cmp	r3, #1
 8006940:	d114      	bne.n	800696c <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006946:	69ba      	ldr	r2, [r7, #24]
 8006948:	8812      	ldrh	r2, [r2, #0]
 800694a:	b292      	uxth	r2, r2
 800694c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006952:	1c9a      	adds	r2, r3, #2
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800695e:	b29b      	uxth	r3, r3
 8006960:	3b01      	subs	r3, #1
 8006962:	b29a      	uxth	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800696a:	e023      	b.n	80069b4 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800696c:	f7fc fb4c 	bl	8003008 <HAL_GetTick>
 8006970:	4602      	mov	r2, r0
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d803      	bhi.n	8006984 <HAL_SPI_Receive+0x21c>
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006982:	d102      	bne.n	800698a <HAL_SPI_Receive+0x222>
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d114      	bne.n	80069b4 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	f000 f87c 	bl	8006a88 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800699e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e062      	b.n	8006a7a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1b9      	bne.n	8006934 <HAL_SPI_Receive+0x1cc>
 80069c0:	e048      	b.n	8006a54 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	f003 0301 	and.w	r3, r3, #1
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d117      	bne.n	8006a00 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069dc:	7812      	ldrb	r2, [r2, #0]
 80069de:	b2d2      	uxtb	r2, r2
 80069e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80069fe:	e023      	b.n	8006a48 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a00:	f7fc fb02 	bl	8003008 <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d803      	bhi.n	8006a18 <HAL_SPI_Receive+0x2b0>
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a16:	d102      	bne.n	8006a1e <HAL_SPI_Receive+0x2b6>
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d114      	bne.n	8006a48 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f000 f832 	bl	8006a88 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e018      	b.n	8006a7a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1b6      	bne.n	80069c2 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006a54:	68f8      	ldr	r0, [r7, #12]
 8006a56:	f000 f817 	bl	8006a88 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2201      	movs	r2, #1
 8006a66:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d001      	beq.n	8006a78 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e000      	b.n	8006a7a <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 8006a78:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3720      	adds	r7, #32
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	ffff0000 	.word	0xffff0000

08006a88 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	695b      	ldr	r3, [r3, #20]
 8006a96:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699a      	ldr	r2, [r3, #24]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0208 	orr.w	r2, r2, #8
 8006aa6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	699a      	ldr	r2, [r3, #24]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0210 	orr.w	r2, r2, #16
 8006ab6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f022 0201 	bic.w	r2, r2, #1
 8006ac6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6919      	ldr	r1, [r3, #16]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	4b3c      	ldr	r3, [pc, #240]	; (8006bc4 <SPI_CloseTransfer+0x13c>)
 8006ad4:	400b      	ands	r3, r1
 8006ad6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	689a      	ldr	r2, [r3, #8]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006ae6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d014      	beq.n	8006b1e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f003 0320 	and.w	r3, r3, #32
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00f      	beq.n	8006b1e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b04:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	699a      	ldr	r2, [r3, #24]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f042 0220 	orr.w	r2, r2, #32
 8006b1c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b03      	cmp	r3, #3
 8006b28:	d014      	beq.n	8006b54 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00f      	beq.n	8006b54 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b3a:	f043 0204 	orr.w	r2, r3, #4
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	699a      	ldr	r2, [r3, #24]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b52:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00f      	beq.n	8006b7e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b64:	f043 0201 	orr.w	r2, r3, #1
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	699a      	ldr	r2, [r3, #24]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b7c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00f      	beq.n	8006ba8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b8e:	f043 0208 	orr.w	r2, r3, #8
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	699a      	ldr	r2, [r3, #24]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ba6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8006bb8:	bf00      	nop
 8006bba:	3714      	adds	r7, #20
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr
 8006bc4:	fffffc90 	.word	0xfffffc90

08006bc8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	603b      	str	r3, [r7, #0]
 8006bd4:	4613      	mov	r3, r2
 8006bd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006bd8:	e010      	b.n	8006bfc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bda:	f7fc fa15 	bl	8003008 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	683a      	ldr	r2, [r7, #0]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d803      	bhi.n	8006bf2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf0:	d102      	bne.n	8006bf8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e00f      	b.n	8006c1c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	695a      	ldr	r2, [r3, #20]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	4013      	ands	r3, r2
 8006c06:	68ba      	ldr	r2, [r7, #8]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	bf0c      	ite	eq
 8006c0c:	2301      	moveq	r3, #1
 8006c0e:	2300      	movne	r3, #0
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	461a      	mov	r2, r3
 8006c14:	79fb      	ldrb	r3, [r7, #7]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d0df      	beq.n	8006bda <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3710      	adds	r7, #16
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c30:	095b      	lsrs	r3, r3, #5
 8006c32:	3301      	adds	r3, #1
 8006c34:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	3307      	adds	r3, #7
 8006c42:	08db      	lsrs	r3, r3, #3
 8006c44:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	fb02 f303 	mul.w	r3, r2, r3
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr

08006c5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b082      	sub	sp, #8
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e049      	b.n	8006d00 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7fc f8b3 	bl	8002dec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2202      	movs	r2, #2
 8006c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	3304      	adds	r3, #4
 8006c96:	4619      	mov	r1, r3
 8006c98:	4610      	mov	r0, r2
 8006c9a:	f000 f949 	bl	8006f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b086      	sub	sp, #24
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d14:	2300      	movs	r3, #0
 8006d16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d101      	bne.n	8006d26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d22:	2302      	movs	r3, #2
 8006d24:	e0ff      	b.n	8006f26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b14      	cmp	r3, #20
 8006d32:	f200 80f0 	bhi.w	8006f16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d36:	a201      	add	r2, pc, #4	; (adr r2, 8006d3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006f17 	.word	0x08006f17
 8006d44:	08006f17 	.word	0x08006f17
 8006d48:	08006f17 	.word	0x08006f17
 8006d4c:	08006dd1 	.word	0x08006dd1
 8006d50:	08006f17 	.word	0x08006f17
 8006d54:	08006f17 	.word	0x08006f17
 8006d58:	08006f17 	.word	0x08006f17
 8006d5c:	08006e13 	.word	0x08006e13
 8006d60:	08006f17 	.word	0x08006f17
 8006d64:	08006f17 	.word	0x08006f17
 8006d68:	08006f17 	.word	0x08006f17
 8006d6c:	08006e53 	.word	0x08006e53
 8006d70:	08006f17 	.word	0x08006f17
 8006d74:	08006f17 	.word	0x08006f17
 8006d78:	08006f17 	.word	0x08006f17
 8006d7c:	08006e95 	.word	0x08006e95
 8006d80:	08006f17 	.word	0x08006f17
 8006d84:	08006f17 	.word	0x08006f17
 8006d88:	08006f17 	.word	0x08006f17
 8006d8c:	08006ed5 	.word	0x08006ed5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68b9      	ldr	r1, [r7, #8]
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 f970 	bl	800707c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	699a      	ldr	r2, [r3, #24]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f042 0208 	orr.w	r2, r2, #8
 8006daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	699a      	ldr	r2, [r3, #24]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f022 0204 	bic.w	r2, r2, #4
 8006dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6999      	ldr	r1, [r3, #24]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	691a      	ldr	r2, [r3, #16]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	430a      	orrs	r2, r1
 8006dcc:	619a      	str	r2, [r3, #24]
      break;
 8006dce:	e0a5      	b.n	8006f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	68b9      	ldr	r1, [r7, #8]
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f000 f9e0 	bl	800719c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	699a      	ldr	r2, [r3, #24]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699a      	ldr	r2, [r3, #24]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	6999      	ldr	r1, [r3, #24]
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	021a      	lsls	r2, r3, #8
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	619a      	str	r2, [r3, #24]
      break;
 8006e10:	e084      	b.n	8006f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68b9      	ldr	r1, [r7, #8]
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f000 fa49 	bl	80072b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	69da      	ldr	r2, [r3, #28]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0208 	orr.w	r2, r2, #8
 8006e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	69da      	ldr	r2, [r3, #28]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0204 	bic.w	r2, r2, #4
 8006e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	69d9      	ldr	r1, [r3, #28]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	691a      	ldr	r2, [r3, #16]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	61da      	str	r2, [r3, #28]
      break;
 8006e50:	e064      	b.n	8006f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68b9      	ldr	r1, [r7, #8]
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f000 fab1 	bl	80073c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	69da      	ldr	r2, [r3, #28]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	69da      	ldr	r2, [r3, #28]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	69d9      	ldr	r1, [r3, #28]
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	021a      	lsls	r2, r3, #8
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	61da      	str	r2, [r3, #28]
      break;
 8006e92:	e043      	b.n	8006f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68b9      	ldr	r1, [r7, #8]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 fafa 	bl	8007494 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0208 	orr.w	r2, r2, #8
 8006eae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 0204 	bic.w	r2, r2, #4
 8006ebe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	691a      	ldr	r2, [r3, #16]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ed2:	e023      	b.n	8006f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68b9      	ldr	r1, [r7, #8]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f000 fb3e 	bl	800755c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006efe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	021a      	lsls	r2, r3, #8
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	430a      	orrs	r2, r1
 8006f12:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006f14:	e002      	b.n	8006f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	75fb      	strb	r3, [r7, #23]
      break;
 8006f1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f24:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3718      	adds	r7, #24
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop

08006f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a44      	ldr	r2, [pc, #272]	; (8007054 <TIM_Base_SetConfig+0x124>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d013      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f4e:	d00f      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a41      	ldr	r2, [pc, #260]	; (8007058 <TIM_Base_SetConfig+0x128>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00b      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a40      	ldr	r2, [pc, #256]	; (800705c <TIM_Base_SetConfig+0x12c>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d007      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a3f      	ldr	r2, [pc, #252]	; (8007060 <TIM_Base_SetConfig+0x130>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d003      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a3e      	ldr	r2, [pc, #248]	; (8007064 <TIM_Base_SetConfig+0x134>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d108      	bne.n	8006f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a33      	ldr	r2, [pc, #204]	; (8007054 <TIM_Base_SetConfig+0x124>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d027      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f90:	d023      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a30      	ldr	r2, [pc, #192]	; (8007058 <TIM_Base_SetConfig+0x128>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d01f      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a2f      	ldr	r2, [pc, #188]	; (800705c <TIM_Base_SetConfig+0x12c>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d01b      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a2e      	ldr	r2, [pc, #184]	; (8007060 <TIM_Base_SetConfig+0x130>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d017      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a2d      	ldr	r2, [pc, #180]	; (8007064 <TIM_Base_SetConfig+0x134>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d013      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a2c      	ldr	r2, [pc, #176]	; (8007068 <TIM_Base_SetConfig+0x138>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d00f      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a2b      	ldr	r2, [pc, #172]	; (800706c <TIM_Base_SetConfig+0x13c>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d00b      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a2a      	ldr	r2, [pc, #168]	; (8007070 <TIM_Base_SetConfig+0x140>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d007      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a29      	ldr	r2, [pc, #164]	; (8007074 <TIM_Base_SetConfig+0x144>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d003      	beq.n	8006fda <TIM_Base_SetConfig+0xaa>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a28      	ldr	r2, [pc, #160]	; (8007078 <TIM_Base_SetConfig+0x148>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d108      	bne.n	8006fec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a10      	ldr	r2, [pc, #64]	; (8007054 <TIM_Base_SetConfig+0x124>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d00f      	beq.n	8007038 <TIM_Base_SetConfig+0x108>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a12      	ldr	r2, [pc, #72]	; (8007064 <TIM_Base_SetConfig+0x134>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d00b      	beq.n	8007038 <TIM_Base_SetConfig+0x108>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a11      	ldr	r2, [pc, #68]	; (8007068 <TIM_Base_SetConfig+0x138>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d007      	beq.n	8007038 <TIM_Base_SetConfig+0x108>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a10      	ldr	r2, [pc, #64]	; (800706c <TIM_Base_SetConfig+0x13c>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d003      	beq.n	8007038 <TIM_Base_SetConfig+0x108>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a0f      	ldr	r2, [pc, #60]	; (8007070 <TIM_Base_SetConfig+0x140>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d103      	bne.n	8007040 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	615a      	str	r2, [r3, #20]
}
 8007046:	bf00      	nop
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	40010000 	.word	0x40010000
 8007058:	40000400 	.word	0x40000400
 800705c:	40000800 	.word	0x40000800
 8007060:	40000c00 	.word	0x40000c00
 8007064:	40010400 	.word	0x40010400
 8007068:	40014000 	.word	0x40014000
 800706c:	40014400 	.word	0x40014400
 8007070:	40014800 	.word	0x40014800
 8007074:	4000e000 	.word	0x4000e000
 8007078:	4000e400 	.word	0x4000e400

0800707c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800707c:	b480      	push	{r7}
 800707e:	b087      	sub	sp, #28
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	f023 0201 	bic.w	r2, r3, #1
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	699b      	ldr	r3, [r3, #24]
 80070a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	4b37      	ldr	r3, [pc, #220]	; (8007184 <TIM_OC1_SetConfig+0x108>)
 80070a8:	4013      	ands	r3, r2
 80070aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f023 0303 	bic.w	r3, r3, #3
 80070b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f023 0302 	bic.w	r3, r3, #2
 80070c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a2d      	ldr	r2, [pc, #180]	; (8007188 <TIM_OC1_SetConfig+0x10c>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d00f      	beq.n	80070f8 <TIM_OC1_SetConfig+0x7c>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a2c      	ldr	r2, [pc, #176]	; (800718c <TIM_OC1_SetConfig+0x110>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00b      	beq.n	80070f8 <TIM_OC1_SetConfig+0x7c>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a2b      	ldr	r2, [pc, #172]	; (8007190 <TIM_OC1_SetConfig+0x114>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d007      	beq.n	80070f8 <TIM_OC1_SetConfig+0x7c>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a2a      	ldr	r2, [pc, #168]	; (8007194 <TIM_OC1_SetConfig+0x118>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d003      	beq.n	80070f8 <TIM_OC1_SetConfig+0x7c>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a29      	ldr	r2, [pc, #164]	; (8007198 <TIM_OC1_SetConfig+0x11c>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d10c      	bne.n	8007112 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f023 0308 	bic.w	r3, r3, #8
 80070fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	4313      	orrs	r3, r2
 8007108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f023 0304 	bic.w	r3, r3, #4
 8007110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a1c      	ldr	r2, [pc, #112]	; (8007188 <TIM_OC1_SetConfig+0x10c>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d00f      	beq.n	800713a <TIM_OC1_SetConfig+0xbe>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a1b      	ldr	r2, [pc, #108]	; (800718c <TIM_OC1_SetConfig+0x110>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d00b      	beq.n	800713a <TIM_OC1_SetConfig+0xbe>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a1a      	ldr	r2, [pc, #104]	; (8007190 <TIM_OC1_SetConfig+0x114>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d007      	beq.n	800713a <TIM_OC1_SetConfig+0xbe>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a19      	ldr	r2, [pc, #100]	; (8007194 <TIM_OC1_SetConfig+0x118>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d003      	beq.n	800713a <TIM_OC1_SetConfig+0xbe>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a18      	ldr	r2, [pc, #96]	; (8007198 <TIM_OC1_SetConfig+0x11c>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d111      	bne.n	800715e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007140:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007148:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	695b      	ldr	r3, [r3, #20]
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	4313      	orrs	r3, r2
 8007152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	4313      	orrs	r3, r2
 800715c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	685a      	ldr	r2, [r3, #4]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	697a      	ldr	r2, [r7, #20]
 8007176:	621a      	str	r2, [r3, #32]
}
 8007178:	bf00      	nop
 800717a:	371c      	adds	r7, #28
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr
 8007184:	fffeff8f 	.word	0xfffeff8f
 8007188:	40010000 	.word	0x40010000
 800718c:	40010400 	.word	0x40010400
 8007190:	40014000 	.word	0x40014000
 8007194:	40014400 	.word	0x40014400
 8007198:	40014800 	.word	0x40014800

0800719c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800719c:	b480      	push	{r7}
 800719e:	b087      	sub	sp, #28
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a1b      	ldr	r3, [r3, #32]
 80071aa:	f023 0210 	bic.w	r2, r3, #16
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	4b34      	ldr	r3, [pc, #208]	; (8007298 <TIM_OC2_SetConfig+0xfc>)
 80071c8:	4013      	ands	r3, r2
 80071ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	021b      	lsls	r3, r3, #8
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	4313      	orrs	r3, r2
 80071de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	f023 0320 	bic.w	r3, r3, #32
 80071e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	011b      	lsls	r3, r3, #4
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a29      	ldr	r2, [pc, #164]	; (800729c <TIM_OC2_SetConfig+0x100>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d003      	beq.n	8007204 <TIM_OC2_SetConfig+0x68>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a28      	ldr	r2, [pc, #160]	; (80072a0 <TIM_OC2_SetConfig+0x104>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d10d      	bne.n	8007220 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800720a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800721e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a1e      	ldr	r2, [pc, #120]	; (800729c <TIM_OC2_SetConfig+0x100>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d00f      	beq.n	8007248 <TIM_OC2_SetConfig+0xac>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a1d      	ldr	r2, [pc, #116]	; (80072a0 <TIM_OC2_SetConfig+0x104>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d00b      	beq.n	8007248 <TIM_OC2_SetConfig+0xac>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a1c      	ldr	r2, [pc, #112]	; (80072a4 <TIM_OC2_SetConfig+0x108>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d007      	beq.n	8007248 <TIM_OC2_SetConfig+0xac>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a1b      	ldr	r2, [pc, #108]	; (80072a8 <TIM_OC2_SetConfig+0x10c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d003      	beq.n	8007248 <TIM_OC2_SetConfig+0xac>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a1a      	ldr	r2, [pc, #104]	; (80072ac <TIM_OC2_SetConfig+0x110>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d113      	bne.n	8007270 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800724e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007256:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	695b      	ldr	r3, [r3, #20]
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	4313      	orrs	r3, r2
 800726e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	693a      	ldr	r2, [r7, #16]
 8007274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	68fa      	ldr	r2, [r7, #12]
 800727a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	697a      	ldr	r2, [r7, #20]
 8007288:	621a      	str	r2, [r3, #32]
}
 800728a:	bf00      	nop
 800728c:	371c      	adds	r7, #28
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	feff8fff 	.word	0xfeff8fff
 800729c:	40010000 	.word	0x40010000
 80072a0:	40010400 	.word	0x40010400
 80072a4:	40014000 	.word	0x40014000
 80072a8:	40014400 	.word	0x40014400
 80072ac:	40014800 	.word	0x40014800

080072b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a1b      	ldr	r3, [r3, #32]
 80072ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	4b33      	ldr	r3, [pc, #204]	; (80073a8 <TIM_OC3_SetConfig+0xf8>)
 80072dc:	4013      	ands	r3, r2
 80072de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f023 0303 	bic.w	r3, r3, #3
 80072e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	021b      	lsls	r3, r3, #8
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	4313      	orrs	r3, r2
 8007304:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a28      	ldr	r2, [pc, #160]	; (80073ac <TIM_OC3_SetConfig+0xfc>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d003      	beq.n	8007316 <TIM_OC3_SetConfig+0x66>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a27      	ldr	r2, [pc, #156]	; (80073b0 <TIM_OC3_SetConfig+0x100>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d10d      	bne.n	8007332 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800731c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	021b      	lsls	r3, r3, #8
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	4313      	orrs	r3, r2
 8007328:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007330:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a1d      	ldr	r2, [pc, #116]	; (80073ac <TIM_OC3_SetConfig+0xfc>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d00f      	beq.n	800735a <TIM_OC3_SetConfig+0xaa>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4a1c      	ldr	r2, [pc, #112]	; (80073b0 <TIM_OC3_SetConfig+0x100>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d00b      	beq.n	800735a <TIM_OC3_SetConfig+0xaa>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	4a1b      	ldr	r2, [pc, #108]	; (80073b4 <TIM_OC3_SetConfig+0x104>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d007      	beq.n	800735a <TIM_OC3_SetConfig+0xaa>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	4a1a      	ldr	r2, [pc, #104]	; (80073b8 <TIM_OC3_SetConfig+0x108>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d003      	beq.n	800735a <TIM_OC3_SetConfig+0xaa>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a19      	ldr	r2, [pc, #100]	; (80073bc <TIM_OC3_SetConfig+0x10c>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d113      	bne.n	8007382 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007360:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007368:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	011b      	lsls	r3, r3, #4
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	4313      	orrs	r3, r2
 8007374:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	011b      	lsls	r3, r3, #4
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	4313      	orrs	r3, r2
 8007380:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	693a      	ldr	r2, [r7, #16]
 8007386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	685a      	ldr	r2, [r3, #4]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	621a      	str	r2, [r3, #32]
}
 800739c:	bf00      	nop
 800739e:	371c      	adds	r7, #28
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr
 80073a8:	fffeff8f 	.word	0xfffeff8f
 80073ac:	40010000 	.word	0x40010000
 80073b0:	40010400 	.word	0x40010400
 80073b4:	40014000 	.word	0x40014000
 80073b8:	40014400 	.word	0x40014400
 80073bc:	40014800 	.word	0x40014800

080073c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a1b      	ldr	r3, [r3, #32]
 80073ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a1b      	ldr	r3, [r3, #32]
 80073da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	69db      	ldr	r3, [r3, #28]
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	4b24      	ldr	r3, [pc, #144]	; (800747c <TIM_OC4_SetConfig+0xbc>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	021b      	lsls	r3, r3, #8
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	4313      	orrs	r3, r2
 8007402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800740a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	031b      	lsls	r3, r3, #12
 8007412:	693a      	ldr	r2, [r7, #16]
 8007414:	4313      	orrs	r3, r2
 8007416:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a19      	ldr	r2, [pc, #100]	; (8007480 <TIM_OC4_SetConfig+0xc0>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d00f      	beq.n	8007440 <TIM_OC4_SetConfig+0x80>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a18      	ldr	r2, [pc, #96]	; (8007484 <TIM_OC4_SetConfig+0xc4>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d00b      	beq.n	8007440 <TIM_OC4_SetConfig+0x80>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	4a17      	ldr	r2, [pc, #92]	; (8007488 <TIM_OC4_SetConfig+0xc8>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d007      	beq.n	8007440 <TIM_OC4_SetConfig+0x80>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4a16      	ldr	r2, [pc, #88]	; (800748c <TIM_OC4_SetConfig+0xcc>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d003      	beq.n	8007440 <TIM_OC4_SetConfig+0x80>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a15      	ldr	r2, [pc, #84]	; (8007490 <TIM_OC4_SetConfig+0xd0>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d109      	bne.n	8007454 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007446:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	695b      	ldr	r3, [r3, #20]
 800744c:	019b      	lsls	r3, r3, #6
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	4313      	orrs	r3, r2
 8007452:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	621a      	str	r2, [r3, #32]
}
 800746e:	bf00      	nop
 8007470:	371c      	adds	r7, #28
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	feff8fff 	.word	0xfeff8fff
 8007480:	40010000 	.word	0x40010000
 8007484:	40010400 	.word	0x40010400
 8007488:	40014000 	.word	0x40014000
 800748c:	40014400 	.word	0x40014400
 8007490:	40014800 	.word	0x40014800

08007494 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a1b      	ldr	r3, [r3, #32]
 80074ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	4b21      	ldr	r3, [pc, #132]	; (8007544 <TIM_OC5_SetConfig+0xb0>)
 80074c0:	4013      	ands	r3, r2
 80074c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80074d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	041b      	lsls	r3, r3, #16
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	4313      	orrs	r3, r2
 80074e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a18      	ldr	r2, [pc, #96]	; (8007548 <TIM_OC5_SetConfig+0xb4>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d00f      	beq.n	800750a <TIM_OC5_SetConfig+0x76>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a17      	ldr	r2, [pc, #92]	; (800754c <TIM_OC5_SetConfig+0xb8>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d00b      	beq.n	800750a <TIM_OC5_SetConfig+0x76>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a16      	ldr	r2, [pc, #88]	; (8007550 <TIM_OC5_SetConfig+0xbc>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d007      	beq.n	800750a <TIM_OC5_SetConfig+0x76>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a15      	ldr	r2, [pc, #84]	; (8007554 <TIM_OC5_SetConfig+0xc0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d003      	beq.n	800750a <TIM_OC5_SetConfig+0x76>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a14      	ldr	r2, [pc, #80]	; (8007558 <TIM_OC5_SetConfig+0xc4>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d109      	bne.n	800751e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007510:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	021b      	lsls	r3, r3, #8
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	4313      	orrs	r3, r2
 800751c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	697a      	ldr	r2, [r7, #20]
 8007522:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	685a      	ldr	r2, [r3, #4]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	621a      	str	r2, [r3, #32]
}
 8007538:	bf00      	nop
 800753a:	371c      	adds	r7, #28
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr
 8007544:	fffeff8f 	.word	0xfffeff8f
 8007548:	40010000 	.word	0x40010000
 800754c:	40010400 	.word	0x40010400
 8007550:	40014000 	.word	0x40014000
 8007554:	40014400 	.word	0x40014400
 8007558:	40014800 	.word	0x40014800

0800755c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800755c:	b480      	push	{r7}
 800755e:	b087      	sub	sp, #28
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a1b      	ldr	r3, [r3, #32]
 800756a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	4b22      	ldr	r3, [pc, #136]	; (8007610 <TIM_OC6_SetConfig+0xb4>)
 8007588:	4013      	ands	r3, r2
 800758a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	021b      	lsls	r3, r3, #8
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	4313      	orrs	r3, r2
 8007596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800759e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	051b      	lsls	r3, r3, #20
 80075a6:	693a      	ldr	r2, [r7, #16]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a19      	ldr	r2, [pc, #100]	; (8007614 <TIM_OC6_SetConfig+0xb8>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d00f      	beq.n	80075d4 <TIM_OC6_SetConfig+0x78>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a18      	ldr	r2, [pc, #96]	; (8007618 <TIM_OC6_SetConfig+0xbc>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d00b      	beq.n	80075d4 <TIM_OC6_SetConfig+0x78>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a17      	ldr	r2, [pc, #92]	; (800761c <TIM_OC6_SetConfig+0xc0>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d007      	beq.n	80075d4 <TIM_OC6_SetConfig+0x78>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a16      	ldr	r2, [pc, #88]	; (8007620 <TIM_OC6_SetConfig+0xc4>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d003      	beq.n	80075d4 <TIM_OC6_SetConfig+0x78>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a15      	ldr	r2, [pc, #84]	; (8007624 <TIM_OC6_SetConfig+0xc8>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d109      	bne.n	80075e8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	029b      	lsls	r3, r3, #10
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	685a      	ldr	r2, [r3, #4]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	621a      	str	r2, [r3, #32]
}
 8007602:	bf00      	nop
 8007604:	371c      	adds	r7, #28
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	feff8fff 	.word	0xfeff8fff
 8007614:	40010000 	.word	0x40010000
 8007618:	40010400 	.word	0x40010400
 800761c:	40014000 	.word	0x40014000
 8007620:	40014400 	.word	0x40014400
 8007624:	40014800 	.word	0x40014800

08007628 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d109      	bne.n	800764c <HAL_TIMEx_PWMN_Start+0x24>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800763e:	b2db      	uxtb	r3, r3
 8007640:	2b01      	cmp	r3, #1
 8007642:	bf14      	ite	ne
 8007644:	2301      	movne	r3, #1
 8007646:	2300      	moveq	r3, #0
 8007648:	b2db      	uxtb	r3, r3
 800764a:	e022      	b.n	8007692 <HAL_TIMEx_PWMN_Start+0x6a>
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	2b04      	cmp	r3, #4
 8007650:	d109      	bne.n	8007666 <HAL_TIMEx_PWMN_Start+0x3e>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b01      	cmp	r3, #1
 800765c:	bf14      	ite	ne
 800765e:	2301      	movne	r3, #1
 8007660:	2300      	moveq	r3, #0
 8007662:	b2db      	uxtb	r3, r3
 8007664:	e015      	b.n	8007692 <HAL_TIMEx_PWMN_Start+0x6a>
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	2b08      	cmp	r3, #8
 800766a:	d109      	bne.n	8007680 <HAL_TIMEx_PWMN_Start+0x58>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b01      	cmp	r3, #1
 8007676:	bf14      	ite	ne
 8007678:	2301      	movne	r3, #1
 800767a:	2300      	moveq	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	e008      	b.n	8007692 <HAL_TIMEx_PWMN_Start+0x6a>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007686:	b2db      	uxtb	r3, r3
 8007688:	2b01      	cmp	r3, #1
 800768a:	bf14      	ite	ne
 800768c:	2301      	movne	r3, #1
 800768e:	2300      	moveq	r3, #0
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e07d      	b.n	8007796 <HAL_TIMEx_PWMN_Start+0x16e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d104      	bne.n	80076aa <HAL_TIMEx_PWMN_Start+0x82>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076a8:	e013      	b.n	80076d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	2b04      	cmp	r3, #4
 80076ae:	d104      	bne.n	80076ba <HAL_TIMEx_PWMN_Start+0x92>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2202      	movs	r2, #2
 80076b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076b8:	e00b      	b.n	80076d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	2b08      	cmp	r3, #8
 80076be:	d104      	bne.n	80076ca <HAL_TIMEx_PWMN_Start+0xa2>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80076c8:	e003      	b.n	80076d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2202      	movs	r2, #2
 80076ce:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2204      	movs	r2, #4
 80076d8:	6839      	ldr	r1, [r7, #0]
 80076da:	4618      	mov	r0, r3
 80076dc:	f000 f9b0 	bl	8007a40 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80076ee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a2a      	ldr	r2, [pc, #168]	; (80077a0 <HAL_TIMEx_PWMN_Start+0x178>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d02c      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007702:	d027      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a26      	ldr	r2, [pc, #152]	; (80077a4 <HAL_TIMEx_PWMN_Start+0x17c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d022      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a25      	ldr	r2, [pc, #148]	; (80077a8 <HAL_TIMEx_PWMN_Start+0x180>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d01d      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a23      	ldr	r2, [pc, #140]	; (80077ac <HAL_TIMEx_PWMN_Start+0x184>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d018      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a22      	ldr	r2, [pc, #136]	; (80077b0 <HAL_TIMEx_PWMN_Start+0x188>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d013      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a20      	ldr	r2, [pc, #128]	; (80077b4 <HAL_TIMEx_PWMN_Start+0x18c>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d00e      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a1f      	ldr	r2, [pc, #124]	; (80077b8 <HAL_TIMEx_PWMN_Start+0x190>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d009      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a1d      	ldr	r2, [pc, #116]	; (80077bc <HAL_TIMEx_PWMN_Start+0x194>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d004      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x12c>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a1c      	ldr	r2, [pc, #112]	; (80077c0 <HAL_TIMEx_PWMN_Start+0x198>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d115      	bne.n	8007780 <HAL_TIMEx_PWMN_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	689a      	ldr	r2, [r3, #8]
 800775a:	4b1a      	ldr	r3, [pc, #104]	; (80077c4 <HAL_TIMEx_PWMN_Start+0x19c>)
 800775c:	4013      	ands	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b06      	cmp	r3, #6
 8007764:	d015      	beq.n	8007792 <HAL_TIMEx_PWMN_Start+0x16a>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800776c:	d011      	beq.n	8007792 <HAL_TIMEx_PWMN_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f042 0201 	orr.w	r2, r2, #1
 800777c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800777e:	e008      	b.n	8007792 <HAL_TIMEx_PWMN_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f042 0201 	orr.w	r2, r2, #1
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	e000      	b.n	8007794 <HAL_TIMEx_PWMN_Start+0x16c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007792:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	40010000 	.word	0x40010000
 80077a4:	40000400 	.word	0x40000400
 80077a8:	40000800 	.word	0x40000800
 80077ac:	40000c00 	.word	0x40000c00
 80077b0:	40010400 	.word	0x40010400
 80077b4:	40001800 	.word	0x40001800
 80077b8:	40014000 	.word	0x40014000
 80077bc:	4000e000 	.word	0x4000e000
 80077c0:	4000e400 	.word	0x4000e400
 80077c4:	00010007 	.word	0x00010007

080077c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d101      	bne.n	80077e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077dc:	2302      	movs	r3, #2
 80077de:	e077      	b.n	80078d0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2202      	movs	r2, #2
 80077ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a35      	ldr	r2, [pc, #212]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d004      	beq.n	8007814 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a34      	ldr	r2, [pc, #208]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d108      	bne.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800781a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	68fa      	ldr	r2, [r7, #12]
 8007822:	4313      	orrs	r3, r2
 8007824:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	4313      	orrs	r3, r2
 8007836:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a25      	ldr	r2, [pc, #148]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d02c      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007852:	d027      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a22      	ldr	r2, [pc, #136]	; (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d022      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a21      	ldr	r2, [pc, #132]	; (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d01d      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a1f      	ldr	r2, [pc, #124]	; (80078ec <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d018      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a1a      	ldr	r2, [pc, #104]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d013      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a1b      	ldr	r2, [pc, #108]	; (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00e      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a1a      	ldr	r2, [pc, #104]	; (80078f4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d009      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a18      	ldr	r2, [pc, #96]	; (80078f8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d004      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a17      	ldr	r2, [pc, #92]	; (80078fc <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d10c      	bne.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078ce:	2300      	movs	r3, #0
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40010400 	.word	0x40010400
 80078e4:	40000400 	.word	0x40000400
 80078e8:	40000800 	.word	0x40000800
 80078ec:	40000c00 	.word	0x40000c00
 80078f0:	40001800 	.word	0x40001800
 80078f4:	40014000 	.word	0x40014000
 80078f8:	4000e000 	.word	0x4000e000
 80078fc:	4000e400 	.word	0x4000e400

08007900 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800790a:	2300      	movs	r3, #0
 800790c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007914:	2b01      	cmp	r3, #1
 8007916:	d101      	bne.n	800791c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007918:	2302      	movs	r3, #2
 800791a:	e087      	b.n	8007a2c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	4313      	orrs	r3, r2
 8007930:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	4313      	orrs	r3, r2
 800793e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4313      	orrs	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	4313      	orrs	r3, r2
 8007968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007982:	4313      	orrs	r3, r2
 8007984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	041b      	lsls	r3, r3, #16
 8007992:	4313      	orrs	r3, r2
 8007994:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a27      	ldr	r2, [pc, #156]	; (8007a38 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d004      	beq.n	80079aa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a25      	ldr	r2, [pc, #148]	; (8007a3c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d106      	bne.n	80079b8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	69db      	ldr	r3, [r3, #28]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a1e      	ldr	r2, [pc, #120]	; (8007a38 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d004      	beq.n	80079cc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a1d      	ldr	r2, [pc, #116]	; (8007a3c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d126      	bne.n	8007a1a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079d6:	051b      	lsls	r3, r3, #20
 80079d8:	4313      	orrs	r3, r2
 80079da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f4:	4313      	orrs	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a0e      	ldr	r2, [pc, #56]	; (8007a38 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d004      	beq.n	8007a0c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a0d      	ldr	r2, [pc, #52]	; (8007a3c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d106      	bne.n	8007a1a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a16:	4313      	orrs	r3, r2
 8007a18:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3714      	adds	r7, #20
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr
 8007a38:	40010000 	.word	0x40010000
 8007a3c:	40010400 	.word	0x40010400

08007a40 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	f003 031f 	and.w	r3, r3, #31
 8007a52:	2204      	movs	r2, #4
 8007a54:	fa02 f303 	lsl.w	r3, r2, r3
 8007a58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6a1a      	ldr	r2, [r3, #32]
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	43db      	mvns	r3, r3
 8007a62:	401a      	ands	r2, r3
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6a1a      	ldr	r2, [r3, #32]
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f003 031f 	and.w	r3, r3, #31
 8007a72:	6879      	ldr	r1, [r7, #4]
 8007a74:	fa01 f303 	lsl.w	r3, r1, r3
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	621a      	str	r2, [r3, #32]
}
 8007a7e:	bf00      	nop
 8007a80:	371c      	adds	r7, #28
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	4770      	bx	lr
	...

08007a8c <siprintf>:
 8007a8c:	b40e      	push	{r1, r2, r3}
 8007a8e:	b500      	push	{lr}
 8007a90:	b09c      	sub	sp, #112	; 0x70
 8007a92:	ab1d      	add	r3, sp, #116	; 0x74
 8007a94:	9002      	str	r0, [sp, #8]
 8007a96:	9006      	str	r0, [sp, #24]
 8007a98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a9c:	4809      	ldr	r0, [pc, #36]	; (8007ac4 <siprintf+0x38>)
 8007a9e:	9107      	str	r1, [sp, #28]
 8007aa0:	9104      	str	r1, [sp, #16]
 8007aa2:	4909      	ldr	r1, [pc, #36]	; (8007ac8 <siprintf+0x3c>)
 8007aa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aa8:	9105      	str	r1, [sp, #20]
 8007aaa:	6800      	ldr	r0, [r0, #0]
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	a902      	add	r1, sp, #8
 8007ab0:	f000 f992 	bl	8007dd8 <_svfiprintf_r>
 8007ab4:	9b02      	ldr	r3, [sp, #8]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	b01c      	add	sp, #112	; 0x70
 8007abc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ac0:	b003      	add	sp, #12
 8007ac2:	4770      	bx	lr
 8007ac4:	240000ec 	.word	0x240000ec
 8007ac8:	ffff0208 	.word	0xffff0208

08007acc <memset>:
 8007acc:	4402      	add	r2, r0
 8007ace:	4603      	mov	r3, r0
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d100      	bne.n	8007ad6 <memset+0xa>
 8007ad4:	4770      	bx	lr
 8007ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8007ada:	e7f9      	b.n	8007ad0 <memset+0x4>

08007adc <__errno>:
 8007adc:	4b01      	ldr	r3, [pc, #4]	; (8007ae4 <__errno+0x8>)
 8007ade:	6818      	ldr	r0, [r3, #0]
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	240000ec 	.word	0x240000ec

08007ae8 <__libc_init_array>:
 8007ae8:	b570      	push	{r4, r5, r6, lr}
 8007aea:	4d0d      	ldr	r5, [pc, #52]	; (8007b20 <__libc_init_array+0x38>)
 8007aec:	4c0d      	ldr	r4, [pc, #52]	; (8007b24 <__libc_init_array+0x3c>)
 8007aee:	1b64      	subs	r4, r4, r5
 8007af0:	10a4      	asrs	r4, r4, #2
 8007af2:	2600      	movs	r6, #0
 8007af4:	42a6      	cmp	r6, r4
 8007af6:	d109      	bne.n	8007b0c <__libc_init_array+0x24>
 8007af8:	4d0b      	ldr	r5, [pc, #44]	; (8007b28 <__libc_init_array+0x40>)
 8007afa:	4c0c      	ldr	r4, [pc, #48]	; (8007b2c <__libc_init_array+0x44>)
 8007afc:	f000 fc6a 	bl	80083d4 <_init>
 8007b00:	1b64      	subs	r4, r4, r5
 8007b02:	10a4      	asrs	r4, r4, #2
 8007b04:	2600      	movs	r6, #0
 8007b06:	42a6      	cmp	r6, r4
 8007b08:	d105      	bne.n	8007b16 <__libc_init_array+0x2e>
 8007b0a:	bd70      	pop	{r4, r5, r6, pc}
 8007b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b10:	4798      	blx	r3
 8007b12:	3601      	adds	r6, #1
 8007b14:	e7ee      	b.n	8007af4 <__libc_init_array+0xc>
 8007b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b1a:	4798      	blx	r3
 8007b1c:	3601      	adds	r6, #1
 8007b1e:	e7f2      	b.n	8007b06 <__libc_init_array+0x1e>
 8007b20:	0800f340 	.word	0x0800f340
 8007b24:	0800f340 	.word	0x0800f340
 8007b28:	0800f340 	.word	0x0800f340
 8007b2c:	0800f344 	.word	0x0800f344

08007b30 <__retarget_lock_acquire_recursive>:
 8007b30:	4770      	bx	lr

08007b32 <__retarget_lock_release_recursive>:
 8007b32:	4770      	bx	lr

08007b34 <_free_r>:
 8007b34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b36:	2900      	cmp	r1, #0
 8007b38:	d044      	beq.n	8007bc4 <_free_r+0x90>
 8007b3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b3e:	9001      	str	r0, [sp, #4]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f1a1 0404 	sub.w	r4, r1, #4
 8007b46:	bfb8      	it	lt
 8007b48:	18e4      	addlt	r4, r4, r3
 8007b4a:	f000 f8df 	bl	8007d0c <__malloc_lock>
 8007b4e:	4a1e      	ldr	r2, [pc, #120]	; (8007bc8 <_free_r+0x94>)
 8007b50:	9801      	ldr	r0, [sp, #4]
 8007b52:	6813      	ldr	r3, [r2, #0]
 8007b54:	b933      	cbnz	r3, 8007b64 <_free_r+0x30>
 8007b56:	6063      	str	r3, [r4, #4]
 8007b58:	6014      	str	r4, [r2, #0]
 8007b5a:	b003      	add	sp, #12
 8007b5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b60:	f000 b8da 	b.w	8007d18 <__malloc_unlock>
 8007b64:	42a3      	cmp	r3, r4
 8007b66:	d908      	bls.n	8007b7a <_free_r+0x46>
 8007b68:	6825      	ldr	r5, [r4, #0]
 8007b6a:	1961      	adds	r1, r4, r5
 8007b6c:	428b      	cmp	r3, r1
 8007b6e:	bf01      	itttt	eq
 8007b70:	6819      	ldreq	r1, [r3, #0]
 8007b72:	685b      	ldreq	r3, [r3, #4]
 8007b74:	1949      	addeq	r1, r1, r5
 8007b76:	6021      	streq	r1, [r4, #0]
 8007b78:	e7ed      	b.n	8007b56 <_free_r+0x22>
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	b10b      	cbz	r3, 8007b84 <_free_r+0x50>
 8007b80:	42a3      	cmp	r3, r4
 8007b82:	d9fa      	bls.n	8007b7a <_free_r+0x46>
 8007b84:	6811      	ldr	r1, [r2, #0]
 8007b86:	1855      	adds	r5, r2, r1
 8007b88:	42a5      	cmp	r5, r4
 8007b8a:	d10b      	bne.n	8007ba4 <_free_r+0x70>
 8007b8c:	6824      	ldr	r4, [r4, #0]
 8007b8e:	4421      	add	r1, r4
 8007b90:	1854      	adds	r4, r2, r1
 8007b92:	42a3      	cmp	r3, r4
 8007b94:	6011      	str	r1, [r2, #0]
 8007b96:	d1e0      	bne.n	8007b5a <_free_r+0x26>
 8007b98:	681c      	ldr	r4, [r3, #0]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	6053      	str	r3, [r2, #4]
 8007b9e:	440c      	add	r4, r1
 8007ba0:	6014      	str	r4, [r2, #0]
 8007ba2:	e7da      	b.n	8007b5a <_free_r+0x26>
 8007ba4:	d902      	bls.n	8007bac <_free_r+0x78>
 8007ba6:	230c      	movs	r3, #12
 8007ba8:	6003      	str	r3, [r0, #0]
 8007baa:	e7d6      	b.n	8007b5a <_free_r+0x26>
 8007bac:	6825      	ldr	r5, [r4, #0]
 8007bae:	1961      	adds	r1, r4, r5
 8007bb0:	428b      	cmp	r3, r1
 8007bb2:	bf04      	itt	eq
 8007bb4:	6819      	ldreq	r1, [r3, #0]
 8007bb6:	685b      	ldreq	r3, [r3, #4]
 8007bb8:	6063      	str	r3, [r4, #4]
 8007bba:	bf04      	itt	eq
 8007bbc:	1949      	addeq	r1, r1, r5
 8007bbe:	6021      	streq	r1, [r4, #0]
 8007bc0:	6054      	str	r4, [r2, #4]
 8007bc2:	e7ca      	b.n	8007b5a <_free_r+0x26>
 8007bc4:	b003      	add	sp, #12
 8007bc6:	bd30      	pop	{r4, r5, pc}
 8007bc8:	2400089c 	.word	0x2400089c

08007bcc <sbrk_aligned>:
 8007bcc:	b570      	push	{r4, r5, r6, lr}
 8007bce:	4e0e      	ldr	r6, [pc, #56]	; (8007c08 <sbrk_aligned+0x3c>)
 8007bd0:	460c      	mov	r4, r1
 8007bd2:	6831      	ldr	r1, [r6, #0]
 8007bd4:	4605      	mov	r5, r0
 8007bd6:	b911      	cbnz	r1, 8007bde <sbrk_aligned+0x12>
 8007bd8:	f000 fba6 	bl	8008328 <_sbrk_r>
 8007bdc:	6030      	str	r0, [r6, #0]
 8007bde:	4621      	mov	r1, r4
 8007be0:	4628      	mov	r0, r5
 8007be2:	f000 fba1 	bl	8008328 <_sbrk_r>
 8007be6:	1c43      	adds	r3, r0, #1
 8007be8:	d00a      	beq.n	8007c00 <sbrk_aligned+0x34>
 8007bea:	1cc4      	adds	r4, r0, #3
 8007bec:	f024 0403 	bic.w	r4, r4, #3
 8007bf0:	42a0      	cmp	r0, r4
 8007bf2:	d007      	beq.n	8007c04 <sbrk_aligned+0x38>
 8007bf4:	1a21      	subs	r1, r4, r0
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	f000 fb96 	bl	8008328 <_sbrk_r>
 8007bfc:	3001      	adds	r0, #1
 8007bfe:	d101      	bne.n	8007c04 <sbrk_aligned+0x38>
 8007c00:	f04f 34ff 	mov.w	r4, #4294967295
 8007c04:	4620      	mov	r0, r4
 8007c06:	bd70      	pop	{r4, r5, r6, pc}
 8007c08:	240008a0 	.word	0x240008a0

08007c0c <_malloc_r>:
 8007c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c10:	1ccd      	adds	r5, r1, #3
 8007c12:	f025 0503 	bic.w	r5, r5, #3
 8007c16:	3508      	adds	r5, #8
 8007c18:	2d0c      	cmp	r5, #12
 8007c1a:	bf38      	it	cc
 8007c1c:	250c      	movcc	r5, #12
 8007c1e:	2d00      	cmp	r5, #0
 8007c20:	4607      	mov	r7, r0
 8007c22:	db01      	blt.n	8007c28 <_malloc_r+0x1c>
 8007c24:	42a9      	cmp	r1, r5
 8007c26:	d905      	bls.n	8007c34 <_malloc_r+0x28>
 8007c28:	230c      	movs	r3, #12
 8007c2a:	603b      	str	r3, [r7, #0]
 8007c2c:	2600      	movs	r6, #0
 8007c2e:	4630      	mov	r0, r6
 8007c30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007d08 <_malloc_r+0xfc>
 8007c38:	f000 f868 	bl	8007d0c <__malloc_lock>
 8007c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c40:	461c      	mov	r4, r3
 8007c42:	bb5c      	cbnz	r4, 8007c9c <_malloc_r+0x90>
 8007c44:	4629      	mov	r1, r5
 8007c46:	4638      	mov	r0, r7
 8007c48:	f7ff ffc0 	bl	8007bcc <sbrk_aligned>
 8007c4c:	1c43      	adds	r3, r0, #1
 8007c4e:	4604      	mov	r4, r0
 8007c50:	d155      	bne.n	8007cfe <_malloc_r+0xf2>
 8007c52:	f8d8 4000 	ldr.w	r4, [r8]
 8007c56:	4626      	mov	r6, r4
 8007c58:	2e00      	cmp	r6, #0
 8007c5a:	d145      	bne.n	8007ce8 <_malloc_r+0xdc>
 8007c5c:	2c00      	cmp	r4, #0
 8007c5e:	d048      	beq.n	8007cf2 <_malloc_r+0xe6>
 8007c60:	6823      	ldr	r3, [r4, #0]
 8007c62:	4631      	mov	r1, r6
 8007c64:	4638      	mov	r0, r7
 8007c66:	eb04 0903 	add.w	r9, r4, r3
 8007c6a:	f000 fb5d 	bl	8008328 <_sbrk_r>
 8007c6e:	4581      	cmp	r9, r0
 8007c70:	d13f      	bne.n	8007cf2 <_malloc_r+0xe6>
 8007c72:	6821      	ldr	r1, [r4, #0]
 8007c74:	1a6d      	subs	r5, r5, r1
 8007c76:	4629      	mov	r1, r5
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff ffa7 	bl	8007bcc <sbrk_aligned>
 8007c7e:	3001      	adds	r0, #1
 8007c80:	d037      	beq.n	8007cf2 <_malloc_r+0xe6>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	442b      	add	r3, r5
 8007c86:	6023      	str	r3, [r4, #0]
 8007c88:	f8d8 3000 	ldr.w	r3, [r8]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d038      	beq.n	8007d02 <_malloc_r+0xf6>
 8007c90:	685a      	ldr	r2, [r3, #4]
 8007c92:	42a2      	cmp	r2, r4
 8007c94:	d12b      	bne.n	8007cee <_malloc_r+0xe2>
 8007c96:	2200      	movs	r2, #0
 8007c98:	605a      	str	r2, [r3, #4]
 8007c9a:	e00f      	b.n	8007cbc <_malloc_r+0xb0>
 8007c9c:	6822      	ldr	r2, [r4, #0]
 8007c9e:	1b52      	subs	r2, r2, r5
 8007ca0:	d41f      	bmi.n	8007ce2 <_malloc_r+0xd6>
 8007ca2:	2a0b      	cmp	r2, #11
 8007ca4:	d917      	bls.n	8007cd6 <_malloc_r+0xca>
 8007ca6:	1961      	adds	r1, r4, r5
 8007ca8:	42a3      	cmp	r3, r4
 8007caa:	6025      	str	r5, [r4, #0]
 8007cac:	bf18      	it	ne
 8007cae:	6059      	strne	r1, [r3, #4]
 8007cb0:	6863      	ldr	r3, [r4, #4]
 8007cb2:	bf08      	it	eq
 8007cb4:	f8c8 1000 	streq.w	r1, [r8]
 8007cb8:	5162      	str	r2, [r4, r5]
 8007cba:	604b      	str	r3, [r1, #4]
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	f104 060b 	add.w	r6, r4, #11
 8007cc2:	f000 f829 	bl	8007d18 <__malloc_unlock>
 8007cc6:	f026 0607 	bic.w	r6, r6, #7
 8007cca:	1d23      	adds	r3, r4, #4
 8007ccc:	1af2      	subs	r2, r6, r3
 8007cce:	d0ae      	beq.n	8007c2e <_malloc_r+0x22>
 8007cd0:	1b9b      	subs	r3, r3, r6
 8007cd2:	50a3      	str	r3, [r4, r2]
 8007cd4:	e7ab      	b.n	8007c2e <_malloc_r+0x22>
 8007cd6:	42a3      	cmp	r3, r4
 8007cd8:	6862      	ldr	r2, [r4, #4]
 8007cda:	d1dd      	bne.n	8007c98 <_malloc_r+0x8c>
 8007cdc:	f8c8 2000 	str.w	r2, [r8]
 8007ce0:	e7ec      	b.n	8007cbc <_malloc_r+0xb0>
 8007ce2:	4623      	mov	r3, r4
 8007ce4:	6864      	ldr	r4, [r4, #4]
 8007ce6:	e7ac      	b.n	8007c42 <_malloc_r+0x36>
 8007ce8:	4634      	mov	r4, r6
 8007cea:	6876      	ldr	r6, [r6, #4]
 8007cec:	e7b4      	b.n	8007c58 <_malloc_r+0x4c>
 8007cee:	4613      	mov	r3, r2
 8007cf0:	e7cc      	b.n	8007c8c <_malloc_r+0x80>
 8007cf2:	230c      	movs	r3, #12
 8007cf4:	603b      	str	r3, [r7, #0]
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	f000 f80e 	bl	8007d18 <__malloc_unlock>
 8007cfc:	e797      	b.n	8007c2e <_malloc_r+0x22>
 8007cfe:	6025      	str	r5, [r4, #0]
 8007d00:	e7dc      	b.n	8007cbc <_malloc_r+0xb0>
 8007d02:	605b      	str	r3, [r3, #4]
 8007d04:	deff      	udf	#255	; 0xff
 8007d06:	bf00      	nop
 8007d08:	2400089c 	.word	0x2400089c

08007d0c <__malloc_lock>:
 8007d0c:	4801      	ldr	r0, [pc, #4]	; (8007d14 <__malloc_lock+0x8>)
 8007d0e:	f7ff bf0f 	b.w	8007b30 <__retarget_lock_acquire_recursive>
 8007d12:	bf00      	nop
 8007d14:	24000898 	.word	0x24000898

08007d18 <__malloc_unlock>:
 8007d18:	4801      	ldr	r0, [pc, #4]	; (8007d20 <__malloc_unlock+0x8>)
 8007d1a:	f7ff bf0a 	b.w	8007b32 <__retarget_lock_release_recursive>
 8007d1e:	bf00      	nop
 8007d20:	24000898 	.word	0x24000898

08007d24 <__ssputs_r>:
 8007d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d28:	688e      	ldr	r6, [r1, #8]
 8007d2a:	461f      	mov	r7, r3
 8007d2c:	42be      	cmp	r6, r7
 8007d2e:	680b      	ldr	r3, [r1, #0]
 8007d30:	4682      	mov	sl, r0
 8007d32:	460c      	mov	r4, r1
 8007d34:	4690      	mov	r8, r2
 8007d36:	d82c      	bhi.n	8007d92 <__ssputs_r+0x6e>
 8007d38:	898a      	ldrh	r2, [r1, #12]
 8007d3a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d3e:	d026      	beq.n	8007d8e <__ssputs_r+0x6a>
 8007d40:	6965      	ldr	r5, [r4, #20]
 8007d42:	6909      	ldr	r1, [r1, #16]
 8007d44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d48:	eba3 0901 	sub.w	r9, r3, r1
 8007d4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d50:	1c7b      	adds	r3, r7, #1
 8007d52:	444b      	add	r3, r9
 8007d54:	106d      	asrs	r5, r5, #1
 8007d56:	429d      	cmp	r5, r3
 8007d58:	bf38      	it	cc
 8007d5a:	461d      	movcc	r5, r3
 8007d5c:	0553      	lsls	r3, r2, #21
 8007d5e:	d527      	bpl.n	8007db0 <__ssputs_r+0x8c>
 8007d60:	4629      	mov	r1, r5
 8007d62:	f7ff ff53 	bl	8007c0c <_malloc_r>
 8007d66:	4606      	mov	r6, r0
 8007d68:	b360      	cbz	r0, 8007dc4 <__ssputs_r+0xa0>
 8007d6a:	6921      	ldr	r1, [r4, #16]
 8007d6c:	464a      	mov	r2, r9
 8007d6e:	f000 faeb 	bl	8008348 <memcpy>
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d7c:	81a3      	strh	r3, [r4, #12]
 8007d7e:	6126      	str	r6, [r4, #16]
 8007d80:	6165      	str	r5, [r4, #20]
 8007d82:	444e      	add	r6, r9
 8007d84:	eba5 0509 	sub.w	r5, r5, r9
 8007d88:	6026      	str	r6, [r4, #0]
 8007d8a:	60a5      	str	r5, [r4, #8]
 8007d8c:	463e      	mov	r6, r7
 8007d8e:	42be      	cmp	r6, r7
 8007d90:	d900      	bls.n	8007d94 <__ssputs_r+0x70>
 8007d92:	463e      	mov	r6, r7
 8007d94:	6820      	ldr	r0, [r4, #0]
 8007d96:	4632      	mov	r2, r6
 8007d98:	4641      	mov	r1, r8
 8007d9a:	f000 faab 	bl	80082f4 <memmove>
 8007d9e:	68a3      	ldr	r3, [r4, #8]
 8007da0:	1b9b      	subs	r3, r3, r6
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	4433      	add	r3, r6
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	2000      	movs	r0, #0
 8007dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db0:	462a      	mov	r2, r5
 8007db2:	f000 fad7 	bl	8008364 <_realloc_r>
 8007db6:	4606      	mov	r6, r0
 8007db8:	2800      	cmp	r0, #0
 8007dba:	d1e0      	bne.n	8007d7e <__ssputs_r+0x5a>
 8007dbc:	6921      	ldr	r1, [r4, #16]
 8007dbe:	4650      	mov	r0, sl
 8007dc0:	f7ff feb8 	bl	8007b34 <_free_r>
 8007dc4:	230c      	movs	r3, #12
 8007dc6:	f8ca 3000 	str.w	r3, [sl]
 8007dca:	89a3      	ldrh	r3, [r4, #12]
 8007dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dd0:	81a3      	strh	r3, [r4, #12]
 8007dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd6:	e7e9      	b.n	8007dac <__ssputs_r+0x88>

08007dd8 <_svfiprintf_r>:
 8007dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	4698      	mov	r8, r3
 8007dde:	898b      	ldrh	r3, [r1, #12]
 8007de0:	061b      	lsls	r3, r3, #24
 8007de2:	b09d      	sub	sp, #116	; 0x74
 8007de4:	4607      	mov	r7, r0
 8007de6:	460d      	mov	r5, r1
 8007de8:	4614      	mov	r4, r2
 8007dea:	d50e      	bpl.n	8007e0a <_svfiprintf_r+0x32>
 8007dec:	690b      	ldr	r3, [r1, #16]
 8007dee:	b963      	cbnz	r3, 8007e0a <_svfiprintf_r+0x32>
 8007df0:	2140      	movs	r1, #64	; 0x40
 8007df2:	f7ff ff0b 	bl	8007c0c <_malloc_r>
 8007df6:	6028      	str	r0, [r5, #0]
 8007df8:	6128      	str	r0, [r5, #16]
 8007dfa:	b920      	cbnz	r0, 8007e06 <_svfiprintf_r+0x2e>
 8007dfc:	230c      	movs	r3, #12
 8007dfe:	603b      	str	r3, [r7, #0]
 8007e00:	f04f 30ff 	mov.w	r0, #4294967295
 8007e04:	e0d0      	b.n	8007fa8 <_svfiprintf_r+0x1d0>
 8007e06:	2340      	movs	r3, #64	; 0x40
 8007e08:	616b      	str	r3, [r5, #20]
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e0e:	2320      	movs	r3, #32
 8007e10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e14:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e18:	2330      	movs	r3, #48	; 0x30
 8007e1a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007fc0 <_svfiprintf_r+0x1e8>
 8007e1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e22:	f04f 0901 	mov.w	r9, #1
 8007e26:	4623      	mov	r3, r4
 8007e28:	469a      	mov	sl, r3
 8007e2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e2e:	b10a      	cbz	r2, 8007e34 <_svfiprintf_r+0x5c>
 8007e30:	2a25      	cmp	r2, #37	; 0x25
 8007e32:	d1f9      	bne.n	8007e28 <_svfiprintf_r+0x50>
 8007e34:	ebba 0b04 	subs.w	fp, sl, r4
 8007e38:	d00b      	beq.n	8007e52 <_svfiprintf_r+0x7a>
 8007e3a:	465b      	mov	r3, fp
 8007e3c:	4622      	mov	r2, r4
 8007e3e:	4629      	mov	r1, r5
 8007e40:	4638      	mov	r0, r7
 8007e42:	f7ff ff6f 	bl	8007d24 <__ssputs_r>
 8007e46:	3001      	adds	r0, #1
 8007e48:	f000 80a9 	beq.w	8007f9e <_svfiprintf_r+0x1c6>
 8007e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e4e:	445a      	add	r2, fp
 8007e50:	9209      	str	r2, [sp, #36]	; 0x24
 8007e52:	f89a 3000 	ldrb.w	r3, [sl]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f000 80a1 	beq.w	8007f9e <_svfiprintf_r+0x1c6>
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e66:	f10a 0a01 	add.w	sl, sl, #1
 8007e6a:	9304      	str	r3, [sp, #16]
 8007e6c:	9307      	str	r3, [sp, #28]
 8007e6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e72:	931a      	str	r3, [sp, #104]	; 0x68
 8007e74:	4654      	mov	r4, sl
 8007e76:	2205      	movs	r2, #5
 8007e78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e7c:	4850      	ldr	r0, [pc, #320]	; (8007fc0 <_svfiprintf_r+0x1e8>)
 8007e7e:	f7f8 fa47 	bl	8000310 <memchr>
 8007e82:	9a04      	ldr	r2, [sp, #16]
 8007e84:	b9d8      	cbnz	r0, 8007ebe <_svfiprintf_r+0xe6>
 8007e86:	06d0      	lsls	r0, r2, #27
 8007e88:	bf44      	itt	mi
 8007e8a:	2320      	movmi	r3, #32
 8007e8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e90:	0711      	lsls	r1, r2, #28
 8007e92:	bf44      	itt	mi
 8007e94:	232b      	movmi	r3, #43	; 0x2b
 8007e96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e9e:	2b2a      	cmp	r3, #42	; 0x2a
 8007ea0:	d015      	beq.n	8007ece <_svfiprintf_r+0xf6>
 8007ea2:	9a07      	ldr	r2, [sp, #28]
 8007ea4:	4654      	mov	r4, sl
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	f04f 0c0a 	mov.w	ip, #10
 8007eac:	4621      	mov	r1, r4
 8007eae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eb2:	3b30      	subs	r3, #48	; 0x30
 8007eb4:	2b09      	cmp	r3, #9
 8007eb6:	d94d      	bls.n	8007f54 <_svfiprintf_r+0x17c>
 8007eb8:	b1b0      	cbz	r0, 8007ee8 <_svfiprintf_r+0x110>
 8007eba:	9207      	str	r2, [sp, #28]
 8007ebc:	e014      	b.n	8007ee8 <_svfiprintf_r+0x110>
 8007ebe:	eba0 0308 	sub.w	r3, r0, r8
 8007ec2:	fa09 f303 	lsl.w	r3, r9, r3
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	9304      	str	r3, [sp, #16]
 8007eca:	46a2      	mov	sl, r4
 8007ecc:	e7d2      	b.n	8007e74 <_svfiprintf_r+0x9c>
 8007ece:	9b03      	ldr	r3, [sp, #12]
 8007ed0:	1d19      	adds	r1, r3, #4
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	9103      	str	r1, [sp, #12]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	bfbb      	ittet	lt
 8007eda:	425b      	neglt	r3, r3
 8007edc:	f042 0202 	orrlt.w	r2, r2, #2
 8007ee0:	9307      	strge	r3, [sp, #28]
 8007ee2:	9307      	strlt	r3, [sp, #28]
 8007ee4:	bfb8      	it	lt
 8007ee6:	9204      	strlt	r2, [sp, #16]
 8007ee8:	7823      	ldrb	r3, [r4, #0]
 8007eea:	2b2e      	cmp	r3, #46	; 0x2e
 8007eec:	d10c      	bne.n	8007f08 <_svfiprintf_r+0x130>
 8007eee:	7863      	ldrb	r3, [r4, #1]
 8007ef0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ef2:	d134      	bne.n	8007f5e <_svfiprintf_r+0x186>
 8007ef4:	9b03      	ldr	r3, [sp, #12]
 8007ef6:	1d1a      	adds	r2, r3, #4
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	9203      	str	r2, [sp, #12]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	bfb8      	it	lt
 8007f00:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f04:	3402      	adds	r4, #2
 8007f06:	9305      	str	r3, [sp, #20]
 8007f08:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007fd0 <_svfiprintf_r+0x1f8>
 8007f0c:	7821      	ldrb	r1, [r4, #0]
 8007f0e:	2203      	movs	r2, #3
 8007f10:	4650      	mov	r0, sl
 8007f12:	f7f8 f9fd 	bl	8000310 <memchr>
 8007f16:	b138      	cbz	r0, 8007f28 <_svfiprintf_r+0x150>
 8007f18:	9b04      	ldr	r3, [sp, #16]
 8007f1a:	eba0 000a 	sub.w	r0, r0, sl
 8007f1e:	2240      	movs	r2, #64	; 0x40
 8007f20:	4082      	lsls	r2, r0
 8007f22:	4313      	orrs	r3, r2
 8007f24:	3401      	adds	r4, #1
 8007f26:	9304      	str	r3, [sp, #16]
 8007f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f2c:	4825      	ldr	r0, [pc, #148]	; (8007fc4 <_svfiprintf_r+0x1ec>)
 8007f2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f32:	2206      	movs	r2, #6
 8007f34:	f7f8 f9ec 	bl	8000310 <memchr>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d038      	beq.n	8007fae <_svfiprintf_r+0x1d6>
 8007f3c:	4b22      	ldr	r3, [pc, #136]	; (8007fc8 <_svfiprintf_r+0x1f0>)
 8007f3e:	bb1b      	cbnz	r3, 8007f88 <_svfiprintf_r+0x1b0>
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	3307      	adds	r3, #7
 8007f44:	f023 0307 	bic.w	r3, r3, #7
 8007f48:	3308      	adds	r3, #8
 8007f4a:	9303      	str	r3, [sp, #12]
 8007f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f4e:	4433      	add	r3, r6
 8007f50:	9309      	str	r3, [sp, #36]	; 0x24
 8007f52:	e768      	b.n	8007e26 <_svfiprintf_r+0x4e>
 8007f54:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f58:	460c      	mov	r4, r1
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	e7a6      	b.n	8007eac <_svfiprintf_r+0xd4>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	3401      	adds	r4, #1
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	4619      	mov	r1, r3
 8007f66:	f04f 0c0a 	mov.w	ip, #10
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f70:	3a30      	subs	r2, #48	; 0x30
 8007f72:	2a09      	cmp	r2, #9
 8007f74:	d903      	bls.n	8007f7e <_svfiprintf_r+0x1a6>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d0c6      	beq.n	8007f08 <_svfiprintf_r+0x130>
 8007f7a:	9105      	str	r1, [sp, #20]
 8007f7c:	e7c4      	b.n	8007f08 <_svfiprintf_r+0x130>
 8007f7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f82:	4604      	mov	r4, r0
 8007f84:	2301      	movs	r3, #1
 8007f86:	e7f0      	b.n	8007f6a <_svfiprintf_r+0x192>
 8007f88:	ab03      	add	r3, sp, #12
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	4b0f      	ldr	r3, [pc, #60]	; (8007fcc <_svfiprintf_r+0x1f4>)
 8007f90:	a904      	add	r1, sp, #16
 8007f92:	4638      	mov	r0, r7
 8007f94:	f3af 8000 	nop.w
 8007f98:	1c42      	adds	r2, r0, #1
 8007f9a:	4606      	mov	r6, r0
 8007f9c:	d1d6      	bne.n	8007f4c <_svfiprintf_r+0x174>
 8007f9e:	89ab      	ldrh	r3, [r5, #12]
 8007fa0:	065b      	lsls	r3, r3, #25
 8007fa2:	f53f af2d 	bmi.w	8007e00 <_svfiprintf_r+0x28>
 8007fa6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fa8:	b01d      	add	sp, #116	; 0x74
 8007faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fae:	ab03      	add	r3, sp, #12
 8007fb0:	9300      	str	r3, [sp, #0]
 8007fb2:	462a      	mov	r2, r5
 8007fb4:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <_svfiprintf_r+0x1f4>)
 8007fb6:	a904      	add	r1, sp, #16
 8007fb8:	4638      	mov	r0, r7
 8007fba:	f000 f879 	bl	80080b0 <_printf_i>
 8007fbe:	e7eb      	b.n	8007f98 <_svfiprintf_r+0x1c0>
 8007fc0:	0800f30c 	.word	0x0800f30c
 8007fc4:	0800f316 	.word	0x0800f316
 8007fc8:	00000000 	.word	0x00000000
 8007fcc:	08007d25 	.word	0x08007d25
 8007fd0:	0800f312 	.word	0x0800f312

08007fd4 <_printf_common>:
 8007fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fd8:	4616      	mov	r6, r2
 8007fda:	4699      	mov	r9, r3
 8007fdc:	688a      	ldr	r2, [r1, #8]
 8007fde:	690b      	ldr	r3, [r1, #16]
 8007fe0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	bfb8      	it	lt
 8007fe8:	4613      	movlt	r3, r2
 8007fea:	6033      	str	r3, [r6, #0]
 8007fec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ff0:	4607      	mov	r7, r0
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	b10a      	cbz	r2, 8007ffa <_printf_common+0x26>
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	6033      	str	r3, [r6, #0]
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	0699      	lsls	r1, r3, #26
 8007ffe:	bf42      	ittt	mi
 8008000:	6833      	ldrmi	r3, [r6, #0]
 8008002:	3302      	addmi	r3, #2
 8008004:	6033      	strmi	r3, [r6, #0]
 8008006:	6825      	ldr	r5, [r4, #0]
 8008008:	f015 0506 	ands.w	r5, r5, #6
 800800c:	d106      	bne.n	800801c <_printf_common+0x48>
 800800e:	f104 0a19 	add.w	sl, r4, #25
 8008012:	68e3      	ldr	r3, [r4, #12]
 8008014:	6832      	ldr	r2, [r6, #0]
 8008016:	1a9b      	subs	r3, r3, r2
 8008018:	42ab      	cmp	r3, r5
 800801a:	dc26      	bgt.n	800806a <_printf_common+0x96>
 800801c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008020:	1e13      	subs	r3, r2, #0
 8008022:	6822      	ldr	r2, [r4, #0]
 8008024:	bf18      	it	ne
 8008026:	2301      	movne	r3, #1
 8008028:	0692      	lsls	r2, r2, #26
 800802a:	d42b      	bmi.n	8008084 <_printf_common+0xb0>
 800802c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008030:	4649      	mov	r1, r9
 8008032:	4638      	mov	r0, r7
 8008034:	47c0      	blx	r8
 8008036:	3001      	adds	r0, #1
 8008038:	d01e      	beq.n	8008078 <_printf_common+0xa4>
 800803a:	6823      	ldr	r3, [r4, #0]
 800803c:	6922      	ldr	r2, [r4, #16]
 800803e:	f003 0306 	and.w	r3, r3, #6
 8008042:	2b04      	cmp	r3, #4
 8008044:	bf02      	ittt	eq
 8008046:	68e5      	ldreq	r5, [r4, #12]
 8008048:	6833      	ldreq	r3, [r6, #0]
 800804a:	1aed      	subeq	r5, r5, r3
 800804c:	68a3      	ldr	r3, [r4, #8]
 800804e:	bf0c      	ite	eq
 8008050:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008054:	2500      	movne	r5, #0
 8008056:	4293      	cmp	r3, r2
 8008058:	bfc4      	itt	gt
 800805a:	1a9b      	subgt	r3, r3, r2
 800805c:	18ed      	addgt	r5, r5, r3
 800805e:	2600      	movs	r6, #0
 8008060:	341a      	adds	r4, #26
 8008062:	42b5      	cmp	r5, r6
 8008064:	d11a      	bne.n	800809c <_printf_common+0xc8>
 8008066:	2000      	movs	r0, #0
 8008068:	e008      	b.n	800807c <_printf_common+0xa8>
 800806a:	2301      	movs	r3, #1
 800806c:	4652      	mov	r2, sl
 800806e:	4649      	mov	r1, r9
 8008070:	4638      	mov	r0, r7
 8008072:	47c0      	blx	r8
 8008074:	3001      	adds	r0, #1
 8008076:	d103      	bne.n	8008080 <_printf_common+0xac>
 8008078:	f04f 30ff 	mov.w	r0, #4294967295
 800807c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008080:	3501      	adds	r5, #1
 8008082:	e7c6      	b.n	8008012 <_printf_common+0x3e>
 8008084:	18e1      	adds	r1, r4, r3
 8008086:	1c5a      	adds	r2, r3, #1
 8008088:	2030      	movs	r0, #48	; 0x30
 800808a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800808e:	4422      	add	r2, r4
 8008090:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008094:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008098:	3302      	adds	r3, #2
 800809a:	e7c7      	b.n	800802c <_printf_common+0x58>
 800809c:	2301      	movs	r3, #1
 800809e:	4622      	mov	r2, r4
 80080a0:	4649      	mov	r1, r9
 80080a2:	4638      	mov	r0, r7
 80080a4:	47c0      	blx	r8
 80080a6:	3001      	adds	r0, #1
 80080a8:	d0e6      	beq.n	8008078 <_printf_common+0xa4>
 80080aa:	3601      	adds	r6, #1
 80080ac:	e7d9      	b.n	8008062 <_printf_common+0x8e>
	...

080080b0 <_printf_i>:
 80080b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080b4:	7e0f      	ldrb	r7, [r1, #24]
 80080b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80080b8:	2f78      	cmp	r7, #120	; 0x78
 80080ba:	4691      	mov	r9, r2
 80080bc:	4680      	mov	r8, r0
 80080be:	460c      	mov	r4, r1
 80080c0:	469a      	mov	sl, r3
 80080c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80080c6:	d807      	bhi.n	80080d8 <_printf_i+0x28>
 80080c8:	2f62      	cmp	r7, #98	; 0x62
 80080ca:	d80a      	bhi.n	80080e2 <_printf_i+0x32>
 80080cc:	2f00      	cmp	r7, #0
 80080ce:	f000 80d4 	beq.w	800827a <_printf_i+0x1ca>
 80080d2:	2f58      	cmp	r7, #88	; 0x58
 80080d4:	f000 80c0 	beq.w	8008258 <_printf_i+0x1a8>
 80080d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80080e0:	e03a      	b.n	8008158 <_printf_i+0xa8>
 80080e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80080e6:	2b15      	cmp	r3, #21
 80080e8:	d8f6      	bhi.n	80080d8 <_printf_i+0x28>
 80080ea:	a101      	add	r1, pc, #4	; (adr r1, 80080f0 <_printf_i+0x40>)
 80080ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080f0:	08008149 	.word	0x08008149
 80080f4:	0800815d 	.word	0x0800815d
 80080f8:	080080d9 	.word	0x080080d9
 80080fc:	080080d9 	.word	0x080080d9
 8008100:	080080d9 	.word	0x080080d9
 8008104:	080080d9 	.word	0x080080d9
 8008108:	0800815d 	.word	0x0800815d
 800810c:	080080d9 	.word	0x080080d9
 8008110:	080080d9 	.word	0x080080d9
 8008114:	080080d9 	.word	0x080080d9
 8008118:	080080d9 	.word	0x080080d9
 800811c:	08008261 	.word	0x08008261
 8008120:	08008189 	.word	0x08008189
 8008124:	0800821b 	.word	0x0800821b
 8008128:	080080d9 	.word	0x080080d9
 800812c:	080080d9 	.word	0x080080d9
 8008130:	08008283 	.word	0x08008283
 8008134:	080080d9 	.word	0x080080d9
 8008138:	08008189 	.word	0x08008189
 800813c:	080080d9 	.word	0x080080d9
 8008140:	080080d9 	.word	0x080080d9
 8008144:	08008223 	.word	0x08008223
 8008148:	682b      	ldr	r3, [r5, #0]
 800814a:	1d1a      	adds	r2, r3, #4
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	602a      	str	r2, [r5, #0]
 8008150:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008154:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008158:	2301      	movs	r3, #1
 800815a:	e09f      	b.n	800829c <_printf_i+0x1ec>
 800815c:	6820      	ldr	r0, [r4, #0]
 800815e:	682b      	ldr	r3, [r5, #0]
 8008160:	0607      	lsls	r7, r0, #24
 8008162:	f103 0104 	add.w	r1, r3, #4
 8008166:	6029      	str	r1, [r5, #0]
 8008168:	d501      	bpl.n	800816e <_printf_i+0xbe>
 800816a:	681e      	ldr	r6, [r3, #0]
 800816c:	e003      	b.n	8008176 <_printf_i+0xc6>
 800816e:	0646      	lsls	r6, r0, #25
 8008170:	d5fb      	bpl.n	800816a <_printf_i+0xba>
 8008172:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008176:	2e00      	cmp	r6, #0
 8008178:	da03      	bge.n	8008182 <_printf_i+0xd2>
 800817a:	232d      	movs	r3, #45	; 0x2d
 800817c:	4276      	negs	r6, r6
 800817e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008182:	485a      	ldr	r0, [pc, #360]	; (80082ec <_printf_i+0x23c>)
 8008184:	230a      	movs	r3, #10
 8008186:	e012      	b.n	80081ae <_printf_i+0xfe>
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	6820      	ldr	r0, [r4, #0]
 800818c:	1d19      	adds	r1, r3, #4
 800818e:	6029      	str	r1, [r5, #0]
 8008190:	0605      	lsls	r5, r0, #24
 8008192:	d501      	bpl.n	8008198 <_printf_i+0xe8>
 8008194:	681e      	ldr	r6, [r3, #0]
 8008196:	e002      	b.n	800819e <_printf_i+0xee>
 8008198:	0641      	lsls	r1, r0, #25
 800819a:	d5fb      	bpl.n	8008194 <_printf_i+0xe4>
 800819c:	881e      	ldrh	r6, [r3, #0]
 800819e:	4853      	ldr	r0, [pc, #332]	; (80082ec <_printf_i+0x23c>)
 80081a0:	2f6f      	cmp	r7, #111	; 0x6f
 80081a2:	bf0c      	ite	eq
 80081a4:	2308      	moveq	r3, #8
 80081a6:	230a      	movne	r3, #10
 80081a8:	2100      	movs	r1, #0
 80081aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081ae:	6865      	ldr	r5, [r4, #4]
 80081b0:	60a5      	str	r5, [r4, #8]
 80081b2:	2d00      	cmp	r5, #0
 80081b4:	bfa2      	ittt	ge
 80081b6:	6821      	ldrge	r1, [r4, #0]
 80081b8:	f021 0104 	bicge.w	r1, r1, #4
 80081bc:	6021      	strge	r1, [r4, #0]
 80081be:	b90e      	cbnz	r6, 80081c4 <_printf_i+0x114>
 80081c0:	2d00      	cmp	r5, #0
 80081c2:	d04b      	beq.n	800825c <_printf_i+0x1ac>
 80081c4:	4615      	mov	r5, r2
 80081c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80081ca:	fb03 6711 	mls	r7, r3, r1, r6
 80081ce:	5dc7      	ldrb	r7, [r0, r7]
 80081d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80081d4:	4637      	mov	r7, r6
 80081d6:	42bb      	cmp	r3, r7
 80081d8:	460e      	mov	r6, r1
 80081da:	d9f4      	bls.n	80081c6 <_printf_i+0x116>
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d10b      	bne.n	80081f8 <_printf_i+0x148>
 80081e0:	6823      	ldr	r3, [r4, #0]
 80081e2:	07de      	lsls	r6, r3, #31
 80081e4:	d508      	bpl.n	80081f8 <_printf_i+0x148>
 80081e6:	6923      	ldr	r3, [r4, #16]
 80081e8:	6861      	ldr	r1, [r4, #4]
 80081ea:	4299      	cmp	r1, r3
 80081ec:	bfde      	ittt	le
 80081ee:	2330      	movle	r3, #48	; 0x30
 80081f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80081f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80081f8:	1b52      	subs	r2, r2, r5
 80081fa:	6122      	str	r2, [r4, #16]
 80081fc:	f8cd a000 	str.w	sl, [sp]
 8008200:	464b      	mov	r3, r9
 8008202:	aa03      	add	r2, sp, #12
 8008204:	4621      	mov	r1, r4
 8008206:	4640      	mov	r0, r8
 8008208:	f7ff fee4 	bl	8007fd4 <_printf_common>
 800820c:	3001      	adds	r0, #1
 800820e:	d14a      	bne.n	80082a6 <_printf_i+0x1f6>
 8008210:	f04f 30ff 	mov.w	r0, #4294967295
 8008214:	b004      	add	sp, #16
 8008216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800821a:	6823      	ldr	r3, [r4, #0]
 800821c:	f043 0320 	orr.w	r3, r3, #32
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	4833      	ldr	r0, [pc, #204]	; (80082f0 <_printf_i+0x240>)
 8008224:	2778      	movs	r7, #120	; 0x78
 8008226:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	6829      	ldr	r1, [r5, #0]
 800822e:	061f      	lsls	r7, r3, #24
 8008230:	f851 6b04 	ldr.w	r6, [r1], #4
 8008234:	d402      	bmi.n	800823c <_printf_i+0x18c>
 8008236:	065f      	lsls	r7, r3, #25
 8008238:	bf48      	it	mi
 800823a:	b2b6      	uxthmi	r6, r6
 800823c:	07df      	lsls	r7, r3, #31
 800823e:	bf48      	it	mi
 8008240:	f043 0320 	orrmi.w	r3, r3, #32
 8008244:	6029      	str	r1, [r5, #0]
 8008246:	bf48      	it	mi
 8008248:	6023      	strmi	r3, [r4, #0]
 800824a:	b91e      	cbnz	r6, 8008254 <_printf_i+0x1a4>
 800824c:	6823      	ldr	r3, [r4, #0]
 800824e:	f023 0320 	bic.w	r3, r3, #32
 8008252:	6023      	str	r3, [r4, #0]
 8008254:	2310      	movs	r3, #16
 8008256:	e7a7      	b.n	80081a8 <_printf_i+0xf8>
 8008258:	4824      	ldr	r0, [pc, #144]	; (80082ec <_printf_i+0x23c>)
 800825a:	e7e4      	b.n	8008226 <_printf_i+0x176>
 800825c:	4615      	mov	r5, r2
 800825e:	e7bd      	b.n	80081dc <_printf_i+0x12c>
 8008260:	682b      	ldr	r3, [r5, #0]
 8008262:	6826      	ldr	r6, [r4, #0]
 8008264:	6961      	ldr	r1, [r4, #20]
 8008266:	1d18      	adds	r0, r3, #4
 8008268:	6028      	str	r0, [r5, #0]
 800826a:	0635      	lsls	r5, r6, #24
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	d501      	bpl.n	8008274 <_printf_i+0x1c4>
 8008270:	6019      	str	r1, [r3, #0]
 8008272:	e002      	b.n	800827a <_printf_i+0x1ca>
 8008274:	0670      	lsls	r0, r6, #25
 8008276:	d5fb      	bpl.n	8008270 <_printf_i+0x1c0>
 8008278:	8019      	strh	r1, [r3, #0]
 800827a:	2300      	movs	r3, #0
 800827c:	6123      	str	r3, [r4, #16]
 800827e:	4615      	mov	r5, r2
 8008280:	e7bc      	b.n	80081fc <_printf_i+0x14c>
 8008282:	682b      	ldr	r3, [r5, #0]
 8008284:	1d1a      	adds	r2, r3, #4
 8008286:	602a      	str	r2, [r5, #0]
 8008288:	681d      	ldr	r5, [r3, #0]
 800828a:	6862      	ldr	r2, [r4, #4]
 800828c:	2100      	movs	r1, #0
 800828e:	4628      	mov	r0, r5
 8008290:	f7f8 f83e 	bl	8000310 <memchr>
 8008294:	b108      	cbz	r0, 800829a <_printf_i+0x1ea>
 8008296:	1b40      	subs	r0, r0, r5
 8008298:	6060      	str	r0, [r4, #4]
 800829a:	6863      	ldr	r3, [r4, #4]
 800829c:	6123      	str	r3, [r4, #16]
 800829e:	2300      	movs	r3, #0
 80082a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082a4:	e7aa      	b.n	80081fc <_printf_i+0x14c>
 80082a6:	6923      	ldr	r3, [r4, #16]
 80082a8:	462a      	mov	r2, r5
 80082aa:	4649      	mov	r1, r9
 80082ac:	4640      	mov	r0, r8
 80082ae:	47d0      	blx	sl
 80082b0:	3001      	adds	r0, #1
 80082b2:	d0ad      	beq.n	8008210 <_printf_i+0x160>
 80082b4:	6823      	ldr	r3, [r4, #0]
 80082b6:	079b      	lsls	r3, r3, #30
 80082b8:	d413      	bmi.n	80082e2 <_printf_i+0x232>
 80082ba:	68e0      	ldr	r0, [r4, #12]
 80082bc:	9b03      	ldr	r3, [sp, #12]
 80082be:	4298      	cmp	r0, r3
 80082c0:	bfb8      	it	lt
 80082c2:	4618      	movlt	r0, r3
 80082c4:	e7a6      	b.n	8008214 <_printf_i+0x164>
 80082c6:	2301      	movs	r3, #1
 80082c8:	4632      	mov	r2, r6
 80082ca:	4649      	mov	r1, r9
 80082cc:	4640      	mov	r0, r8
 80082ce:	47d0      	blx	sl
 80082d0:	3001      	adds	r0, #1
 80082d2:	d09d      	beq.n	8008210 <_printf_i+0x160>
 80082d4:	3501      	adds	r5, #1
 80082d6:	68e3      	ldr	r3, [r4, #12]
 80082d8:	9903      	ldr	r1, [sp, #12]
 80082da:	1a5b      	subs	r3, r3, r1
 80082dc:	42ab      	cmp	r3, r5
 80082de:	dcf2      	bgt.n	80082c6 <_printf_i+0x216>
 80082e0:	e7eb      	b.n	80082ba <_printf_i+0x20a>
 80082e2:	2500      	movs	r5, #0
 80082e4:	f104 0619 	add.w	r6, r4, #25
 80082e8:	e7f5      	b.n	80082d6 <_printf_i+0x226>
 80082ea:	bf00      	nop
 80082ec:	0800f31d 	.word	0x0800f31d
 80082f0:	0800f32e 	.word	0x0800f32e

080082f4 <memmove>:
 80082f4:	4288      	cmp	r0, r1
 80082f6:	b510      	push	{r4, lr}
 80082f8:	eb01 0402 	add.w	r4, r1, r2
 80082fc:	d902      	bls.n	8008304 <memmove+0x10>
 80082fe:	4284      	cmp	r4, r0
 8008300:	4623      	mov	r3, r4
 8008302:	d807      	bhi.n	8008314 <memmove+0x20>
 8008304:	1e43      	subs	r3, r0, #1
 8008306:	42a1      	cmp	r1, r4
 8008308:	d008      	beq.n	800831c <memmove+0x28>
 800830a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800830e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008312:	e7f8      	b.n	8008306 <memmove+0x12>
 8008314:	4402      	add	r2, r0
 8008316:	4601      	mov	r1, r0
 8008318:	428a      	cmp	r2, r1
 800831a:	d100      	bne.n	800831e <memmove+0x2a>
 800831c:	bd10      	pop	{r4, pc}
 800831e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008322:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008326:	e7f7      	b.n	8008318 <memmove+0x24>

08008328 <_sbrk_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4d06      	ldr	r5, [pc, #24]	; (8008344 <_sbrk_r+0x1c>)
 800832c:	2300      	movs	r3, #0
 800832e:	4604      	mov	r4, r0
 8008330:	4608      	mov	r0, r1
 8008332:	602b      	str	r3, [r5, #0]
 8008334:	f7fa fc1c 	bl	8002b70 <_sbrk>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d102      	bne.n	8008342 <_sbrk_r+0x1a>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b103      	cbz	r3, 8008342 <_sbrk_r+0x1a>
 8008340:	6023      	str	r3, [r4, #0]
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	24000894 	.word	0x24000894

08008348 <memcpy>:
 8008348:	440a      	add	r2, r1
 800834a:	4291      	cmp	r1, r2
 800834c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008350:	d100      	bne.n	8008354 <memcpy+0xc>
 8008352:	4770      	bx	lr
 8008354:	b510      	push	{r4, lr}
 8008356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800835a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800835e:	4291      	cmp	r1, r2
 8008360:	d1f9      	bne.n	8008356 <memcpy+0xe>
 8008362:	bd10      	pop	{r4, pc}

08008364 <_realloc_r>:
 8008364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008368:	4680      	mov	r8, r0
 800836a:	4614      	mov	r4, r2
 800836c:	460e      	mov	r6, r1
 800836e:	b921      	cbnz	r1, 800837a <_realloc_r+0x16>
 8008370:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008374:	4611      	mov	r1, r2
 8008376:	f7ff bc49 	b.w	8007c0c <_malloc_r>
 800837a:	b92a      	cbnz	r2, 8008388 <_realloc_r+0x24>
 800837c:	f7ff fbda 	bl	8007b34 <_free_r>
 8008380:	4625      	mov	r5, r4
 8008382:	4628      	mov	r0, r5
 8008384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008388:	f000 f81b 	bl	80083c2 <_malloc_usable_size_r>
 800838c:	4284      	cmp	r4, r0
 800838e:	4607      	mov	r7, r0
 8008390:	d802      	bhi.n	8008398 <_realloc_r+0x34>
 8008392:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008396:	d812      	bhi.n	80083be <_realloc_r+0x5a>
 8008398:	4621      	mov	r1, r4
 800839a:	4640      	mov	r0, r8
 800839c:	f7ff fc36 	bl	8007c0c <_malloc_r>
 80083a0:	4605      	mov	r5, r0
 80083a2:	2800      	cmp	r0, #0
 80083a4:	d0ed      	beq.n	8008382 <_realloc_r+0x1e>
 80083a6:	42bc      	cmp	r4, r7
 80083a8:	4622      	mov	r2, r4
 80083aa:	4631      	mov	r1, r6
 80083ac:	bf28      	it	cs
 80083ae:	463a      	movcs	r2, r7
 80083b0:	f7ff ffca 	bl	8008348 <memcpy>
 80083b4:	4631      	mov	r1, r6
 80083b6:	4640      	mov	r0, r8
 80083b8:	f7ff fbbc 	bl	8007b34 <_free_r>
 80083bc:	e7e1      	b.n	8008382 <_realloc_r+0x1e>
 80083be:	4635      	mov	r5, r6
 80083c0:	e7df      	b.n	8008382 <_realloc_r+0x1e>

080083c2 <_malloc_usable_size_r>:
 80083c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083c6:	1f18      	subs	r0, r3, #4
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	bfbc      	itt	lt
 80083cc:	580b      	ldrlt	r3, [r1, r0]
 80083ce:	18c0      	addlt	r0, r0, r3
 80083d0:	4770      	bx	lr
	...

080083d4 <_init>:
 80083d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d6:	bf00      	nop
 80083d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083da:	bc08      	pop	{r3}
 80083dc:	469e      	mov	lr, r3
 80083de:	4770      	bx	lr

080083e0 <_fini>:
 80083e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e2:	bf00      	nop
 80083e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083e6:	bc08      	pop	{r3}
 80083e8:	469e      	mov	lr, r3
 80083ea:	4770      	bx	lr
