
*** Running vivado
    with args -log usb_cmd_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source usb_cmd_fifo.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source usb_cmd_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 311.664 ; gain = 101.633
INFO: [Synth 8-638] synthesizing module 'usb_cmd_fifo' [d:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/synth/usb_cmd_fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'usb_cmd_fifo' (26#1) [d:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/synth/usb_cmd_fifo.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 523.020 ; gain = 312.988
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 523.020 ; gain = 312.988
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 622.652 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 622.652 ; gain = 412.621
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 622.652 ; gain = 412.621
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 622.652 ; gain = 412.621
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 622.652 ; gain = 412.621
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 622.652 ; gain = 412.621
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 622.652 ; gain = 412.621
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 623.637 ; gain = 413.605
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 634.324 ; gain = 424.293
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    16|
|3     |LUT3     |     5|
|4     |LUT4     |    12|
|5     |LUT6     |     2|
|6     |RAMB18E1 |     1|
|7     |FDCE     |    51|
|8     |FDPE     |    17|
|9     |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 634.324 ; gain = 424.293
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1055.758 ; gain = 824.750
