digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@array" {
"1000572" [label="(Call,op->operands[0].reg_size & ALL_SIZE)"];
"1000556" [label="(Call,op->operands[0].dest_size & ALL_SIZE)"];
"1000571" [label="(Call,(op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT)"];
"1000569" [label="(Call,8 * ((op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT))"];
"1000567" [label="(Call,reg_bits = 8 * ((op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT))"];
"1000605" [label="(Call,reg_bits < a->bits)"];
"1000735" [label="(Call,reg_bits == 16)"];
"1001168" [label="(Call,reg_bits == 16)"];
"1001167" [label="(Call,reg_bits == 16 && mod == 2)"];
"1000572" [label="(Call,op->operands[0].reg_size & ALL_SIZE)"];
"1000564" [label="(Identifier,ALL_SIZE)"];
"1000734" [label="(ControlStructure,if (reg_bits == 16))"];
"1003216" [label="(MethodReturn,static int)"];
"1000737" [label="(Literal,16)"];
"1000570" [label="(Literal,8)"];
"1001170" [label="(Literal,16)"];
"1001166" [label="(ControlStructure,if (reg_bits == 16 && mod == 2))"];
"1000555" [label="(Call,(op->operands[0].dest_size & ALL_SIZE) >> OPSIZE_SHIFT)"];
"1000584" [label="(Identifier,offset)"];
"1001193" [label="(Identifier,mod)"];
"1000565" [label="(Identifier,OPSIZE_SHIFT)"];
"1000604" [label="(ControlStructure,if (reg_bits < a->bits))"];
"1001169" [label="(Identifier,reg_bits)"];
"1001167" [label="(Call,reg_bits == 16 && mod == 2)"];
"1000616" [label="(Identifier,use_oso)"];
"1000735" [label="(Call,reg_bits == 16)"];
"1001168" [label="(Call,reg_bits == 16)"];
"1001171" [label="(Call,mod == 2)"];
"1000557" [label="(Call,op->operands[0].dest_size)"];
"1000966" [label="(Identifier,op)"];
"1000556" [label="(Call,op->operands[0].dest_size & ALL_SIZE)"];
"1000573" [label="(Call,op->operands[0].reg_size)"];
"1000567" [label="(Call,reg_bits = 8 * ((op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT))"];
"1001177" [label="(Identifier,data)"];
"1000506" [label="(Block,)"];
"1000580" [label="(Identifier,ALL_SIZE)"];
"1001172" [label="(Identifier,mod)"];
"1000571" [label="(Call,(op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT)"];
"1000746" [label="(Identifier,op)"];
"1000612" [label="(Identifier,use_aso)"];
"1000736" [label="(Identifier,reg_bits)"];
"1000607" [label="(Call,a->bits)"];
"1000606" [label="(Identifier,reg_bits)"];
"1000581" [label="(Identifier,OPSIZE_SHIFT)"];
"1000605" [label="(Call,reg_bits < a->bits)"];
"1000569" [label="(Call,8 * ((op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT))"];
"1000568" [label="(Identifier,reg_bits)"];
"1000572" -> "1000571"  [label="AST: "];
"1000572" -> "1000580"  [label="CFG: "];
"1000573" -> "1000572"  [label="AST: "];
"1000580" -> "1000572"  [label="AST: "];
"1000581" -> "1000572"  [label="CFG: "];
"1000572" -> "1003216"  [label="DDG: ALL_SIZE"];
"1000572" -> "1003216"  [label="DDG: op->operands[0].reg_size"];
"1000572" -> "1000571"  [label="DDG: op->operands[0].reg_size"];
"1000572" -> "1000571"  [label="DDG: ALL_SIZE"];
"1000556" -> "1000572"  [label="DDG: ALL_SIZE"];
"1000556" -> "1000555"  [label="AST: "];
"1000556" -> "1000564"  [label="CFG: "];
"1000557" -> "1000556"  [label="AST: "];
"1000564" -> "1000556"  [label="AST: "];
"1000565" -> "1000556"  [label="CFG: "];
"1000556" -> "1003216"  [label="DDG: op->operands[0].dest_size"];
"1000556" -> "1000555"  [label="DDG: op->operands[0].dest_size"];
"1000556" -> "1000555"  [label="DDG: ALL_SIZE"];
"1000571" -> "1000569"  [label="AST: "];
"1000571" -> "1000581"  [label="CFG: "];
"1000581" -> "1000571"  [label="AST: "];
"1000569" -> "1000571"  [label="CFG: "];
"1000571" -> "1003216"  [label="DDG: OPSIZE_SHIFT"];
"1000571" -> "1003216"  [label="DDG: op->operands[0].reg_size & ALL_SIZE"];
"1000571" -> "1000569"  [label="DDG: op->operands[0].reg_size & ALL_SIZE"];
"1000571" -> "1000569"  [label="DDG: OPSIZE_SHIFT"];
"1000555" -> "1000571"  [label="DDG: OPSIZE_SHIFT"];
"1000569" -> "1000567"  [label="AST: "];
"1000570" -> "1000569"  [label="AST: "];
"1000567" -> "1000569"  [label="CFG: "];
"1000569" -> "1003216"  [label="DDG: (op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT"];
"1000569" -> "1000567"  [label="DDG: 8"];
"1000569" -> "1000567"  [label="DDG: (op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT"];
"1000567" -> "1000506"  [label="AST: "];
"1000568" -> "1000567"  [label="AST: "];
"1000584" -> "1000567"  [label="CFG: "];
"1000567" -> "1003216"  [label="DDG: 8 * ((op->operands[0].reg_size & ALL_SIZE) >> OPSIZE_SHIFT)"];
"1000567" -> "1000605"  [label="DDG: reg_bits"];
"1000605" -> "1000604"  [label="AST: "];
"1000605" -> "1000607"  [label="CFG: "];
"1000606" -> "1000605"  [label="AST: "];
"1000607" -> "1000605"  [label="AST: "];
"1000612" -> "1000605"  [label="CFG: "];
"1000616" -> "1000605"  [label="CFG: "];
"1000605" -> "1003216"  [label="DDG: a->bits"];
"1000605" -> "1003216"  [label="DDG: reg_bits < a->bits"];
"1000605" -> "1000735"  [label="DDG: reg_bits"];
"1000735" -> "1000734"  [label="AST: "];
"1000735" -> "1000737"  [label="CFG: "];
"1000736" -> "1000735"  [label="AST: "];
"1000737" -> "1000735"  [label="AST: "];
"1000746" -> "1000735"  [label="CFG: "];
"1000966" -> "1000735"  [label="CFG: "];
"1000735" -> "1003216"  [label="DDG: reg_bits == 16"];
"1000735" -> "1003216"  [label="DDG: reg_bits"];
"1000735" -> "1001168"  [label="DDG: reg_bits"];
"1001168" -> "1001167"  [label="AST: "];
"1001168" -> "1001170"  [label="CFG: "];
"1001169" -> "1001168"  [label="AST: "];
"1001170" -> "1001168"  [label="AST: "];
"1001172" -> "1001168"  [label="CFG: "];
"1001167" -> "1001168"  [label="CFG: "];
"1001168" -> "1003216"  [label="DDG: reg_bits"];
"1001168" -> "1001167"  [label="DDG: reg_bits"];
"1001168" -> "1001167"  [label="DDG: 16"];
"1001167" -> "1001166"  [label="AST: "];
"1001167" -> "1001171"  [label="CFG: "];
"1001171" -> "1001167"  [label="AST: "];
"1001177" -> "1001167"  [label="CFG: "];
"1001193" -> "1001167"  [label="CFG: "];
"1001167" -> "1003216"  [label="DDG: reg_bits == 16 && mod == 2"];
"1001167" -> "1003216"  [label="DDG: reg_bits == 16"];
"1001167" -> "1003216"  [label="DDG: mod == 2"];
"1001171" -> "1001167"  [label="DDG: mod"];
"1001171" -> "1001167"  [label="DDG: 2"];
}
