tst r0, r1 
orreq r2, r3, r0, ror #5 
lsl r3, r2, #5 
mov r0, r3 
mvn r2, r0 
orr r1, r2, #15 
