[Configuration]

EmulatorType: pin
Benchmark: /home/dell/Dropbox/IITD_CurrentSem/CSL718/Workspace/Asgn3/Palli/tejas_installation_kit/Tejas-Simulator/tests/hello_world.o
Schedule: Sun Apr 12 16:29:00 IST 2015

[Translator Statistics]

Java thread	=	0
Data Read	=	125562 bytes
Number of micro-ops		=	70723
Number of handled CISC instructions	=	55264
Number of PIN CISC instructions	=	55874
Static coverage		=	96.6548 %
Dynamic Coverage	=	98.9083 %


[Timing Statistics]

Total Cycles taken		=	269091

Total IPC		=	0.2628		in terms of micro-ops
Total IPC		=	0.2054		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	70985
cycles taken	=	269091 cycles
IPC		=	0.2638		in terms of micro-ops
IPC		=	0.2054		in terms of CISC instructions
core frequency	=	3400 MHz
time taken	=	79.1444 microseconds

number of branches	=	9578
number of mispredicted branches	=	1858
branch predictor accuracy	=	80.6014 %

predictor type = GShare
PC bits = 4
BHR size = 4
Saturating bits = 1

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7
Nothing executed on core 8
Nothing executed on core 9
Nothing executed on core 10
Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	21746
Loads		=	13282
Stores		=	8464
LSQ forwardings	=	2444


iTLB[0] Hits	=	54789
iTLB[0] Misses	=	475
iTLB[0] Accesses	=	55264
iTLB[0] Hit-Rate	=	0.9914
iTLB[0] Miss-Rate	=	0.0086

dTLB[0] Hits	=	21639
dTLB[0] Misses	=	107
dTLB[0] Accesses	=	21746
dTLB[0] Hit-Rate	=	0.9951
dTLB[0] Miss-Rate	=	0.0049

I1[0] Hits	=	51189
I1[0] Misses	=	4075
I1[0] Accesses	=	55264
I1[0] Hit-Rate	=	0.92626303
I1[0] Miss-Rate	=	0.07373697
I1[0] AvgNumEventsInMSHR	=	6.1828
I1[0] AvgNumEventsInMSHREntry	=	4.9611


L1[0] Hits	=	17449
L1[0] Misses	=	1809
L1[0] Accesses	=	19258
L1[0] Hit-Rate	=	0.906065
L1[0] Miss-Rate	=	0.09393499
L1[0] AvgNumEventsInMSHR	=	2.4366
L1[0] AvgNumEventsInMSHREntry	=	3.4920

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7
Nothing executed on core 8
Nothing executed on core 9
Nothing executed on core 10
Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31


[Shared Caches]



L2 Hits	=	0
L2 Misses	=	0
L2 Accesses	=	0
L2 Hit-Rate	=	NaN
L2 Miss-Rate	=	NaN
L2 AvgNumEventsInMSHR	=	1.6455
L2 AvgNumEventsInMSHREntry	=	1.0000


L2[0] Hits	=	5480
L2[0] Misses	=	284
L2[0] Accesses	=	5764
L2[0] Hit-Rate	=	0.95072865
L2[0] Miss-Rate	=	0.049271338
L2[0] AvgNumEventsInMSHR	=	1.6455
L2[0] AvgNumEventsInMSHREntry	=	1.0000


L2[1] Hits	=	0
L2[1] Misses	=	0
L2[1] Accesses	=	0
L2[1] Hit-Rate	=	NaN
L2[1] Miss-Rate	=	NaN
L2[1] AvgNumEventsInMSHR	=	1.6455
L2[1] AvgNumEventsInMSHREntry	=	1.0000


L2[2] Hits	=	0
L2[2] Misses	=	0
L2[2] Accesses	=	0
L2[2] Hit-Rate	=	NaN
L2[2] Miss-Rate	=	NaN
L2[2] AvgNumEventsInMSHR	=	1.6455
L2[2] AvgNumEventsInMSHREntry	=	1.0000


L2[3] Hits	=	0
L2[3] Misses	=	0
L2[3] Accesses	=	0
L2[3] Hit-Rate	=	NaN
L2[3] Miss-Rate	=	NaN
L2[3] AvgNumEventsInMSHR	=	1.6455
L2[3] AvgNumEventsInMSHREntry	=	1.0000


L2[4] Hits	=	0
L2[4] Misses	=	81
L2[4] Accesses	=	81
L2[4] Hit-Rate	=	0.0
L2[4] Miss-Rate	=	1.0
L2[4] AvgNumEventsInMSHR	=	1.6455
L2[4] AvgNumEventsInMSHREntry	=	1.0000


L2[5] Hits	=	0
L2[5] Misses	=	0
L2[5] Accesses	=	0
L2[5] Hit-Rate	=	NaN
L2[5] Miss-Rate	=	NaN
L2[5] AvgNumEventsInMSHR	=	1.6455
L2[5] AvgNumEventsInMSHREntry	=	1.0000


L2[6] Hits	=	0
L2[6] Misses	=	0
L2[6] Accesses	=	0
L2[6] Hit-Rate	=	NaN
L2[6] Miss-Rate	=	NaN
L2[6] AvgNumEventsInMSHR	=	1.6455
L2[6] AvgNumEventsInMSHREntry	=	1.0000


L2[7] Hits	=	0
L2[7] Misses	=	0
L2[7] Accesses	=	0
L2[7] Hit-Rate	=	NaN
L2[7] Miss-Rate	=	NaN
L2[7] AvgNumEventsInMSHR	=	1.6455
L2[7] AvgNumEventsInMSHREntry	=	1.0000


L2[8] Hits	=	1930
L2[8] Misses	=	401
L2[8] Accesses	=	2331
L2[8] Hit-Rate	=	0.8279708
L2[8] Miss-Rate	=	0.17202917
L2[8] AvgNumEventsInMSHR	=	1.6455
L2[8] AvgNumEventsInMSHREntry	=	1.0000


L2[9] Hits	=	0
L2[9] Misses	=	0
L2[9] Accesses	=	0
L2[9] Hit-Rate	=	NaN
L2[9] Miss-Rate	=	NaN
L2[9] AvgNumEventsInMSHR	=	1.6455
L2[9] AvgNumEventsInMSHREntry	=	1.0000


L2[10] Hits	=	0
L2[10] Misses	=	0
L2[10] Accesses	=	0
L2[10] Hit-Rate	=	NaN
L2[10] Miss-Rate	=	NaN
L2[10] AvgNumEventsInMSHR	=	1.6455
L2[10] AvgNumEventsInMSHREntry	=	1.0000


L2[11] Hits	=	0
L2[11] Misses	=	0
L2[11] Accesses	=	0
L2[11] Hit-Rate	=	NaN
L2[11] Miss-Rate	=	NaN
L2[11] AvgNumEventsInMSHR	=	1.6455
L2[11] AvgNumEventsInMSHREntry	=	1.0000


L2[12] Hits	=	4
L2[12] Misses	=	202
L2[12] Accesses	=	206
L2[12] Hit-Rate	=	0.019417476
L2[12] Miss-Rate	=	0.98058254
L2[12] AvgNumEventsInMSHR	=	1.6455
L2[12] AvgNumEventsInMSHREntry	=	1.0000


L2[13] Hits	=	0
L2[13] Misses	=	0
L2[13] Accesses	=	0
L2[13] Hit-Rate	=	NaN
L2[13] Miss-Rate	=	NaN
L2[13] AvgNumEventsInMSHR	=	1.6455
L2[13] AvgNumEventsInMSHREntry	=	1.0000


L2[14] Hits	=	0
L2[14] Misses	=	0
L2[14] Accesses	=	0
L2[14] Hit-Rate	=	NaN
L2[14] Miss-Rate	=	NaN
L2[14] AvgNumEventsInMSHR	=	1.6455
L2[14] AvgNumEventsInMSHREntry	=	1.0000


L2[15] Hits	=	0
L2[15] Misses	=	0
L2[15] Accesses	=	0
L2[15] Hit-Rate	=	NaN
L2[15] Miss-Rate	=	NaN
L2[15] AvgNumEventsInMSHR	=	1.6455
L2[15] AvgNumEventsInMSHREntry	=	1.0000


L2[16] Hits	=	2
L2[16] Misses	=	28
L2[16] Accesses	=	30
L2[16] Hit-Rate	=	0.06666667
L2[16] Miss-Rate	=	0.93333334
L2[16] AvgNumEventsInMSHR	=	1.6455
L2[16] AvgNumEventsInMSHREntry	=	1.0000


L2[17] Hits	=	0
L2[17] Misses	=	0
L2[17] Accesses	=	0
L2[17] Hit-Rate	=	NaN
L2[17] Miss-Rate	=	NaN
L2[17] AvgNumEventsInMSHR	=	1.6455
L2[17] AvgNumEventsInMSHREntry	=	1.0000


L2[18] Hits	=	0
L2[18] Misses	=	0
L2[18] Accesses	=	0
L2[18] Hit-Rate	=	NaN
L2[18] Miss-Rate	=	NaN
L2[18] AvgNumEventsInMSHR	=	1.6455
L2[18] AvgNumEventsInMSHREntry	=	1.0000


L2[19] Hits	=	0
L2[19] Misses	=	0
L2[19] Accesses	=	0
L2[19] Hit-Rate	=	NaN
L2[19] Miss-Rate	=	NaN
L2[19] AvgNumEventsInMSHR	=	1.6455
L2[19] AvgNumEventsInMSHREntry	=	1.0000


L2[20] Hits	=	0
L2[20] Misses	=	100
L2[20] Accesses	=	100
L2[20] Hit-Rate	=	0.0
L2[20] Miss-Rate	=	1.0
L2[20] AvgNumEventsInMSHR	=	1.6455
L2[20] AvgNumEventsInMSHREntry	=	1.0000


L2[21] Hits	=	0
L2[21] Misses	=	0
L2[21] Accesses	=	0
L2[21] Hit-Rate	=	NaN
L2[21] Miss-Rate	=	NaN
L2[21] AvgNumEventsInMSHR	=	1.6455
L2[21] AvgNumEventsInMSHREntry	=	1.0000


L2[22] Hits	=	0
L2[22] Misses	=	0
L2[22] Accesses	=	0
L2[22] Hit-Rate	=	NaN
L2[22] Miss-Rate	=	NaN
L2[22] AvgNumEventsInMSHR	=	1.6455
L2[22] AvgNumEventsInMSHREntry	=	1.0000


L2[23] Hits	=	0
L2[23] Misses	=	0
L2[23] Accesses	=	0
L2[23] Hit-Rate	=	NaN
L2[23] Miss-Rate	=	NaN
L2[23] AvgNumEventsInMSHR	=	1.6455
L2[23] AvgNumEventsInMSHREntry	=	1.0000


L2[24] Hits	=	0
L2[24] Misses	=	52
L2[24] Accesses	=	52
L2[24] Hit-Rate	=	0.0
L2[24] Miss-Rate	=	1.0
L2[24] AvgNumEventsInMSHR	=	1.6455
L2[24] AvgNumEventsInMSHREntry	=	1.0000


L2[25] Hits	=	0
L2[25] Misses	=	0
L2[25] Accesses	=	0
L2[25] Hit-Rate	=	NaN
L2[25] Miss-Rate	=	NaN
L2[25] AvgNumEventsInMSHR	=	1.6455
L2[25] AvgNumEventsInMSHREntry	=	1.0000


L2[26] Hits	=	0
L2[26] Misses	=	0
L2[26] Accesses	=	0
L2[26] Hit-Rate	=	NaN
L2[26] Miss-Rate	=	NaN
L2[26] AvgNumEventsInMSHR	=	1.6455
L2[26] AvgNumEventsInMSHREntry	=	1.0000


L2[27] Hits	=	0
L2[27] Misses	=	0
L2[27] Accesses	=	0
L2[27] Hit-Rate	=	NaN
L2[27] Miss-Rate	=	NaN
L2[27] AvgNumEventsInMSHR	=	1.6455
L2[27] AvgNumEventsInMSHREntry	=	1.0000


L2[28] Hits	=	0
L2[28] Misses	=	59
L2[28] Accesses	=	59
L2[28] Hit-Rate	=	0.0
L2[28] Miss-Rate	=	1.0
L2[28] AvgNumEventsInMSHR	=	1.6455
L2[28] AvgNumEventsInMSHREntry	=	1.0000


L2[29] Hits	=	0
L2[29] Misses	=	0
L2[29] Accesses	=	0
L2[29] Hit-Rate	=	NaN
L2[29] Miss-Rate	=	NaN
L2[29] AvgNumEventsInMSHR	=	1.6455
L2[29] AvgNumEventsInMSHREntry	=	1.0000


L2[30] Hits	=	0
L2[30] Misses	=	0
L2[30] Accesses	=	0
L2[30] Hit-Rate	=	NaN
L2[30] Miss-Rate	=	NaN
L2[30] AvgNumEventsInMSHR	=	1.6455
L2[30] AvgNumEventsInMSHREntry	=	1.0000


L2[31] Hits	=	0
L2[31] Misses	=	0
L2[31] Accesses	=	0
L2[31] Hit-Rate	=	NaN
L2[31] Miss-Rate	=	NaN
L2[31] AvgNumEventsInMSHR	=	1.6455
L2[31] AvgNumEventsInMSHREntry	=	1.0000


[Consolidated Stats For Caches]



L2 Hits	=	7416
L2 Misses	=	1207
L2 Accesses	=	8623
L2 Hit-Rate	=	0.8600255
L2 Miss-Rate	=	0.13997449
L2 AvgNumEventsInMSHR	=	1.6455
L2 AvgNumEventsInMSHREntry	=	1.0000


L1 Hits	=	17449
L1 Misses	=	1809
L1 Accesses	=	19258
L1 Hit-Rate	=	0.906065
L1 Miss-Rate	=	0.09393499
L1 AvgNumEventsInMSHR	=	2.4366
L1 AvgNumEventsInMSHREntry	=	3.4920


I1 Hits	=	51189
I1 Misses	=	4075
I1 Accesses	=	55264
I1 Hit-Rate	=	0.92626303
I1 Miss-Rate	=	0.07373697
I1 AvgNumEventsInMSHR	=	6.1828
I1 AvgNumEventsInMSHREntry	=	4.9611


NUCA 		=	L2
NUCA Type	=	D_NUCA
Total Nuca Bank Accesses	=	8623
Total Nuca Bank Migrations	=	0
Average number of NUCA Events	=	0.41992345


NOC Topology		=	MESH
NOC Routing Algorithm	=	SIMPLE



Directory Access due to ReadMiss	=	216
Directory Access due to WriteMiss	=	245
Directory Access due to WriteHit	=	49
Directory Access due to EvictionFromCoherentCache	=	24
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	73
Directory Misses	=	461
Directory Hit-Rate	=	0.1367
Directory Miss-Rate	=	0.8633

[Simulator Time]
Time Taken		=	0 : 0 minutes
Instructions per Second	=	94.1718 KIPS		in terms of micro-ops
Instructions per Second	=	73.5872 KIPS		in terms of CISC instructions



[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 


core[0].iCache	29384.8464	19025.4225	48410.2689	56016
core[0].iTLB	1469.9823	3786.2683	5256.2506	55739
core[0].dCache	29384.8464	6697.4134	36082.2598	19719
core[0].dTLB	1469.9823	1484.4422	2954.4245	21853
core[0].pipeline.bPred	4789.8376	1842.8072	6632.6448	19156
core[0].pipeline.decode	16091.7016	2463.1795	18554.8811	70985
core[0].pipeline.rename.Int.RAT	1210.9140	1658.3100	2869.2240	110554
core[0].pipeline.rename.Int.FreeList	430.5472	657.2370	1087.7842	77322
core[0].pipeline.rename.Int	1641.4612	2315.5470	3957.0082	0
core[0].pipeline.rename.Float.RAT	457.4564	30.2510	487.7074	2327
core[0].pipeline.rename.Float.FreeList	807.2760	8.2530	815.5290	1834
core[0].pipeline.rename.Float	1264.7324	38.5040	1303.2364	0
core[0].pipeline.rename	2906.1936	2354.0510	5260.2446	0
core[0].pipeline.LSQ	8557.1256	3751.1850	12308.3106	21746
core[0].pipeline.intRegFile	2906.1936	8535.0980	11441.2916	149215
core[0].pipeline.floatRegFile	2018.1900	67.1508	2085.3408	3244
core[0].pipeline.InstrWindow	1237.8232	2704.6882	3942.5114	190471
core[0].pipeline.ROB	1560.7336	6212.8176	7773.5512	204369
core[0].pipeline.FuncUnit.intALU	14584.7864	11511.8665	26096.6529	35345
core[0].pipeline.FuncUnit.floatALU	17598.6168	1051.1994	18649.8162	1959
core[0].pipeline.FuncUnit.complexALU	7292.3932	22798.3486	30090.7418	34999
core[0].pipeline.resultsBroadcastBus	6431.2988	23518.9868	29950.2856	39541
core[0].pipeline.total	85974.8940	86811.3786	172786.2726	0
core[0].total	147684.5514	117804.9249	265489.4764	0


coreEnergy.total	147684.5514	117804.9249	265489.4764	0


L2	42839.4464	0.0000	42839.4464	0
L2[0]	42839.4464	2658.9587	45498.4051	6048
L2[1]	42839.4464	0.0000	42839.4464	0
L2[2]	42839.4464	0.0000	42839.4464	0
L2[3]	42839.4464	0.0000	42839.4464	0
L2[4]	42839.4464	71.2221	42910.6685	162
L2[5]	42839.4464	0.0000	42839.4464	0
L2[6]	42839.4464	0.0000	42839.4464	0
L2[7]	42839.4464	0.0000	42839.4464	0
L2[8]	42839.4464	1201.1037	44040.5501	2732
L2[9]	42839.4464	0.0000	42839.4464	0
L2[10]	42839.4464	0.0000	42839.4464	0
L2[11]	42839.4464	0.0000	42839.4464	0
L2[12]	42839.4464	179.3742	43018.8206	408
L2[13]	42839.4464	0.0000	42839.4464	0
L2[14]	42839.4464	0.0000	42839.4464	0
L2[15]	42839.4464	0.0000	42839.4464	0
L2[16]	42839.4464	25.4993	42864.9457	58
L2[17]	42839.4464	0.0000	42839.4464	0
L2[18]	42839.4464	0.0000	42839.4464	0
L2[19]	42839.4464	0.0000	42839.4464	0
L2[20]	42839.4464	87.9285	42927.3749	200
L2[21]	42839.4464	0.0000	42839.4464	0
L2[22]	42839.4464	0.0000	42839.4464	0
L2[23]	42839.4464	0.0000	42839.4464	0
L2[24]	42839.4464	45.7228	42885.1692	104
L2[25]	42839.4464	0.0000	42839.4464	0
L2[26]	42839.4464	0.0000	42839.4464	0
L2[27]	42839.4464	0.0000	42839.4464	0
L2[28]	42839.4464	51.8778	42891.3242	118
L2[29]	42839.4464	0.0000	42839.4464	0
L2[30]	42839.4464	0.0000	42839.4464	0
L2[31]	42839.4464	0.0000	42839.4464	0


sharedCacheEnergy.total	1413701.7312	4321.6872	1418023.4184	0


MainMemoryController[0]	1964.3716	65.6608	2030.0324	1207

mainMemoryControllerEnergy.total	1964.3716	65.6608	2030.0324	0
Coherence[0]	29384.8464	181.3464	29566.1928	534


coherenceEnergy.total	29384.8464	181.3464	29566.1928	0


TotalEnergy	4774775.3098	246976.6693	5021751.9792	0
