Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d9ffa7de05054155ac21e193df365048 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal address [C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd:32]
WARNING: [VRFC 10-1625] value in initialization depends on signal readaddress [C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/mips_single_cycle_tb_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
