// Seed: 2234100501
module module_0 (
    output tri0 id_0
    , id_5,
    output tri id_1,
    input supply0 id_2,
    input wor id_3
);
  assign module_1.id_2 = 0;
  id_6 :
  assert property (@(posedge id_6) id_3 == id_5)
  else $signed(46);
  ;
  assign id_0 = 1;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri1 id_9,
    output tri0 id_10,
    input supply1 id_11
);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11
  );
  timeprecision 1ps;
endmodule
