
*** Running vivado
    with args -log OV5640_TFT_bram_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV5640_TFT_bram_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/Vivado2018/Vivado/2018.3/scripts/Vivado_init.tcl'
source OV5640_TFT_bram_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IP_Manage/IP/OV5640_Data'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IP_Manage/IP/axi_dynclk_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IP_Manage/IP/rgb2lcd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IP_Manage/IP/rgb565to888'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IP_Manage/IP/rgb888to565'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top OV5640_TFT_bram_0_1 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23320 
WARNING: [Synth 8-2611] redeclaration of ansi port enb is not allowed [D:/VivadoProject/OV5640_TFT/OV5640_TFT.srcs/sources_1/new/bram.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.383 ; gain = 119.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV5640_TFT_bram_0_1' [d:/VivadoProject/OV5640_TFT/OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ip/OV5640_TFT_bram_0_1/synth/OV5640_TFT_bram_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'bram' [D:/VivadoProject/OV5640_TFT/OV5640_TFT.srcs/sources_1/new/bram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bram' (1#1) [D:/VivadoProject/OV5640_TFT/OV5640_TFT.srcs/sources_1/new/bram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OV5640_TFT_bram_0_1' (2#1) [d:/VivadoProject/OV5640_TFT/OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ip/OV5640_TFT_bram_0_1/synth/OV5640_TFT_bram_0_1.v:58]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[31]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[30]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[29]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[28]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[27]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[26]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[25]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[24]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[23]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[22]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[21]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[20]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[19]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[18]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[17]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[16]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[15]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[14]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[13]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[12]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[11]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[10]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[9]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[8]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[7]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[6]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[5]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[4]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[3]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[2]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[1]
WARNING: [Synth 8-3331] design bram has unconnected port doutb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 419.848 ; gain = 152.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 419.848 ; gain = 152.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 419.848 ; gain = 152.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 753.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 753.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 756.328 ; gain = 2.832
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 756.328 ; gain = 489.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 756.328 ; gain = 489.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 756.328 ; gain = 489.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 756.328 ; gain = 489.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design OV5640_TFT_bram_0_1 has port enb driven by constant 1
INFO: [Synth 8-3917] design OV5640_TFT_bram_0_1 has port web[3] driven by constant 0
INFO: [Synth 8-3917] design OV5640_TFT_bram_0_1 has port web[2] driven by constant 0
INFO: [Synth 8-3917] design OV5640_TFT_bram_0_1 has port web[1] driven by constant 0
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[31]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[30]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[29]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[28]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[27]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[26]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[25]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[24]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[23]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[22]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[21]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[20]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[19]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[18]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[17]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[16]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[15]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[14]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[13]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[12]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[11]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[10]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[9]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[8]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[7]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[6]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[5]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[4]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[3]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[2]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[1]
WARNING: [Synth 8-3331] design OV5640_TFT_bram_0_1 has unconnected port doutb[0]
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[1]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[2]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[3]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[4]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[5]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[6]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[7]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[8]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[9]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[10]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[11]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[12]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[13]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[14]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[15]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[16]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[17]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[18]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[19]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[20]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[21]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[22]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[23]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[24]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[25]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[26]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[27]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[28]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[29]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[30]' (FDR) to 'inst/dinb_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dinb_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[0]' (FD) to 'inst/addrb_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[1]' (FD) to 'inst/addrb_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[2]' (FD) to 'inst/addrb_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[3]' (FD) to 'inst/addrb_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[4]' (FD) to 'inst/addrb_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[5]' (FD) to 'inst/addrb_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[6]' (FD) to 'inst/addrb_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[7]' (FD) to 'inst/addrb_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[8]' (FD) to 'inst/addrb_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[9]' (FD) to 'inst/addrb_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[10]' (FD) to 'inst/addrb_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[11]' (FD) to 'inst/addrb_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[12]' (FD) to 'inst/addrb_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[13]' (FD) to 'inst/addrb_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[14]' (FD) to 'inst/addrb_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[15]' (FD) to 'inst/addrb_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[16]' (FD) to 'inst/addrb_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[17]' (FD) to 'inst/addrb_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[18]' (FD) to 'inst/addrb_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[19]' (FD) to 'inst/addrb_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[20]' (FD) to 'inst/addrb_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[21]' (FD) to 'inst/addrb_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[22]' (FD) to 'inst/addrb_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[23]' (FD) to 'inst/addrb_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[24]' (FD) to 'inst/addrb_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[25]' (FD) to 'inst/addrb_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[26]' (FD) to 'inst/addrb_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[27]' (FD) to 'inst/addrb_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[28]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[29]' (FD) to 'inst/addrb_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[30]' (FD) to 'inst/addrb_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/addrb_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 756.328 ; gain = 489.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 778.277 ; gain = 511.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 778.277 ; gain = 511.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |FDRE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
|2     |  inst   |bram   |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 787.867 ; gain = 184.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 787.867 ; gain = 520.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 803.445 ; gain = 536.656
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, synth.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/OV5640_TFT/OV5640_TFT.runs/OV5640_TFT_bram_0_1_synth_1/OV5640_TFT_bram_0_1.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/OV5640_TFT/OV5640_TFT.runs/OV5640_TFT_bram_0_1_synth_1/OV5640_TFT_bram_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OV5640_TFT_bram_0_1_utilization_synth.rpt -pb OV5640_TFT_bram_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 15:12:20 2024...
