Release 9.2.02i - xst J.38
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: HD_Gen_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HD_Gen_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HD_Gen_Module"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : HD_Gen_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 65
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Convert Tristates To Logic         : No
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : HD_Gen_Module.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/text_ram.vhd. Ignore this file from project file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Module_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/color_rom.vhd. Ignore this file from project file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Module_vhdl.prj".
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/sinu_data.VHD" in Library work.
Architecture sinu_data of Entity sinu_data is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/pack_ancillary_data.vhd" in Library work.
Architecture pack_ancillary_data of Entity pack_ancillary_data is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/system_parameters.vhd" in Library work.
Architecture behavioral of Entity system_parameters is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/crc_inserter.vhd" in Library work.
Architecture behavioral of Entity crc_inserter is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/luma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_fir_12bit is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity chroma_fir_12bit is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/sine_rom.vhd" in Library work.
Architecture sine_rom_a of Entity sine_rom is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/audio_attenuator.vhd" in Library work.
Architecture behavioral of Entity audio_attenuator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/audio_lut.vhd" in Library work.
Architecture behavioral of Entity audio_lut is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/colorbar_generator.vhd" in Library work.
Architecture behavioral of Entity colorbar_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/clapboard_generator.vhd" in Library work.
Architecture behavioral of Entity clapboard_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/audio_click_generator.vhd" in Library work.
Architecture behavioral of Entity audio_click_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/window_generator.vhd" in Library work.
Architecture behavioral of Entity window_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/pluge_generator.vhd" in Library work.
Architecture behavioral of Entity pluge_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/text_generator.vhd" in Library work.
Architecture behavioral of Entity text_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/grid_generator.vhd" in Library work.
Architecture behavioral of Entity grid_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/color_lut.vhd" in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/luma_ramp_generator.vhd" in Library work.
Architecture behavioral of Entity luma_ramp_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/line_controller.vhd" in Library work.
Architecture behavioral of Entity line_controller is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/luma_chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_chroma_fir_12bit is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/checkfield_generator.vhd" in Library work.
Architecture behavioral of Entity checkfield_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/system_generator.vhd" in Library work.
Architecture behavioral of Entity system_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/payload_generator.vhd" in Library work.
Architecture behavioral of Entity payload_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/audio_generator.vhd" in Library work.
Architecture behavioral of Entity audio_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/digital_pll_phase_detector.vhd" in Library work.
Architecture behavioral of Entity digital_pll_phase_detector is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/digital_pll_loopfilter.vhd" in Library work.
Architecture behavioral of Entity digital_pll_loopfilter is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/ad5660_serial_out.vhd" in Library work.
Architecture behavioral of Entity ad5660_serial_out is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/digital_pll_sd_dac.vhd" in Library work.
Architecture behavioral of Entity digital_pll_sd_dac is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/rocketio.vhd" in Library work.
Architecture behavioral of Entity rocketio is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/video_generator.vhd" in Library work.
Architecture behavioral of Entity video_generator is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/os_controller_v2.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/parallel_to_pc_backend.vhd" in Library work.
Architecture behavioral of Entity parallel_to_pc_backend is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/genlock_counter.vhd" in Library work.
Architecture behavioral of Entity genlock_counter is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/genlock_regen_148.vhd" in Library work.
Architecture behavioral of Entity genlock_regen_148 is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/digital_pll.vhd" in Library work.
Architecture behavioral of Entity digital_pll is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/genlock_regen_27_to_148.vhd" in Library work.
Architecture behavioral of Entity genlock_regen_27_to_148 is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/clock_genlock_controller.vhd" in Library work.
WARNING:HDLParsers:1406 - "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/clock_genlock_controller.vhd" Line 372. No sensitivity list and no wait in the process
Architecture behavioral of Entity clock_genlock_controller is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/reset_error_controller.vhd" in Library work.
Architecture behavioral of Entity reset_error_controller is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/rocket_io_top.vhd" in Library work.
Architecture behavioral of Entity rocket_io_top is up to date.
Compiling vhdl file "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Module.vhd" in Library work.
WARNING:HDLParsers:1406 - "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Module.vhd" Line 797. No sensitivity list and no wait in the process
WARNING:HDLParsers:1406 - "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Module.vhd" Line 929. No sensitivity list and no wait in the process
WARNING:HDLParsers:1406 - "C:/MATHIAS_WORK/PT8612/PT8612 (1.6.1.6)_Channels_status_improved/HD_Gen_Module.vhd" Line 969. No sensitivity list and no wait in the process
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <HD_Gen_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_genlock_controller> in library <work> (architecture <behavioral>) with generics.
	use_vcxo_zics = '1'

Analyzing hierarchy for entity <reset_error_controller> in library <work> (architecture <behavioral>) with generics.
	sticky_led = "0011"

Analyzing hierarchy for entity <serial_interface> in library <work> (architecture <behavioral>) with generics.
	channel_id = 0

Analyzing hierarchy for entity <HD_Gen_Channel> in library <work> (architecture <behavioral>) with generics.
	bypass_scrambler = '0'
	channel_id = 1
	pc_enable_mode = '0'
	timing_dummy_data = '0'
	use_bit_toggle = '0'
	use_zero_timing = '0'

Analyzing hierarchy for entity <HD_Gen_Channel> in library <work> (architecture <behavioral>) with generics.
	bypass_scrambler = '0'
	channel_id = 2
	pc_enable_mode = '0'
	timing_dummy_data = '0'
	use_bit_toggle = '0'
	use_zero_timing = '0'

Analyzing hierarchy for entity <HD_Gen_Channel> in library <work> (architecture <behavioral>) with generics.
	bypass_scrambler = '0'
	channel_id = 3
	pc_enable_mode = '0'
	timing_dummy_data = '0'
	use_bit_toggle = '0'
	use_zero_timing = '0'

Analyzing hierarchy for entity <HD_Gen_Channel> in library <work> (architecture <behavioral>) with generics.
	bypass_scrambler = '0'
	channel_id = 4
	pc_enable_mode = '0'
	timing_dummy_data = '0'
	use_bit_toggle = '0'
	use_zero_timing = '0'

Analyzing hierarchy for entity <rocket_io_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <genlock_counter> in library <work> (architecture <behavioral>) with generics.
	fps_25_z30 = '0'
	half_frame_per = 4950
	pll_per = 91
	ref_step_debug = '0'
	sync_per = 2

Analyzing hierarchy for entity <genlock_regen_148> in library <work> (architecture <behavioral>) with generics.
	pll_count_at_tick = 29
	pll_count_dec_falling = 50
	pll_per_div_tick_per = 50
	tick_count_at_tick = 3
	tick_count_dec_falling = 0
	tick_per = 10

Analyzing hierarchy for entity <digital_pll> in library <work> (architecture <behavioral>) with generics.
	vcxo_div_per = 500

Analyzing hierarchy for entity <genlock_regen_27_to_148> in library <work> (architecture <behavioral>) with generics.
	bits1 = 14
	bits2 = 14
	count_val1 = 13500
	count_val2 = 11000

Analyzing hierarchy for entity <genlock_counter> in library <work> (architecture <behavioral>) with generics.
	fps_25_z30 = '1'
	half_frame_per = 6000
	pll_per = 90
	ref_step_debug = '0'
	sync_per = 4

Analyzing hierarchy for entity <genlock_regen_148> in library <work> (architecture <behavioral>) with generics.
	pll_count_at_tick = 22
	pll_count_dec_falling = 41
	pll_per_div_tick_per = 45
	tick_count_at_tick = 5
	tick_count_dec_falling = 1
	tick_per = 11

Analyzing hierarchy for entity <digital_pll> in library <work> (architecture <behavioral>) with generics.
	vcxo_div_per = 495

Analyzing hierarchy for entity <genlock_regen_27_to_148> in library <work> (architecture <behavioral>) with generics.
	bits1 = 14
	bits2 = 14
	count_val1 = 13500
	count_val2 = 11011

Analyzing hierarchy for entity <glitch_remover> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <serial_interface> in library <work> (architecture <behavioral>) with generics.
	channel_id = 1

Analyzing hierarchy for entity <channel_controller> in library <work> (architecture <behavioral>) with generics.
	pc_enable_mode = '0'
	use_zero_timing = '0'

Analyzing hierarchy for entity <video_generator> in library <work> (architecture <behavioral>) with generics.
	bypass_scrambler = '0'
	timing_dummy_data = '0'

Analyzing hierarchy for entity <os_controller> in library <work> (architecture <behavioral>).

