Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\ISE\Project\Uart\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "H:\ISE\Project\Uart\uart.v" into library work
Parsing module <uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart>.

Elaborating module <clkdiv>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart>.
    Related source file is "H:\ISE\Project\Uart\uart.v".
        paritymode = 1'b0
    Found 1-bit register for signal <rxfall>.
    Found 1-bit register for signal <receive>.
    Found 1-bit register for signal <idle>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <rdsig>.
    Found 8-bit register for signal <dataout>.
    Found 1-bit register for signal <frameerror>.
    Found 1-bit register for signal <rxbuf>.
    Found 8-bit adder for signal <cnt[7]_GND_1_o_add_5_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <uart> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "H:\ISE\Project\Uart\clkdiv.v".
    Found 25-bit register for signal <cnt>.
    Found 1-bit register for signal <clkout>.
    Found 25-bit adder for signal <cnt[24]_GND_2_o_add_4_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <clkdiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 7
 25-bit register                                       : 1
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 143
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 31
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT5                        : 5
#      LUT6                        : 23
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 48
#      FD                          : 30
#      FDE                         : 8
#      FDR                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  18224     0%  
 Number of Slice LUTs:                   92  out of   9112     1%  
    Number used as Logic:                92  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:      45  out of     93    48%  
   Number with an unused LUT:             1  out of     93     1%  
   Number of fully used LUT-FF pairs:    47  out of     93    50%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
div/clkout                         | BUFG                   | 22    |
clkout                             | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.981ns (Maximum Frequency: 251.218MHz)
   Minimum input arrival time before clock: 3.197ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'div/clkout'
  Clock period: 3.132ns (frequency: 319.320MHz)
  Total number of paths / destination ports: 171 / 39
-------------------------------------------------------------------------
Delay:               3.132ns (Levels of Logic = 2)
  Source:            cnt_3 (FF)
  Destination:       frameerror (FF)
  Source Clock:      div/clkout rising
  Destination Clock: div/clkout rising

  Data Path: cnt_3 to frameerror
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.253  cnt_3 (cnt_3)
     LUT6:I1->O            1   0.203   0.924  frameerror_rstpot_SW0 (N67)
     LUT6:I1->O            1   0.203   0.000  frameerror_rstpot (frameerror_rstpot)
     FD:D                      0.102          frameerror
    ----------------------------------------
    Total                      3.132ns (0.955ns logic, 2.177ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkout'
  Clock period: 3.981ns (frequency: 251.218MHz)
  Total number of paths / destination ports: 1001 / 26
-------------------------------------------------------------------------
Delay:               3.981ns (Levels of Logic = 3)
  Source:            div/cnt_2 (FF)
  Destination:       div/cnt_0 (FF)
  Source Clock:      clkout rising
  Destination Clock: clkout rising

  Data Path: div/cnt_2 to div/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  div/cnt_2 (div/cnt_2)
     LUT6:I0->O            2   0.203   0.845  div/_n0016_SW0 (N46)
     LUT6:I3->O           14   0.205   0.958  div/_n0016 (div/_n0016)
     LUT2:I1->O            1   0.205   0.000  div/cnt_0_rstpot (div/cnt_0_rstpot)
     FD:D                      0.102          div/cnt_0
    ----------------------------------------
    Total                      3.981ns (1.162ns logic, 2.819ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div/clkout'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.197ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       dataout_3 (FF)
  Destination Clock: div/clkout rising

  Data Path: rx to dataout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.883  rx_IBUF (rx_IBUF)
     LUT4:I3->O            1   0.205   0.580  cnt[7]_dataout[7]_select_32_OUT<4>_SW0 (N10)
     LUT6:I5->O            1   0.205   0.000  cnt[7]_dataout[7]_select_32_OUT<4> (cnt[7]_dataout[7]_select_32_OUT<3>)
     FDE:D                     0.102          dataout_3
    ----------------------------------------
    Total                      3.197ns (1.734ns logic, 1.463ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div/clkout'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            dataout_3 (FF)
  Destination:       dataout<3> (PAD)
  Source Clock:      div/clkout rising

  Data Path: dataout_3 to dataout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  dataout_3 (dataout_3)
     OBUF:I->O                 2.571          dataout_3_OBUF (dataout<3>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkout         |    3.981|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div/clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div/clkout     |    3.132|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.13 secs
 
--> 

Total memory usage is 257984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

