// Seed: 602235221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd60
) (
    input  wor  _id_0,
    output tri0 id_1,
    output tri0 id_2
);
  logic [7:0] id_4;
  assign id_4[id_0] = id_4;
  parameter id_5 = "" !== -1;
  wire [id_0 : 1] id_6;
  assign id_2 = -1 == id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6
  );
endmodule
