
fractals.elf:     file format elf32-littlenios2
fractals.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x08000020 paddr 0x08000020 align 2**12
         filesz 0x00008b34 memsz 0x00008b34 flags r-x
    LOAD off    0x00009b54 vaddr 0x08008b54 paddr 0x0800a2ec align 2**12
         filesz 0x00001798 memsz 0x00001798 flags rw-
    LOAD off    0x0000ba84 vaddr 0x0800ba84 paddr 0x0800ba84 align 2**12
         filesz 0x00000000 memsz 0x000002cc flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  08000000  08000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  08000020  08000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000867c  080001b4  080001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000324  08008830  08008830  00009830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001798  08008b54  0800a2ec  00009b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002cc  0800ba84  0800ba84  0000ba84  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  0000b2ec  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000a38  00000000  00000000  0000b310  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 0000117b  00000000  00000000  0000bd48  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00012689  00000000  00000000  0000cec3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005823  00000000  00000000  0001f54c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000d8fb  00000000  00000000  00024d6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000012a8  00000000  00000000  0003266c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000016b5  00000000  00000000  00033914  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000448a  00000000  00000000  00034fc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  00039454  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000538  00000000  00000000  00039488  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003c4a7  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  0003c4aa  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0003c4af  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0003c4b0  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0003c4b4  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0003c4b8  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   0000000b  00000000  00000000  0003c4bc  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    0000000b  00000000  00000000  0003c4c7  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   0000000b  00000000  00000000  0003c4d2  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 0000000b  00000000  00000000  0003c4dd  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000020  00000000  00000000  0003c4e8  2**0
                  CONTENTS, READONLY
 28 .jdi          0001085c  00000000  00000000  0003c508  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     00113e1c  00000000  00000000  0004cd64  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
08000000 l    d  .entry	00000000 .entry
08000020 l    d  .exceptions	00000000 .exceptions
080001b4 l    d  .text	00000000 .text
08008830 l    d  .rodata	00000000 .rodata
08008b54 l    d  .rwdata	00000000 .rwdata
0800ba84 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
080001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_pow.c
08008898 l     O .rodata	00000010 bp
080088a8 l     O .rodata	00000010 dp_l
080088b8 l     O .rodata	00000010 dp_h
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
080088c8 l     O .rodata	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
08002b88 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
08003af4 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 impure.c
08008b54 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 alt_load.c
080045f8 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
08008f54 l     O .rwdata	00001060 jtag_uart_0
08009fb4 l     O .rwdata	0000003c mailbox_0
08009ff0 l     O .rwdata	0000003c mailbox_1
0800a02c l     O .rwdata	0000003c mailbox_2
0800a068 l     O .rwdata	0000003c mailbox_3
0800a0a4 l     O .rwdata	00000054 video_pixel_buffer_dma_0
0800497c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
08004bbc l     F .text	00000228 altera_avalon_jtag_uart_irq
08004de4 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox.c
080055b8 l     F .text	0000006c alt_avalon_mutex_reg
08005624 l     F .text	00000060 alt_get_errno
080057b8 l     F .text	00000050 alt_mailbox_increment_ptr
00000000 l    df *ABS*	00000000 altera_avalon_mutex.c
08005988 l     F .text	0000007c alt_mutex_trylock
08005a5c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
08007448 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
080074ec l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
080075cc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
08007a84 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
08007bc0 l     F .text	000000dc alt_file_locked
08007e24 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
08008618 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
080087cc l     F .text	00000040 alt_sim_halt
00007000 g       *ABS*	00000000 __alt_mem_onchip_memory2_3
08004664 g     F .text	0000006c alt_main
08005808 g     F .text	000000a8 altera_avalon_mailbox_pend
080068f8 g     F .text	000003d0 alt_up_pixel_buffer_dma_draw_vline
0800bac0 g     O .bss	00000100 alt_irq
08002420 g     F .text	00000018 fabs
0800ba88 g     O .bss	00000004 mailbox_0
0800a2ec g       *ABS*	00000000 __flash_rwdata_start
080036a8 g     F .text	00000088 __eqdf2
0800ba8c g     O .bss	00000004 mailbox_2
080058b0 g     F .text	000000d8 altera_avalon_mailbox_get
080028b0 g     F .text	00000174 __divsf3
08005b1c g     F .text	00000040 altera_avalon_mutex_trylock
0800a2a8 g     O .rwdata	00000004 n
08005ccc g     F .text	000001a0 alt_up_pixel_buffer_dma_draw
080037b8 g     F .text	00000088 __gtdf2
08004568 g     F .text	00000010 __errno
08005c8c g     F .text	00000040 alt_up_pixel_buffer_dma_open_dev
08000000 g     F .entry	0000001c __reset
08005bb8 g     F .text	0000007c altera_avalon_mutex_is_mine
08000020 g       *ABS*	00000000 __flash_exceptions_start
0800babc g     O .bss	00000004 errno
08003a48 g     F .text	00000038 __make_dp
08004028 g     F .text	0000002c __make_fp
0800baa8 g     O .bss	00000004 alt_argv
080122a0 g       *ABS*	00000000 _gp
08005e6c g     F .text	00000058 alt_up_pixel_buffer_dma_change_back_buffer_address
00005000 g       *ABS*	00000000 __alt_mem_onchip_memory2_2
0800a120 g     O .rwdata	00000180 alt_fd_list
0800ba90 g     O .bss	00000004 mailbox_1
080076f4 g     F .text	00000094 alt_find_dev
080083d0 g     F .text	000000a0 memcpy
08003950 g     F .text	000000f8 __floatsidf
08007b48 g     F .text	00000078 alt_io_redirect
08003840 g     F .text	00000088 __ltdf2
08008830 g       *ABS*	00000000 __DTOR_END__
08008088 g     F .text	00000020 altera_nios2_irq_init
080056fc g     F .text	000000bc altera_avalon_mailbox_post
08005f1c g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
08004ffc g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00003000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
08003c30 g     F .text	00000008 __udivsi3
080056dc g     F .text	00000020 altera_avalon_mailbox_close
080065a8 g     F .text	00000350 alt_up_pixel_buffer_dma_draw_hline
08002a24 g     F .text	00000078 __lesf2
08008280 g     F .text	00000090 alt_icache_flush
08006d8c g     F .text	000000d0 helper_plot_pixel
0800a2d8 g     O .rwdata	00000004 alt_max_fd
08004368 g     F .text	00000138 __unpack_d
08002b34 g     F .text	00000054 __extendsfdf2
08003018 g     F .text	00000074 __adddf3
08005f50 g     F .text	00000164 alt_up_pixel_buffer_dma_clear_screen
08005c34 g     F .text	00000058 altera_avalon_mutex_first_lock
0800a2ac g     O .rwdata	00000004 __fdlib_version
0800a2b4 g     O .rwdata	00000004 _global_impure_ptr
0800bd50 g       *ABS*	00000000 __bss_end
0800798c g     F .text	000000f8 alt_iic_isr_register
080060b4 g     F .text	000004f4 alt_up_pixel_buffer_dma_draw_box
08007f7c g     F .text	0000010c alt_tick
0800ba84 g     O .bss	00000004 message
08007944 g     F .text	00000048 alt_ic_irq_enabled
08007ee4 g     F .text	00000098 alt_alarm_stop
0800bab0 g     O .bss	00000004 alt_irq_active
080000ec g     F .exceptions	000000c8 alt_irq_handler
0800a0f8 g     O .rwdata	00000028 alt_dev_null
08000790 g     F .text	00000124 barrier
08005a04 g     F .text	00000058 altera_avalon_mutex_open
0800249c g     F .text	00000210 rint
08003eb8 g     F .text	000000c8 __unpack_f
080074a8 g     F .text	00000044 alt_dcache_flush_all
08006cc8 g     F .text	000000c4 alt_up_pixel_buffer_dma_draw_rectangle
0800a2ec g       *ABS*	00000000 __ram_rwdata_end
0800a2d0 g     O .rwdata	00000008 alt_dev_list
08006e5c g     F .text	0000039c alt_up_pixel_buffer_dma_draw_line
0800a2c0 g     O .rwdata	00000008 alt_mutex_list
08008b54 g       *ABS*	00000000 __ram_rodata_end
080038c8 g     F .text	00000088 __ledf2
08003c38 g     F .text	00000008 __umodsi3
0800bd50 g       *ABS*	00000000 end
08003d58 g     F .text	00000160 __pack_f
08004afc g     F .text	000000c0 altera_avalon_jtag_uart_init
0800882c g       *ABS*	00000000 __CTOR_LIST__
08120000 g       *ABS*	00000000 __alt_stack_pointer
08003cd8 g     F .text	00000080 __clzsi2
08005220 g     F .text	00000240 altera_avalon_jtag_uart_write
08005460 g     F .text	00000158 alt_avalon_mailbox_init
0800861c g     F .text	000001b0 __call_exitprocs
080001b4 g     F .text	0000004c _start
0800bab4 g     O .bss	00000004 _alt_tick_rate
0800bab8 g     O .bss	00000004 _alt_nticks
08004704 g     F .text	00000278 alt_sys_init
08002a9c g     F .text	00000098 __floatsisf
080084e4 g     F .text	00000134 __register_exitproc
08005b5c g     F .text	0000005c altera_avalon_mutex_unlock
08000e58 g     F .text	00001300 __ieee754_pow
08004e94 g     F .text	00000074 altera_avalon_jtag_uart_close
080009d0 g     F .text	00000488 pow
08008b54 g       *ABS*	00000000 __ram_rwdata_start
08008830 g       *ABS*	00000000 __ram_rodata_start
00004000 g       *ABS*	00000000 __alt_mem_onchip_memory2_1
080049b4 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
080081c8 g     F .text	000000b8 alt_get_fd
080044a0 g     F .text	000000c8 __fpcmp_parts_d
0800835c g     F .text	00000074 memcmp
08004a64 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0800ba94 g     O .bss	00000004 col
0800bd50 g       *ABS*	00000000 __alt_stack_base
08004aac g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
08003450 g     F .text	00000258 __divdf3
0800308c g     F .text	000003c4 __muldf3
080088d8 g     O .rodata	00000010 __thenan_sf
080080a8 g     F .text	00000120 alt_find_file
08007518 g     F .text	000000b4 alt_dev_llist_insert
0800ba84 g       *ABS*	00000000 __bss_start
08000200 g     F .text	00000590 main
0800baac g     O .bss	00000004 alt_envp
08005ec4 g     F .text	00000058 alt_up_pixel_buffer_dma_swap_buffers
08004a0c g     F .text	00000058 altera_avalon_jtag_uart_write_fd
08002484 g     F .text	00000008 matherr
08003a80 g     F .text	00000074 __truncdfsf2
0800bbc0 g     O .bss	00000190 _atexit0
08005adc g     F .text	00000040 altera_avalon_mutex_lock
0800a2dc g     O .rwdata	00000004 alt_errno
08003b70 g     F .text	00000060 __divsi3
080088e8 g     O .rodata	00000014 __thenan_df
08008830 g       *ABS*	00000000 __CTOR_END__
08002438 g     F .text	0000001c finite
08008830 g       *ABS*	00000000 __flash_rodata_start
08008830 g       *ABS*	00000000 __DTOR_LIST__
0800288c g     F .text	00000024 copysign
08003730 g     F .text	00000088 __nedf2
11000000 g       *ABS*	00000000 __alt_mem_sram_0
080046d0 g     F .text	00000034 alt_irq_init
08007e84 g     F .text	00000060 alt_release_fd
080088fc g     O .rodata	00000100 __clz_tab
08008310 g     F .text	00000014 atexit
0800ba98 g     O .bss	00000004 my_pixel_buffer
0800ba9c g     O .bss	00000004 mailbox_3
0800a2b0 g     O .rwdata	00000004 _impure_ptr
0800baa4 g     O .bss	00000004 alt_argc
080026ac g     F .text	000001e0 scalbn
08007690 g     F .text	00000064 _do_dtors
08000000 g       *ABS*	00000000 __alt_mem_sdram_0
08000020 g       .exceptions	00000000 alt_irq_entry
0800a2b8 g     O .rwdata	00000008 alt_mailbox_list
0800a2a0 g     O .rwdata	00000004 num_rows
0800a2c8 g     O .rwdata	00000008 alt_fs_list
0800248c g     F .text	00000010 nan
08000020 g       *ABS*	00000000 __ram_exceptions_start
08002158 g     F .text	000002c8 __ieee754_sqrt
080077b8 g     F .text	00000050 alt_ic_isr_register
0800a2ec g       *ABS*	00000000 _edata
0800bd50 g       *ABS*	00000000 _end
080008e4 g     F .text	000000ec post
080001b4 g       *ABS*	00000000 __ram_exceptions_end
08004f08 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
080078a4 g     F .text	000000a0 alt_ic_irq_disable
08008324 g     F .text	00000038 exit
08003bd0 g     F .text	00000060 __modsi3
08120000 g       *ABS*	00000000 __alt_data_end
08000020 g     F .exceptions	00000000 alt_exception
08005684 g     F .text	00000058 altera_avalon_mailbox_open
08003f80 g     F .text	000000a8 __fpcmp_parts_f
0800880c g     F .text	00000020 _exit
08002454 g     F .text	00000030 __isnand
080071f8 g     F .text	00000154 alt_alarm_start
08003c40 g     F .text	00000098 __muldi3
08008470 g     F .text	00000074 strlen
08007c9c g     F .text	00000188 open
08007788 g     F .text	00000030 alt_icache_flush_all
080008b4 g     F .text	00000030 pend
0800a2e0 g     O .rwdata	00000004 alt_priority_mask
0800a2a4 g     O .rwdata	00000004 num_cols
08007808 g     F .text	0000009c alt_ic_irq_enable
08005abc g     F .text	00000020 altera_avalon_mutex_close
08002f98 g     F .text	00000080 __subdf3
0800a2e4 g     O .rwdata	00000008 alt_alarm_list
0800762c g     F .text	00000064 _do_ctors
0800734c g     F .text	000000fc close
08004578 g     F .text	00000080 alt_load
0800baa0 g     O .bss	00000004 row
08004054 g     F .text	00000314 __pack_d
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

08000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 8000000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 8000004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 8000008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 800000c:	00bffd16 	blt	zero,r2,8000004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 8000010:	00420034 	movhi	at,2048
    ori r1, r1, %lo(_start)
 8000014:	08406d14 	ori	at,at,436
    jmp r1
 8000018:	0800683a 	jmp	at
 800001c:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x3000>

Disassembly of section .exceptions:

08000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 8000020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 8000024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 8000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 800002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 8000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 8000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 8000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 800003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 8000040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 8000044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 8000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 800004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 8000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 8000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 8000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 800005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 8000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 8000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 8000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 800006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 8000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 8000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 8000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 800007c:	10000326 	beq	r2,zero,800008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 8000080:	20000226 	beq	r4,zero,800008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 8000084:	80000ec0 	call	80000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 8000088:	00000306 	br	8000098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 800008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 8000090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 8000094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 8000098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 800009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 80000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 80000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 80000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 80000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 80000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 80000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 80000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 80000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 80000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 80000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 80000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 80000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 80000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 80000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 80000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 80000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 80000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 80000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 80000e8:	ef80083a 	eret

080000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 80000ec:	defff904 	addi	sp,sp,-28
 80000f0:	dfc00615 	stw	ra,24(sp)
 80000f4:	df000515 	stw	fp,20(sp)
 80000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 80000fc:	0005313a 	rdctl	r2,ipending
 8000100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 8000104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 8000108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 800010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 8000110:	00800044 	movi	r2,1
 8000114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 8000118:	e0ffff17 	ldw	r3,-4(fp)
 800011c:	e0bffe17 	ldw	r2,-8(fp)
 8000120:	1884703a 	and	r2,r3,r2
 8000124:	1005003a 	cmpeq	r2,r2,zero
 8000128:	1000161e 	bne	r2,zero,8000184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 800012c:	e0bffd17 	ldw	r2,-12(fp)
 8000130:	00c20074 	movhi	r3,2049
 8000134:	18eeb004 	addi	r3,r3,-17728
 8000138:	100490fa 	slli	r2,r2,3
 800013c:	10c5883a 	add	r2,r2,r3
 8000140:	11400017 	ldw	r5,0(r2)
 8000144:	e0bffd17 	ldw	r2,-12(fp)
 8000148:	00c20074 	movhi	r3,2049
 800014c:	18eeb004 	addi	r3,r3,-17728
 8000150:	100490fa 	slli	r2,r2,3
 8000154:	10c5883a 	add	r2,r2,r3
 8000158:	10800104 	addi	r2,r2,4
 800015c:	11000017 	ldw	r4,0(r2)
 8000160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 8000164:	0005313a 	rdctl	r2,ipending
 8000168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 800016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 8000170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 8000174:	e0bfff17 	ldw	r2,-4(fp)
 8000178:	1004c03a 	cmpne	r2,r2,zero
 800017c:	103fe31e 	bne	r2,zero,800010c <alt_irq_handler+0x20>
 8000180:	00000706 	br	80001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 8000184:	e0bffe17 	ldw	r2,-8(fp)
 8000188:	1085883a 	add	r2,r2,r2
 800018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 8000190:	e0bffd17 	ldw	r2,-12(fp)
 8000194:	10800044 	addi	r2,r2,1
 8000198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 800019c:	003fde06 	br	8000118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 80001a0:	e037883a 	mov	sp,fp
 80001a4:	dfc00117 	ldw	ra,4(sp)
 80001a8:	df000017 	ldw	fp,0(sp)
 80001ac:	dec00204 	addi	sp,sp,8
 80001b0:	f800283a 	ret

Disassembly of section .text:

080001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 80001b4:	00810014 	movui	r2,1024
#endif

0:
    initd 0(r2)
 80001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 80001bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 80001c0:	00bffd16 	blt	zero,r2,80001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 80001c4:	06c204b4 	movhi	sp,2066
    ori sp, sp, %lo(__alt_stack_pointer)
 80001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 80001cc:	06820074 	movhi	gp,2049
    ori gp, gp, %lo(_gp)
 80001d0:	d688a814 	ori	gp,gp,8864
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 80001d4:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
 80001d8:	10aea114 	ori	r2,r2,47748

    movhi r3, %hi(__bss_end)
 80001dc:	00c20034 	movhi	r3,2048
    ori r3, r3, %lo(__bss_end)
 80001e0:	18ef5414 	ori	r3,r3,48464

    beq r2, r3, 1f
 80001e4:	10c00326 	beq	r2,r3,80001f4 <_start+0x40>

0:
    stw zero, (r2)
 80001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 80001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 80001f0:	10fffd36 	bltu	r2,r3,80001e8 <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 80001f4:	80045780 	call	8004578 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 80001f8:	80046640 	call	8004664 <alt_main>

080001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 80001fc:	003fff06 	br	80001fc <alt_after_alt_main>

08000200 <main>:
void barrier(int id);
void pend(alt_mailbox_dev*);
void post(int id, alt_u32 mess);


int main() {
 8000200:	deffe904 	addi	sp,sp,-92
 8000204:	dfc01615 	stw	ra,88(sp)
 8000208:	df001515 	stw	fp,84(sp)
 800020c:	dc401415 	stw	r17,80(sp)
 8000210:	dc001315 	stw	r16,76(sp)
 8000214:	df001304 	addi	fp,sp,76

	mailbox_0 = altera_avalon_mailbox_open("/dev/mailbox_0");
 8000218:	01020074 	movhi	r4,2049
 800021c:	21220c04 	addi	r4,r4,-30672
 8000220:	80056840 	call	8005684 <altera_avalon_mailbox_open>
 8000224:	d0a5fa15 	stw	r2,-26648(gp)
	mailbox_1 = altera_avalon_mailbox_open("/dev/mailbox_1");
 8000228:	01020074 	movhi	r4,2049
 800022c:	21221004 	addi	r4,r4,-30656
 8000230:	80056840 	call	8005684 <altera_avalon_mailbox_open>
 8000234:	d0a5fc15 	stw	r2,-26640(gp)
	mailbox_2 = altera_avalon_mailbox_open("/dev/mailbox_2");
 8000238:	01020074 	movhi	r4,2049
 800023c:	21221404 	addi	r4,r4,-30640
 8000240:	80056840 	call	8005684 <altera_avalon_mailbox_open>
 8000244:	d0a5fb15 	stw	r2,-26644(gp)
	mailbox_3 = altera_avalon_mailbox_open("/dev/mailbox_3");
 8000248:	01020074 	movhi	r4,2049
 800024c:	21221804 	addi	r4,r4,-30624
 8000250:	80056840 	call	8005684 <altera_avalon_mailbox_open>
 8000254:	d0a5ff15 	stw	r2,-26628(gp)

	int cpuid = __builtin_rdctl(5);
 8000258:	0005317a 	rdctl	r2,cpuid
 800025c:	e0bffe15 	stw	r2,-8(fp)

	barrier(cpuid);
 8000260:	e13ffe17 	ldw	r4,-8(fp)
 8000264:	80007900 	call	8000790 <barrier>
	//alt_up_pixel_buffer_dma_dev *my_pixel_buffer; //declare global var
	my_pixel_buffer=alt_up_pixel_buffer_dma_open_dev("/dev/video_pixel_buffer_dma_0"); //assign it
 8000268:	01020074 	movhi	r4,2049
 800026c:	21221c04 	addi	r4,r4,-30608
 8000270:	8005c8c0 	call	8005c8c <alt_up_pixel_buffer_dma_open_dev>
 8000274:	d0a5fe15 	stw	r2,-26632(gp)
	alt_up_pixel_buffer_dma_clear_screen(my_pixel_buffer,0);//clear_screen();
 8000278:	d125fe17 	ldw	r4,-26632(gp)
 800027c:	000b883a 	mov	r5,zero
 8000280:	8005f500 	call	8005f50 <alt_up_pixel_buffer_dma_clear_screen>

	int zoom = 1;
 8000284:	00800044 	movi	r2,1
 8000288:	e0bffd15 	stw	r2,-12(fp)
	float min_x, max_x, min_y, max_y;
	min_x = -2.5;
 800028c:	00b00834 	movhi	r2,49184
 8000290:	e0bffc15 	stw	r2,-16(fp)
	max_x = 1.0;
 8000294:	008fe034 	movhi	r2,16256
 8000298:	e0bffb15 	stw	r2,-20(fp)
	min_y = -1.0;
 800029c:	00afe034 	movhi	r2,49024
 80002a0:	e0bffa15 	stw	r2,-24(fp)
	max_y = 1.0;
 80002a4:	008fe034 	movhi	r2,16256
 80002a8:	e0bff915 	stw	r2,-28(fp)

	float target_x, target_y;
	int iteration;
	int is_target; //false

	barrier(cpuid);
 80002ac:	e13ffe17 	ldw	r4,-8(fp)
 80002b0:	80007900 	call	8000790 <barrier>
	while (1) {
		//printf("barrier 1")
		barrier(cpuid);
 80002b4:	e13ffe17 	ldw	r4,-8(fp)
 80002b8:	80007900 	call	8000790 <barrier>
		//printf("%d", cpuid);
		is_target = 0;
 80002bc:	e03fee15 	stw	zero,-72(fp)

		for (i = cpuid; i < num_rows; i+=4) {
 80002c0:	e0bffe17 	ldw	r2,-8(fp)
 80002c4:	e0bff815 	stw	r2,-32(fp)
 80002c8:	00008806 	br	80004ec <main+0x2ec>
			for (j = 0; j < num_cols; j++) {
 80002cc:	e03ff715 	stw	zero,-36(fp)
 80002d0:	00007e06 	br	80004cc <main+0x2cc>
				x = 0;
 80002d4:	e03ff615 	stw	zero,-40(fp)
				y = 0;
 80002d8:	e03ff515 	stw	zero,-44(fp)
				z = 0;
 80002dc:	e03ff415 	stw	zero,-48(fp)
				x0 = j/320.0*(max_x - min_x) + min_x;
 80002e0:	e13ff717 	ldw	r4,-36(fp)
 80002e4:	8002a9c0 	call	8002a9c <__floatsisf>
 80002e8:	1009883a 	mov	r4,r2
 80002ec:	0150e834 	movhi	r5,17312
 80002f0:	80028b00 	call	80028b0 <__divsf3>
 80002f4:	1009883a 	mov	r4,r2
 80002f8:	e0fffb17 	ldw	r3,-20(fp)
 80002fc:	e0bffc17 	ldw	r2,-16(fp)
 8000300:	1885ffb2 	custom	254,r2,r3,r2
 8000304:	2087ff32 	custom	252,r3,r4,r2
 8000308:	e0bffc17 	ldw	r2,-16(fp)
 800030c:	1885ff72 	custom	253,r2,r3,r2
 8000310:	e0bff315 	stw	r2,-52(fp)
				y0 = (239.0-i)/240.0*(max_y - min_y) + min_y;
 8000314:	e13ff817 	ldw	r4,-32(fp)
 8000318:	8002a9c0 	call	8002a9c <__floatsisf>
 800031c:	1007883a 	mov	r3,r2
 8000320:	0090dbf4 	movhi	r2,17263
 8000324:	10c5ffb2 	custom	254,r2,r2,r3
 8000328:	1009883a 	mov	r4,r2
 800032c:	0150dc34 	movhi	r5,17264
 8000330:	80028b00 	call	80028b0 <__divsf3>
 8000334:	1009883a 	mov	r4,r2
 8000338:	e0fff917 	ldw	r3,-28(fp)
 800033c:	e0bffa17 	ldw	r2,-24(fp)
 8000340:	1885ffb2 	custom	254,r2,r3,r2
 8000344:	2087ff32 	custom	252,r3,r4,r2
 8000348:	e0bffa17 	ldw	r2,-24(fp)
 800034c:	1885ff72 	custom	253,r2,r3,r2
 8000350:	e0bff215 	stw	r2,-56(fp)
				//printf("x0: %f...", x0);
				//printf("y0: %f\n", y0);
				iteration = 0;
 8000354:	e03fef15 	stw	zero,-68(fp)

				while( (x*x + y*y) <= 4 && iteration < 500) {
 8000358:	00002006 	br	80003dc <main+0x1dc>
					float xtemp = x*x - y*y + x0;
 800035c:	e0fff617 	ldw	r3,-40(fp)
 8000360:	e0bff617 	ldw	r2,-40(fp)
 8000364:	1889ff32 	custom	252,r4,r3,r2
 8000368:	e0fff517 	ldw	r3,-44(fp)
 800036c:	e0bff517 	ldw	r2,-44(fp)
 8000370:	1885ff32 	custom	252,r2,r3,r2
 8000374:	2087ffb2 	custom	254,r3,r4,r2
 8000378:	e0bff317 	ldw	r2,-52(fp)
 800037c:	1885ff72 	custom	253,r2,r3,r2
 8000380:	e0bfed15 	stw	r2,-76(fp)
					y = 2*x*y + y0;
 8000384:	e0bff617 	ldw	r2,-40(fp)
 8000388:	1087ff72 	custom	253,r3,r2,r2
 800038c:	e0bff517 	ldw	r2,-44(fp)
 8000390:	1887ff32 	custom	252,r3,r3,r2
 8000394:	e0bff217 	ldw	r2,-56(fp)
 8000398:	1885ff72 	custom	253,r2,r3,r2
 800039c:	e0bff515 	stw	r2,-44(fp)
					x = xtemp;
 80003a0:	e0bfed17 	ldw	r2,-76(fp)
 80003a4:	e0bff615 	stw	r2,-40(fp)
					iteration++;
 80003a8:	e0bfef17 	ldw	r2,-68(fp)
 80003ac:	10800044 	addi	r2,r2,1
 80003b0:	e0bfef15 	stw	r2,-68(fp)
					if(iteration == 450 && is_target == 0) {
 80003b4:	e0bfef17 	ldw	r2,-68(fp)
 80003b8:	10807098 	cmpnei	r2,r2,450
 80003bc:	1000071e 	bne	r2,zero,80003dc <main+0x1dc>
 80003c0:	e0bfee17 	ldw	r2,-72(fp)
 80003c4:	1004c03a 	cmpne	r2,r2,zero
 80003c8:	1000041e 	bne	r2,zero,80003dc <main+0x1dc>
						barrier(cpuid);
 80003cc:	e13ffe17 	ldw	r4,-8(fp)
 80003d0:	80007900 	call	8000790 <barrier>
						is_target = 1;
 80003d4:	00800044 	movi	r2,1
 80003d8:	e0bfee15 	stw	r2,-72(fp)
				y0 = (239.0-i)/240.0*(max_y - min_y) + min_y;
				//printf("x0: %f...", x0);
				//printf("y0: %f\n", y0);
				iteration = 0;

				while( (x*x + y*y) <= 4 && iteration < 500) {
 80003dc:	e0fff617 	ldw	r3,-40(fp)
 80003e0:	e0bff617 	ldw	r2,-40(fp)
 80003e4:	1889ff32 	custom	252,r4,r3,r2
 80003e8:	e0fff517 	ldw	r3,-44(fp)
 80003ec:	e0bff517 	ldw	r2,-44(fp)
 80003f0:	1885ff32 	custom	252,r2,r3,r2
 80003f4:	2085ff72 	custom	253,r2,r4,r2
 80003f8:	e03fff05 	stb	zero,-4(fp)
 80003fc:	1009883a 	mov	r4,r2
 8000400:	01502034 	movhi	r5,16512
 8000404:	8002a240 	call	8002a24 <__lesf2>
 8000408:	10800050 	cmplti	r2,r2,1
 800040c:	1000011e 	bne	r2,zero,8000414 <main+0x214>
 8000410:	00000206 	br	800041c <main+0x21c>
 8000414:	00800044 	movi	r2,1
 8000418:	e0bfff05 	stb	r2,-4(fp)
 800041c:	e0ffff03 	ldbu	r3,-4(fp)
 8000420:	1880005c 	xori	r2,r3,1
 8000424:	10803fcc 	andi	r2,r2,255
 8000428:	1004c03a 	cmpne	r2,r2,zero
 800042c:	1000031e 	bne	r2,zero,800043c <main+0x23c>
 8000430:	e0bfef17 	ldw	r2,-68(fp)
 8000434:	10807d10 	cmplti	r2,r2,500
 8000438:	103fc81e 	bne	r2,zero,800035c <main+0x15c>
						barrier(cpuid);
						is_target = 1;
					}
				}
				//printf("Iteration: %d\n", iteration);
				if(iteration == 500) {
 800043c:	e0bfef17 	ldw	r2,-68(fp)
 8000440:	10807d18 	cmpnei	r2,r2,500
 8000444:	1000061e 	bne	r2,zero,8000460 <main+0x260>
					alt_up_pixel_buffer_dma_draw(my_pixel_buffer, 0,j,i );
 8000448:	d125fe17 	ldw	r4,-26632(gp)
 800044c:	e1bff717 	ldw	r6,-36(fp)
 8000450:	e1fff817 	ldw	r7,-32(fp)
 8000454:	000b883a 	mov	r5,zero
 8000458:	8005ccc0 	call	8005ccc <alt_up_pixel_buffer_dma_draw>
 800045c:	00001806 	br	80004c0 <main+0x2c0>
				} else {
					alt_up_pixel_buffer_dma_draw(my_pixel_buffer, (iteration*8/zoom) + (iteration*4/zoom) +(iteration*2/zoom), j, i);
 8000460:	d465fe17 	ldw	r17,-26632(gp)
 8000464:	e0bfef17 	ldw	r2,-68(fp)
 8000468:	100890fa 	slli	r4,r2,3
 800046c:	e17ffd17 	ldw	r5,-12(fp)
 8000470:	8003b700 	call	8003b70 <__divsi3>
 8000474:	1021883a 	mov	r16,r2
 8000478:	e0bfef17 	ldw	r2,-68(fp)
 800047c:	1085883a 	add	r2,r2,r2
 8000480:	1085883a 	add	r2,r2,r2
 8000484:	1009883a 	mov	r4,r2
 8000488:	e17ffd17 	ldw	r5,-12(fp)
 800048c:	8003b700 	call	8003b70 <__divsi3>
 8000490:	80a1883a 	add	r16,r16,r2
 8000494:	e0bfef17 	ldw	r2,-68(fp)
 8000498:	1085883a 	add	r2,r2,r2
 800049c:	1009883a 	mov	r4,r2
 80004a0:	e17ffd17 	ldw	r5,-12(fp)
 80004a4:	8003b700 	call	8003b70 <__divsi3>
 80004a8:	8085883a 	add	r2,r16,r2
 80004ac:	100b883a 	mov	r5,r2
 80004b0:	e1bff717 	ldw	r6,-36(fp)
 80004b4:	e1fff817 	ldw	r7,-32(fp)
 80004b8:	8809883a 	mov	r4,r17
 80004bc:	8005ccc0 	call	8005ccc <alt_up_pixel_buffer_dma_draw>
		barrier(cpuid);
		//printf("%d", cpuid);
		is_target = 0;

		for (i = cpuid; i < num_rows; i+=4) {
			for (j = 0; j < num_cols; j++) {
 80004c0:	e0bff717 	ldw	r2,-36(fp)
 80004c4:	10800044 	addi	r2,r2,1
 80004c8:	e0bff715 	stw	r2,-36(fp)
 80004cc:	d0e00117 	ldw	r3,-32764(gp)
 80004d0:	e0bff717 	ldw	r2,-36(fp)
 80004d4:	10ff7f16 	blt	r2,r3,80002d4 <main+0xd4>
				} else {
					alt_up_pixel_buffer_dma_draw(my_pixel_buffer, (iteration*8/zoom) + (iteration*4/zoom) +(iteration*2/zoom), j, i);
				}
				//barrier(cpuid);
			}
			barrier(cpuid);
 80004d8:	e13ffe17 	ldw	r4,-8(fp)
 80004dc:	80007900 	call	8000790 <barrier>
		//printf("barrier 1")
		barrier(cpuid);
		//printf("%d", cpuid);
		is_target = 0;

		for (i = cpuid; i < num_rows; i+=4) {
 80004e0:	e0bff817 	ldw	r2,-32(fp)
 80004e4:	10800104 	addi	r2,r2,4
 80004e8:	e0bff815 	stw	r2,-32(fp)
 80004ec:	d0e00017 	ldw	r3,-32768(gp)
 80004f0:	e0bff817 	ldw	r2,-32(fp)
 80004f4:	10ff7516 	blt	r2,r3,80002cc <main+0xcc>
				}
				//barrier(cpuid);
			}
			barrier(cpuid);
		}
		if(is_target == 1) {
 80004f8:	e0bfee17 	ldw	r2,-72(fp)
 80004fc:	10800058 	cmpnei	r2,r2,1
 8000500:	1000041e 	bne	r2,zero,8000514 <main+0x314>
			target_x = x0;
 8000504:	e0bff317 	ldw	r2,-52(fp)
 8000508:	e0bff115 	stw	r2,-60(fp)
			target_y = y0;
 800050c:	e0bff217 	ldw	r2,-56(fp)
 8000510:	e0bff015 	stw	r2,-64(fp)
		}
		barrier(cpuid);
 8000514:	e13ffe17 	ldw	r4,-8(fp)
 8000518:	80007900 	call	8000790 <barrier>
		min_x = target_x - (1/(pow(1.5, zoom)));
 800051c:	e13ff117 	ldw	r4,-60(fp)
 8000520:	8002b340 	call	8002b34 <__extendsfdf2>
 8000524:	1021883a 	mov	r16,r2
 8000528:	1823883a 	mov	r17,r3
 800052c:	e13ffd17 	ldw	r4,-12(fp)
 8000530:	80039500 	call	8003950 <__floatsidf>
 8000534:	100f883a 	mov	r7,r2
 8000538:	1811883a 	mov	r8,r3
 800053c:	0009883a 	mov	r4,zero
 8000540:	014ffe34 	movhi	r5,16376
 8000544:	380d883a 	mov	r6,r7
 8000548:	400f883a 	mov	r7,r8
 800054c:	80009d00 	call	80009d0 <pow>
 8000550:	1009883a 	mov	r4,r2
 8000554:	180b883a 	mov	r5,r3
 8000558:	2005883a 	mov	r2,r4
 800055c:	2807883a 	mov	r3,r5
 8000560:	0009883a 	mov	r4,zero
 8000564:	016ffc34 	movhi	r5,49136
 8000568:	100d883a 	mov	r6,r2
 800056c:	180f883a 	mov	r7,r3
 8000570:	80034500 	call	8003450 <__divdf3>
 8000574:	1009883a 	mov	r4,r2
 8000578:	180b883a 	mov	r5,r3
 800057c:	2005883a 	mov	r2,r4
 8000580:	2807883a 	mov	r3,r5
 8000584:	8009883a 	mov	r4,r16
 8000588:	880b883a 	mov	r5,r17
 800058c:	100d883a 	mov	r6,r2
 8000590:	180f883a 	mov	r7,r3
 8000594:	80030180 	call	8003018 <__adddf3>
 8000598:	1009883a 	mov	r4,r2
 800059c:	180b883a 	mov	r5,r3
 80005a0:	2005883a 	mov	r2,r4
 80005a4:	2807883a 	mov	r3,r5
 80005a8:	1009883a 	mov	r4,r2
 80005ac:	180b883a 	mov	r5,r3
 80005b0:	8003a800 	call	8003a80 <__truncdfsf2>
 80005b4:	e0bffc15 	stw	r2,-16(fp)
		max_x = target_x + (1/(pow(1.5, zoom)));
 80005b8:	e13ff117 	ldw	r4,-60(fp)
 80005bc:	8002b340 	call	8002b34 <__extendsfdf2>
 80005c0:	1021883a 	mov	r16,r2
 80005c4:	1823883a 	mov	r17,r3
 80005c8:	e13ffd17 	ldw	r4,-12(fp)
 80005cc:	80039500 	call	8003950 <__floatsidf>
 80005d0:	100f883a 	mov	r7,r2
 80005d4:	1811883a 	mov	r8,r3
 80005d8:	0009883a 	mov	r4,zero
 80005dc:	014ffe34 	movhi	r5,16376
 80005e0:	380d883a 	mov	r6,r7
 80005e4:	400f883a 	mov	r7,r8
 80005e8:	80009d00 	call	80009d0 <pow>
 80005ec:	100f883a 	mov	r7,r2
 80005f0:	1811883a 	mov	r8,r3
 80005f4:	0009883a 	mov	r4,zero
 80005f8:	014ffc34 	movhi	r5,16368
 80005fc:	380d883a 	mov	r6,r7
 8000600:	400f883a 	mov	r7,r8
 8000604:	80034500 	call	8003450 <__divdf3>
 8000608:	1009883a 	mov	r4,r2
 800060c:	180b883a 	mov	r5,r3
 8000610:	2005883a 	mov	r2,r4
 8000614:	2807883a 	mov	r3,r5
 8000618:	8009883a 	mov	r4,r16
 800061c:	880b883a 	mov	r5,r17
 8000620:	100d883a 	mov	r6,r2
 8000624:	180f883a 	mov	r7,r3
 8000628:	80030180 	call	8003018 <__adddf3>
 800062c:	1009883a 	mov	r4,r2
 8000630:	180b883a 	mov	r5,r3
 8000634:	2005883a 	mov	r2,r4
 8000638:	2807883a 	mov	r3,r5
 800063c:	1009883a 	mov	r4,r2
 8000640:	180b883a 	mov	r5,r3
 8000644:	8003a800 	call	8003a80 <__truncdfsf2>
 8000648:	e0bffb15 	stw	r2,-20(fp)
		min_y = target_y - (0.75/(pow(1.5, zoom)));
 800064c:	e13ff017 	ldw	r4,-64(fp)
 8000650:	8002b340 	call	8002b34 <__extendsfdf2>
 8000654:	1021883a 	mov	r16,r2
 8000658:	1823883a 	mov	r17,r3
 800065c:	e13ffd17 	ldw	r4,-12(fp)
 8000660:	80039500 	call	8003950 <__floatsidf>
 8000664:	100f883a 	mov	r7,r2
 8000668:	1811883a 	mov	r8,r3
 800066c:	0009883a 	mov	r4,zero
 8000670:	014ffe34 	movhi	r5,16376
 8000674:	380d883a 	mov	r6,r7
 8000678:	400f883a 	mov	r7,r8
 800067c:	80009d00 	call	80009d0 <pow>
 8000680:	100f883a 	mov	r7,r2
 8000684:	1811883a 	mov	r8,r3
 8000688:	0009883a 	mov	r4,zero
 800068c:	016ffa34 	movhi	r5,49128
 8000690:	380d883a 	mov	r6,r7
 8000694:	400f883a 	mov	r7,r8
 8000698:	80034500 	call	8003450 <__divdf3>
 800069c:	1009883a 	mov	r4,r2
 80006a0:	180b883a 	mov	r5,r3
 80006a4:	2005883a 	mov	r2,r4
 80006a8:	2807883a 	mov	r3,r5
 80006ac:	8009883a 	mov	r4,r16
 80006b0:	880b883a 	mov	r5,r17
 80006b4:	100d883a 	mov	r6,r2
 80006b8:	180f883a 	mov	r7,r3
 80006bc:	80030180 	call	8003018 <__adddf3>
 80006c0:	1009883a 	mov	r4,r2
 80006c4:	180b883a 	mov	r5,r3
 80006c8:	2005883a 	mov	r2,r4
 80006cc:	2807883a 	mov	r3,r5
 80006d0:	1009883a 	mov	r4,r2
 80006d4:	180b883a 	mov	r5,r3
 80006d8:	8003a800 	call	8003a80 <__truncdfsf2>
 80006dc:	e0bffa15 	stw	r2,-24(fp)
		max_y = target_y + (0.75/(pow(1.5, zoom)));
 80006e0:	e13ff017 	ldw	r4,-64(fp)
 80006e4:	8002b340 	call	8002b34 <__extendsfdf2>
 80006e8:	1021883a 	mov	r16,r2
 80006ec:	1823883a 	mov	r17,r3
 80006f0:	e13ffd17 	ldw	r4,-12(fp)
 80006f4:	80039500 	call	8003950 <__floatsidf>
 80006f8:	100f883a 	mov	r7,r2
 80006fc:	1811883a 	mov	r8,r3
 8000700:	0009883a 	mov	r4,zero
 8000704:	014ffe34 	movhi	r5,16376
 8000708:	380d883a 	mov	r6,r7
 800070c:	400f883a 	mov	r7,r8
 8000710:	80009d00 	call	80009d0 <pow>
 8000714:	100f883a 	mov	r7,r2
 8000718:	1811883a 	mov	r8,r3
 800071c:	0009883a 	mov	r4,zero
 8000720:	014ffa34 	movhi	r5,16360
 8000724:	380d883a 	mov	r6,r7
 8000728:	400f883a 	mov	r7,r8
 800072c:	80034500 	call	8003450 <__divdf3>
 8000730:	1009883a 	mov	r4,r2
 8000734:	180b883a 	mov	r5,r3
 8000738:	2005883a 	mov	r2,r4
 800073c:	2807883a 	mov	r3,r5
 8000740:	8009883a 	mov	r4,r16
 8000744:	880b883a 	mov	r5,r17
 8000748:	100d883a 	mov	r6,r2
 800074c:	180f883a 	mov	r7,r3
 8000750:	80030180 	call	8003018 <__adddf3>
 8000754:	1009883a 	mov	r4,r2
 8000758:	180b883a 	mov	r5,r3
 800075c:	2005883a 	mov	r2,r4
 8000760:	2807883a 	mov	r3,r5
 8000764:	1009883a 	mov	r4,r2
 8000768:	180b883a 	mov	r5,r3
 800076c:	8003a800 	call	8003a80 <__truncdfsf2>
 8000770:	e0bff915 	stw	r2,-28(fp)
		zoom += 1;
 8000774:	e0bffd17 	ldw	r2,-12(fp)
 8000778:	10800044 	addi	r2,r2,1
 800077c:	e0bffd15 	stw	r2,-12(fp)

		alt_up_pixel_buffer_dma_clear_screen(my_pixel_buffer,0);
 8000780:	d125fe17 	ldw	r4,-26632(gp)
 8000784:	000b883a 	mov	r5,zero
 8000788:	8005f500 	call	8005f50 <alt_up_pixel_buffer_dma_clear_screen>
	}
 800078c:	003ec906 	br	80002b4 <main+0xb4>

08000790 <barrier>:
}

void barrier(int id){
 8000790:	defff904 	addi	sp,sp,-28
 8000794:	dfc00615 	stw	ra,24(sp)
 8000798:	df000515 	stw	fp,20(sp)
 800079c:	df000504 	addi	fp,sp,20
 80007a0:	e13fff15 	stw	r4,-4(fp)
	post(id, message);
 80007a4:	d165f917 	ldw	r5,-26652(gp)
 80007a8:	e13fff17 	ldw	r4,-4(fp)
 80007ac:	80008e40 	call	80008e4 <post>
	if(id == 0){
 80007b0:	e0bfff17 	ldw	r2,-4(fp)
 80007b4:	1004c03a 	cmpne	r2,r2,zero
 80007b8:	10000c1e 	bne	r2,zero,80007ec <barrier+0x5c>
		int i;
		for(i = 1; i < n-1; i++){
 80007bc:	00800044 	movi	r2,1
 80007c0:	e0bffe15 	stw	r2,-8(fp)
 80007c4:	00000506 	br	80007dc <barrier+0x4c>
			pend(mailbox_0);
 80007c8:	d125fa17 	ldw	r4,-26648(gp)
 80007cc:	80008b40 	call	80008b4 <pend>

void barrier(int id){
	post(id, message);
	if(id == 0){
		int i;
		for(i = 1; i < n-1; i++){
 80007d0:	e0bffe17 	ldw	r2,-8(fp)
 80007d4:	10800044 	addi	r2,r2,1
 80007d8:	e0bffe15 	stw	r2,-8(fp)
 80007dc:	d0a00217 	ldw	r2,-32760(gp)
 80007e0:	10ffffc4 	addi	r3,r2,-1
 80007e4:	e0bffe17 	ldw	r2,-8(fp)
 80007e8:	10fff716 	blt	r2,r3,80007c8 <barrier+0x38>
			pend(mailbox_0);
		}
	}
	if(id == 1){
 80007ec:	e0bfff17 	ldw	r2,-4(fp)
 80007f0:	10800058 	cmpnei	r2,r2,1
 80007f4:	10000c1e 	bne	r2,zero,8000828 <barrier+0x98>
		int i;
		for(i = 1; i < n-1; i++){
 80007f8:	00800044 	movi	r2,1
 80007fc:	e0bffd15 	stw	r2,-12(fp)
 8000800:	00000506 	br	8000818 <barrier+0x88>
			pend(mailbox_1);
 8000804:	d125fc17 	ldw	r4,-26640(gp)
 8000808:	80008b40 	call	80008b4 <pend>
			pend(mailbox_0);
		}
	}
	if(id == 1){
		int i;
		for(i = 1; i < n-1; i++){
 800080c:	e0bffd17 	ldw	r2,-12(fp)
 8000810:	10800044 	addi	r2,r2,1
 8000814:	e0bffd15 	stw	r2,-12(fp)
 8000818:	d0a00217 	ldw	r2,-32760(gp)
 800081c:	10ffffc4 	addi	r3,r2,-1
 8000820:	e0bffd17 	ldw	r2,-12(fp)
 8000824:	10fff716 	blt	r2,r3,8000804 <barrier+0x74>
			pend(mailbox_1);
		}
	}
	if(id == 2){
 8000828:	e0bfff17 	ldw	r2,-4(fp)
 800082c:	10800098 	cmpnei	r2,r2,2
 8000830:	10000c1e 	bne	r2,zero,8000864 <barrier+0xd4>
		int i;
		for(i = 1; i < n-1; i++){
 8000834:	00800044 	movi	r2,1
 8000838:	e0bffc15 	stw	r2,-16(fp)
 800083c:	00000506 	br	8000854 <barrier+0xc4>
			pend(mailbox_2);
 8000840:	d125fb17 	ldw	r4,-26644(gp)
 8000844:	80008b40 	call	80008b4 <pend>
			pend(mailbox_1);
		}
	}
	if(id == 2){
		int i;
		for(i = 1; i < n-1; i++){
 8000848:	e0bffc17 	ldw	r2,-16(fp)
 800084c:	10800044 	addi	r2,r2,1
 8000850:	e0bffc15 	stw	r2,-16(fp)
 8000854:	d0a00217 	ldw	r2,-32760(gp)
 8000858:	10ffffc4 	addi	r3,r2,-1
 800085c:	e0bffc17 	ldw	r2,-16(fp)
 8000860:	10fff716 	blt	r2,r3,8000840 <barrier+0xb0>
			pend(mailbox_2);
		}
	}
	if(id == 3){
 8000864:	e0bfff17 	ldw	r2,-4(fp)
 8000868:	108000d8 	cmpnei	r2,r2,3
 800086c:	10000c1e 	bne	r2,zero,80008a0 <barrier+0x110>
		int i;
		for(i = 1; i < n-1; i++){
 8000870:	00800044 	movi	r2,1
 8000874:	e0bffb15 	stw	r2,-20(fp)
 8000878:	00000506 	br	8000890 <barrier+0x100>
			pend(mailbox_3);
 800087c:	d125ff17 	ldw	r4,-26628(gp)
 8000880:	80008b40 	call	80008b4 <pend>
			pend(mailbox_2);
		}
	}
	if(id == 3){
		int i;
		for(i = 1; i < n-1; i++){
 8000884:	e0bffb17 	ldw	r2,-20(fp)
 8000888:	10800044 	addi	r2,r2,1
 800088c:	e0bffb15 	stw	r2,-20(fp)
 8000890:	d0a00217 	ldw	r2,-32760(gp)
 8000894:	10ffffc4 	addi	r3,r2,-1
 8000898:	e0bffb17 	ldw	r2,-20(fp)
 800089c:	10fff716 	blt	r2,r3,800087c <barrier+0xec>
			pend(mailbox_3);
		}
	}
}
 80008a0:	e037883a 	mov	sp,fp
 80008a4:	dfc00117 	ldw	ra,4(sp)
 80008a8:	df000017 	ldw	fp,0(sp)
 80008ac:	dec00204 	addi	sp,sp,8
 80008b0:	f800283a 	ret

080008b4 <pend>:
void pend(alt_mailbox_dev* box){
 80008b4:	defffd04 	addi	sp,sp,-12
 80008b8:	dfc00215 	stw	ra,8(sp)
 80008bc:	df000115 	stw	fp,4(sp)
 80008c0:	df000104 	addi	fp,sp,4
 80008c4:	e13fff15 	stw	r4,-4(fp)
	//printf("MAILBOX PENDING \n");
	altera_avalon_mailbox_pend(box);
 80008c8:	e13fff17 	ldw	r4,-4(fp)
 80008cc:	80058080 	call	8005808 <altera_avalon_mailbox_pend>
}
 80008d0:	e037883a 	mov	sp,fp
 80008d4:	dfc00117 	ldw	ra,4(sp)
 80008d8:	df000017 	ldw	fp,0(sp)
 80008dc:	dec00204 	addi	sp,sp,8
 80008e0:	f800283a 	ret

080008e4 <post>:

void post(int id, alt_u32 mess){
 80008e4:	defffc04 	addi	sp,sp,-16
 80008e8:	dfc00315 	stw	ra,12(sp)
 80008ec:	df000215 	stw	fp,8(sp)
 80008f0:	df000204 	addi	fp,sp,8
 80008f4:	e13ffe15 	stw	r4,-8(fp)
 80008f8:	e17fff15 	stw	r5,-4(fp)
	 //altera_avalon_mailbox_post(box, message);

	 if(id == 0){
 80008fc:	e0bffe17 	ldw	r2,-8(fp)
 8000900:	1004c03a 	cmpne	r2,r2,zero
 8000904:	1000091e 	bne	r2,zero,800092c <post+0x48>
	 //printf("MAILBOX 0 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_1, mess);
 8000908:	d125fc17 	ldw	r4,-26640(gp)
 800090c:	e17fff17 	ldw	r5,-4(fp)
 8000910:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_2, mess);
 8000914:	d125fb17 	ldw	r4,-26644(gp)
 8000918:	e17fff17 	ldw	r5,-4(fp)
 800091c:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_3, mess);
 8000920:	d125ff17 	ldw	r4,-26628(gp)
 8000924:	e17fff17 	ldw	r5,-4(fp)
 8000928:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 }
	 if(id == 1){
 800092c:	e0bffe17 	ldw	r2,-8(fp)
 8000930:	10800058 	cmpnei	r2,r2,1
 8000934:	1000091e 	bne	r2,zero,800095c <post+0x78>
	 //printf("MAILBOX 1 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_0, mess);
 8000938:	d125fa17 	ldw	r4,-26648(gp)
 800093c:	e17fff17 	ldw	r5,-4(fp)
 8000940:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_2, mess);
 8000944:	d125fb17 	ldw	r4,-26644(gp)
 8000948:	e17fff17 	ldw	r5,-4(fp)
 800094c:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_3, mess);
 8000950:	d125ff17 	ldw	r4,-26628(gp)
 8000954:	e17fff17 	ldw	r5,-4(fp)
 8000958:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 }

	 if(id == 2){
 800095c:	e0bffe17 	ldw	r2,-8(fp)
 8000960:	10800098 	cmpnei	r2,r2,2
 8000964:	1000091e 	bne	r2,zero,800098c <post+0xa8>
	 //printf("MAILBOX 2 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_0, mess);
 8000968:	d125fa17 	ldw	r4,-26648(gp)
 800096c:	e17fff17 	ldw	r5,-4(fp)
 8000970:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_1, mess);
 8000974:	d125fc17 	ldw	r4,-26640(gp)
 8000978:	e17fff17 	ldw	r5,-4(fp)
 800097c:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_3, mess);
 8000980:	d125ff17 	ldw	r4,-26628(gp)
 8000984:	e17fff17 	ldw	r5,-4(fp)
 8000988:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 }

	 if(id == 3){
 800098c:	e0bffe17 	ldw	r2,-8(fp)
 8000990:	108000d8 	cmpnei	r2,r2,3
 8000994:	1000091e 	bne	r2,zero,80009bc <post+0xd8>
	 //printf("MAILBOX 3 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_0, mess);
 8000998:	d125fa17 	ldw	r4,-26648(gp)
 800099c:	e17fff17 	ldw	r5,-4(fp)
 80009a0:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_1, mess);
 80009a4:	d125fc17 	ldw	r4,-26640(gp)
 80009a8:	e17fff17 	ldw	r5,-4(fp)
 80009ac:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_2, mess);
 80009b0:	d125fb17 	ldw	r4,-26644(gp)
 80009b4:	e17fff17 	ldw	r5,-4(fp)
 80009b8:	80056fc0 	call	80056fc <altera_avalon_mailbox_post>
	 }

}
 80009bc:	e037883a 	mov	sp,fp
 80009c0:	dfc00117 	ldw	ra,4(sp)
 80009c4:	df000017 	ldw	fp,0(sp)
 80009c8:	dec00204 	addi	sp,sp,8
 80009cc:	f800283a 	ret

080009d0 <pow>:
 80009d0:	deffee04 	addi	sp,sp,-72
 80009d4:	ddc01015 	stw	r23,64(sp)
 80009d8:	05c20074 	movhi	r23,2049
 80009dc:	bde8ab04 	addi	r23,r23,-23892
 80009e0:	dd800f15 	stw	r22,60(sp)
 80009e4:	dd400e15 	stw	r21,56(sp)
 80009e8:	dd000d15 	stw	r20,52(sp)
 80009ec:	dcc00c15 	stw	r19,48(sp)
 80009f0:	dc800b15 	stw	r18,44(sp)
 80009f4:	dc400a15 	stw	r17,40(sp)
 80009f8:	dc000915 	stw	r16,36(sp)
 80009fc:	2029883a 	mov	r20,r4
 8000a00:	dfc01115 	stw	ra,68(sp)
 8000a04:	3025883a 	mov	r18,r6
 8000a08:	282b883a 	mov	r21,r5
 8000a0c:	3827883a 	mov	r19,r7
 8000a10:	8000e580 	call	8000e58 <__ieee754_pow>
 8000a14:	b9000017 	ldw	r4,0(r23)
 8000a18:	05bfffc4 	movi	r22,-1
 8000a1c:	1021883a 	mov	r16,r2
 8000a20:	1823883a 	mov	r17,r3
 8000a24:	25800426 	beq	r4,r22,8000a38 <pow+0x68>
 8000a28:	9009883a 	mov	r4,r18
 8000a2c:	980b883a 	mov	r5,r19
 8000a30:	80024540 	call	8002454 <__isnand>
 8000a34:	10000d26 	beq	r2,zero,8000a6c <pow+0x9c>
 8000a38:	8005883a 	mov	r2,r16
 8000a3c:	8807883a 	mov	r3,r17
 8000a40:	dfc01117 	ldw	ra,68(sp)
 8000a44:	ddc01017 	ldw	r23,64(sp)
 8000a48:	dd800f17 	ldw	r22,60(sp)
 8000a4c:	dd400e17 	ldw	r21,56(sp)
 8000a50:	dd000d17 	ldw	r20,52(sp)
 8000a54:	dcc00c17 	ldw	r19,48(sp)
 8000a58:	dc800b17 	ldw	r18,44(sp)
 8000a5c:	dc400a17 	ldw	r17,40(sp)
 8000a60:	dc000917 	ldw	r16,36(sp)
 8000a64:	dec01204 	addi	sp,sp,72
 8000a68:	f800283a 	ret
 8000a6c:	a009883a 	mov	r4,r20
 8000a70:	a80b883a 	mov	r5,r21
 8000a74:	80024540 	call	8002454 <__isnand>
 8000a78:	1000151e 	bne	r2,zero,8000ad0 <pow+0x100>
 8000a7c:	000d883a 	mov	r6,zero
 8000a80:	000f883a 	mov	r7,zero
 8000a84:	a009883a 	mov	r4,r20
 8000a88:	a80b883a 	mov	r5,r21
 8000a8c:	80036a80 	call	80036a8 <__eqdf2>
 8000a90:	1000541e 	bne	r2,zero,8000be4 <pow+0x214>
 8000a94:	000d883a 	mov	r6,zero
 8000a98:	000f883a 	mov	r7,zero
 8000a9c:	9009883a 	mov	r4,r18
 8000aa0:	980b883a 	mov	r5,r19
 8000aa4:	80036a80 	call	80036a8 <__eqdf2>
 8000aa8:	10002c1e 	bne	r2,zero,8000b5c <pow+0x18c>
 8000aac:	b8800017 	ldw	r2,0(r23)
 8000ab0:	d8000615 	stw	zero,24(sp)
 8000ab4:	d8000715 	stw	zero,28(sp)
 8000ab8:	10001226 	beq	r2,zero,8000b04 <pow+0x134>
 8000abc:	008ffc34 	movhi	r2,16368
 8000ac0:	d8800715 	stw	r2,28(sp)
 8000ac4:	dc000617 	ldw	r16,24(sp)
 8000ac8:	dc400717 	ldw	r17,28(sp)
 8000acc:	003fda06 	br	8000a38 <pow+0x68>
 8000ad0:	000d883a 	mov	r6,zero
 8000ad4:	000f883a 	mov	r7,zero
 8000ad8:	9009883a 	mov	r4,r18
 8000adc:	980b883a 	mov	r5,r19
 8000ae0:	80036a80 	call	80036a8 <__eqdf2>
 8000ae4:	103fd41e 	bne	r2,zero,8000a38 <pow+0x68>
 8000ae8:	b8c00017 	ldw	r3,0(r23)
 8000aec:	010ffc34 	movhi	r4,16368
 8000af0:	d8000615 	stw	zero,24(sp)
 8000af4:	d9000715 	stw	r4,28(sp)
 8000af8:	1d801526 	beq	r3,r22,8000b50 <pow+0x180>
 8000afc:	00800084 	movi	r2,2
 8000b00:	18801326 	beq	r3,r2,8000b50 <pow+0x180>
 8000b04:	00820074 	movhi	r2,2049
 8000b08:	10a22404 	addi	r2,r2,-30576
 8000b0c:	00c00044 	movi	r3,1
 8000b10:	d809883a 	mov	r4,sp
 8000b14:	dcc00515 	stw	r19,20(sp)
 8000b18:	dd400315 	stw	r21,12(sp)
 8000b1c:	d8800115 	stw	r2,4(sp)
 8000b20:	d8c00015 	stw	r3,0(sp)
 8000b24:	dc800415 	stw	r18,16(sp)
 8000b28:	dd000215 	stw	r20,8(sp)
 8000b2c:	d8000815 	stw	zero,32(sp)
 8000b30:	80024840 	call	8002484 <matherr>
 8000b34:	10002726 	beq	r2,zero,8000bd4 <pow+0x204>
 8000b38:	d8800817 	ldw	r2,32(sp)
 8000b3c:	103fe126 	beq	r2,zero,8000ac4 <pow+0xf4>
 8000b40:	80045680 	call	8004568 <__errno>
 8000b44:	d8c00817 	ldw	r3,32(sp)
 8000b48:	10c00015 	stw	r3,0(r2)
 8000b4c:	003fdd06 	br	8000ac4 <pow+0xf4>
 8000b50:	d9000715 	stw	r4,28(sp)
 8000b54:	d8000615 	stw	zero,24(sp)
 8000b58:	003fda06 	br	8000ac4 <pow+0xf4>
 8000b5c:	9009883a 	mov	r4,r18
 8000b60:	980b883a 	mov	r5,r19
 8000b64:	80024380 	call	8002438 <finite>
 8000b68:	103fb326 	beq	r2,zero,8000a38 <pow+0x68>
 8000b6c:	000d883a 	mov	r6,zero
 8000b70:	000f883a 	mov	r7,zero
 8000b74:	9009883a 	mov	r4,r18
 8000b78:	980b883a 	mov	r5,r19
 8000b7c:	80038400 	call	8003840 <__ltdf2>
 8000b80:	103fad0e 	bge	r2,zero,8000a38 <pow+0x68>
 8000b84:	b9000017 	ldw	r4,0(r23)
 8000b88:	00800044 	movi	r2,1
 8000b8c:	00c20074 	movhi	r3,2049
 8000b90:	18e22404 	addi	r3,r3,-30576
 8000b94:	d8800015 	stw	r2,0(sp)
 8000b98:	d8c00115 	stw	r3,4(sp)
 8000b9c:	dd400315 	stw	r21,12(sp)
 8000ba0:	dcc00515 	stw	r19,20(sp)
 8000ba4:	d8000815 	stw	zero,32(sp)
 8000ba8:	dd000215 	stw	r20,8(sp)
 8000bac:	dc800415 	stw	r18,16(sp)
 8000bb0:	20005626 	beq	r4,zero,8000d0c <pow+0x33c>
 8000bb4:	00bffc34 	movhi	r2,65520
 8000bb8:	d8800715 	stw	r2,28(sp)
 8000bbc:	00800084 	movi	r2,2
 8000bc0:	d8000615 	stw	zero,24(sp)
 8000bc4:	20800326 	beq	r4,r2,8000bd4 <pow+0x204>
 8000bc8:	d809883a 	mov	r4,sp
 8000bcc:	80024840 	call	8002484 <matherr>
 8000bd0:	103fd91e 	bne	r2,zero,8000b38 <pow+0x168>
 8000bd4:	80045680 	call	8004568 <__errno>
 8000bd8:	00c00844 	movi	r3,33
 8000bdc:	10c00015 	stw	r3,0(r2)
 8000be0:	003fd506 	br	8000b38 <pow+0x168>
 8000be4:	8009883a 	mov	r4,r16
 8000be8:	880b883a 	mov	r5,r17
 8000bec:	80024380 	call	8002438 <finite>
 8000bf0:	10002426 	beq	r2,zero,8000c84 <pow+0x2b4>
 8000bf4:	000d883a 	mov	r6,zero
 8000bf8:	000f883a 	mov	r7,zero
 8000bfc:	8009883a 	mov	r4,r16
 8000c00:	880b883a 	mov	r5,r17
 8000c04:	80036a80 	call	80036a8 <__eqdf2>
 8000c08:	103f8b1e 	bne	r2,zero,8000a38 <pow+0x68>
 8000c0c:	a009883a 	mov	r4,r20
 8000c10:	a80b883a 	mov	r5,r21
 8000c14:	80024380 	call	8002438 <finite>
 8000c18:	103f8726 	beq	r2,zero,8000a38 <pow+0x68>
 8000c1c:	9009883a 	mov	r4,r18
 8000c20:	980b883a 	mov	r5,r19
 8000c24:	80024380 	call	8002438 <finite>
 8000c28:	103f8326 	beq	r2,zero,8000a38 <pow+0x68>
 8000c2c:	b9000017 	ldw	r4,0(r23)
 8000c30:	00800104 	movi	r2,4
 8000c34:	d8800015 	stw	r2,0(sp)
 8000c38:	00c20074 	movhi	r3,2049
 8000c3c:	18e22404 	addi	r3,r3,-30576
 8000c40:	00800084 	movi	r2,2
 8000c44:	d8c00115 	stw	r3,4(sp)
 8000c48:	dd400315 	stw	r21,12(sp)
 8000c4c:	dcc00515 	stw	r19,20(sp)
 8000c50:	d8000815 	stw	zero,32(sp)
 8000c54:	dd000215 	stw	r20,8(sp)
 8000c58:	dc800415 	stw	r18,16(sp)
 8000c5c:	d8000615 	stw	zero,24(sp)
 8000c60:	d8000715 	stw	zero,28(sp)
 8000c64:	20800326 	beq	r4,r2,8000c74 <pow+0x2a4>
 8000c68:	d809883a 	mov	r4,sp
 8000c6c:	80024840 	call	8002484 <matherr>
 8000c70:	103fb11e 	bne	r2,zero,8000b38 <pow+0x168>
 8000c74:	80045680 	call	8004568 <__errno>
 8000c78:	00c00884 	movi	r3,34
 8000c7c:	10c00015 	stw	r3,0(r2)
 8000c80:	003fad06 	br	8000b38 <pow+0x168>
 8000c84:	a009883a 	mov	r4,r20
 8000c88:	a80b883a 	mov	r5,r21
 8000c8c:	80024380 	call	8002438 <finite>
 8000c90:	103fd826 	beq	r2,zero,8000bf4 <pow+0x224>
 8000c94:	9009883a 	mov	r4,r18
 8000c98:	980b883a 	mov	r5,r19
 8000c9c:	80024380 	call	8002438 <finite>
 8000ca0:	103fd426 	beq	r2,zero,8000bf4 <pow+0x224>
 8000ca4:	880b883a 	mov	r5,r17
 8000ca8:	8009883a 	mov	r4,r16
 8000cac:	80024540 	call	8002454 <__isnand>
 8000cb0:	10001926 	beq	r2,zero,8000d18 <pow+0x348>
 8000cb4:	bc000017 	ldw	r16,0(r23)
 8000cb8:	00800044 	movi	r2,1
 8000cbc:	00c20074 	movhi	r3,2049
 8000cc0:	18e22404 	addi	r3,r3,-30576
 8000cc4:	d8800015 	stw	r2,0(sp)
 8000cc8:	d8c00115 	stw	r3,4(sp)
 8000ccc:	dd400315 	stw	r21,12(sp)
 8000cd0:	dcc00515 	stw	r19,20(sp)
 8000cd4:	d8000815 	stw	zero,32(sp)
 8000cd8:	dd000215 	stw	r20,8(sp)
 8000cdc:	dc800415 	stw	r18,16(sp)
 8000ce0:	80000a26 	beq	r16,zero,8000d0c <pow+0x33c>
 8000ce4:	0009883a 	mov	r4,zero
 8000ce8:	000d883a 	mov	r6,zero
 8000cec:	000b883a 	mov	r5,zero
 8000cf0:	000f883a 	mov	r7,zero
 8000cf4:	80034500 	call	8003450 <__divdf3>
 8000cf8:	d8800615 	stw	r2,24(sp)
 8000cfc:	00800084 	movi	r2,2
 8000d00:	d8c00715 	stw	r3,28(sp)
 8000d04:	80bfb01e 	bne	r16,r2,8000bc8 <pow+0x1f8>
 8000d08:	003fb206 	br	8000bd4 <pow+0x204>
 8000d0c:	d8000615 	stw	zero,24(sp)
 8000d10:	d8000715 	stw	zero,28(sp)
 8000d14:	003fac06 	br	8000bc8 <pow+0x1f8>
 8000d18:	b8800017 	ldw	r2,0(r23)
 8000d1c:	00c000c4 	movi	r3,3
 8000d20:	01020074 	movhi	r4,2049
 8000d24:	21222404 	addi	r4,r4,-30576
 8000d28:	d8c00015 	stw	r3,0(sp)
 8000d2c:	d9000115 	stw	r4,4(sp)
 8000d30:	d8000815 	stw	zero,32(sp)
 8000d34:	dd000215 	stw	r20,8(sp)
 8000d38:	dd400315 	stw	r21,12(sp)
 8000d3c:	dc800415 	stw	r18,16(sp)
 8000d40:	dcc00515 	stw	r19,20(sp)
 8000d44:	1000251e 	bne	r2,zero,8000ddc <pow+0x40c>
 8000d48:	05b80034 	movhi	r22,57344
 8000d4c:	0091fc34 	movhi	r2,18416
 8000d50:	10bfffc4 	addi	r2,r2,-1
 8000d54:	000d883a 	mov	r6,zero
 8000d58:	000f883a 	mov	r7,zero
 8000d5c:	a80b883a 	mov	r5,r21
 8000d60:	a009883a 	mov	r4,r20
 8000d64:	d8800715 	stw	r2,28(sp)
 8000d68:	dd800615 	stw	r22,24(sp)
 8000d6c:	80038400 	call	8003840 <__ltdf2>
 8000d70:	103fbd0e 	bge	r2,zero,8000c68 <pow+0x298>
 8000d74:	0005883a 	mov	r2,zero
 8000d78:	00cff834 	movhi	r3,16352
 8000d7c:	180f883a 	mov	r7,r3
 8000d80:	100d883a 	mov	r6,r2
 8000d84:	980b883a 	mov	r5,r19
 8000d88:	9009883a 	mov	r4,r18
 8000d8c:	800308c0 	call	800308c <__muldf3>
 8000d90:	1009883a 	mov	r4,r2
 8000d94:	180b883a 	mov	r5,r3
 8000d98:	1021883a 	mov	r16,r2
 8000d9c:	1823883a 	mov	r17,r3
 8000da0:	800249c0 	call	800249c <rint>
 8000da4:	180f883a 	mov	r7,r3
 8000da8:	8009883a 	mov	r4,r16
 8000dac:	880b883a 	mov	r5,r17
 8000db0:	100d883a 	mov	r6,r2
 8000db4:	80037300 	call	8003730 <__nedf2>
 8000db8:	10000426 	beq	r2,zero,8000dcc <pow+0x3fc>
 8000dbc:	00b1fc34 	movhi	r2,51184
 8000dc0:	10bfffc4 	addi	r2,r2,-1
 8000dc4:	dd800615 	stw	r22,24(sp)
 8000dc8:	d8800715 	stw	r2,28(sp)
 8000dcc:	b8c00017 	ldw	r3,0(r23)
 8000dd0:	00800084 	movi	r2,2
 8000dd4:	18bfa41e 	bne	r3,r2,8000c68 <pow+0x298>
 8000dd8:	003fa606 	br	8000c74 <pow+0x2a4>
 8000ddc:	009ffc34 	movhi	r2,32752
 8000de0:	000d883a 	mov	r6,zero
 8000de4:	000f883a 	mov	r7,zero
 8000de8:	a80b883a 	mov	r5,r21
 8000dec:	a009883a 	mov	r4,r20
 8000df0:	d8800715 	stw	r2,28(sp)
 8000df4:	d8000615 	stw	zero,24(sp)
 8000df8:	80038400 	call	8003840 <__ltdf2>
 8000dfc:	103ff30e 	bge	r2,zero,8000dcc <pow+0x3fc>
 8000e00:	0005883a 	mov	r2,zero
 8000e04:	00cff834 	movhi	r3,16352
 8000e08:	180f883a 	mov	r7,r3
 8000e0c:	100d883a 	mov	r6,r2
 8000e10:	980b883a 	mov	r5,r19
 8000e14:	9009883a 	mov	r4,r18
 8000e18:	800308c0 	call	800308c <__muldf3>
 8000e1c:	1009883a 	mov	r4,r2
 8000e20:	180b883a 	mov	r5,r3
 8000e24:	1021883a 	mov	r16,r2
 8000e28:	1823883a 	mov	r17,r3
 8000e2c:	800249c0 	call	800249c <rint>
 8000e30:	180f883a 	mov	r7,r3
 8000e34:	8009883a 	mov	r4,r16
 8000e38:	880b883a 	mov	r5,r17
 8000e3c:	100d883a 	mov	r6,r2
 8000e40:	80037300 	call	8003730 <__nedf2>
 8000e44:	103fe126 	beq	r2,zero,8000dcc <pow+0x3fc>
 8000e48:	00bffc34 	movhi	r2,65520
 8000e4c:	d8800715 	stw	r2,28(sp)
 8000e50:	d8000615 	stw	zero,24(sp)
 8000e54:	003fdd06 	br	8000dcc <pow+0x3fc>

08000e58 <__ieee754_pow>:
 8000e58:	deffbb04 	addi	sp,sp,-276
 8000e5c:	3005883a 	mov	r2,r6
 8000e60:	dd404015 	stw	r21,256(sp)
 8000e64:	dd003f15 	stw	r20,252(sp)
 8000e68:	d9802815 	stw	r6,160(sp)
 8000e6c:	2029883a 	mov	r20,r4
 8000e70:	282b883a 	mov	r21,r5
 8000e74:	3009883a 	mov	r4,r6
 8000e78:	380b883a 	mov	r5,r7
 8000e7c:	01a00034 	movhi	r6,32768
 8000e80:	31bfffc4 	addi	r6,r6,-1
 8000e84:	dc003b15 	stw	r16,236(sp)
 8000e88:	29a0703a 	and	r16,r5,r6
 8000e8c:	1404b03a 	or	r2,r2,r16
 8000e90:	dd804115 	stw	r22,260(sp)
 8000e94:	dc403c15 	stw	r17,240(sp)
 8000e98:	d9c02915 	stw	r7,164(sp)
 8000e9c:	382d883a 	mov	r22,r7
 8000ea0:	dfc04415 	stw	ra,272(sp)
 8000ea4:	200f883a 	mov	r7,r4
 8000ea8:	df004315 	stw	fp,268(sp)
 8000eac:	ddc04215 	stw	r23,264(sp)
 8000eb0:	dcc03e15 	stw	r19,248(sp)
 8000eb4:	dc803d15 	stw	r18,244(sp)
 8000eb8:	a023883a 	mov	r17,r20
 8000ebc:	2809883a 	mov	r4,r5
 8000ec0:	10000826 	beq	r2,zero,8000ee4 <__ieee754_pow+0x8c>
 8000ec4:	a9a4703a 	and	r18,r21,r6
 8000ec8:	009ffc34 	movhi	r2,32752
 8000ecc:	a827883a 	mov	r19,r21
 8000ed0:	1480180e 	bge	r2,r18,8000f34 <__ieee754_pow+0xdc>
 8000ed4:	00b00434 	movhi	r2,49168
 8000ed8:	9085883a 	add	r2,r18,r2
 8000edc:	8884b03a 	or	r2,r17,r2
 8000ee0:	1000321e 	bne	r2,zero,8000fac <__ieee754_pow+0x154>
 8000ee4:	0009883a 	mov	r4,zero
 8000ee8:	014ffc34 	movhi	r5,16368
 8000eec:	d9002815 	stw	r4,160(sp)
 8000ef0:	d9402915 	stw	r5,164(sp)
 8000ef4:	d9002817 	ldw	r4,160(sp)
 8000ef8:	d9402917 	ldw	r5,164(sp)
 8000efc:	2005883a 	mov	r2,r4
 8000f00:	2807883a 	mov	r3,r5
 8000f04:	dfc04417 	ldw	ra,272(sp)
 8000f08:	df004317 	ldw	fp,268(sp)
 8000f0c:	ddc04217 	ldw	r23,264(sp)
 8000f10:	dd804117 	ldw	r22,260(sp)
 8000f14:	dd404017 	ldw	r21,256(sp)
 8000f18:	dd003f17 	ldw	r20,252(sp)
 8000f1c:	dcc03e17 	ldw	r19,248(sp)
 8000f20:	dc803d17 	ldw	r18,244(sp)
 8000f24:	dc403c17 	ldw	r17,240(sp)
 8000f28:	dc003b17 	ldw	r16,236(sp)
 8000f2c:	dec04504 	addi	sp,sp,276
 8000f30:	f800283a 	ret
 8000f34:	90802b26 	beq	r18,r2,8000fe4 <__ieee754_pow+0x18c>
 8000f38:	143fe616 	blt	r2,r16,8000ed4 <__ieee754_pow+0x7c>
 8000f3c:	80806126 	beq	r16,r2,80010c4 <__ieee754_pow+0x26c>
 8000f40:	982e403a 	cmpge	r23,r19,zero
 8000f44:	b8004e26 	beq	r23,zero,8001080 <__ieee754_pow+0x228>
 8000f48:	0039883a 	mov	fp,zero
 8000f4c:	3800281e 	bne	r7,zero,8000ff0 <__ieee754_pow+0x198>
 8000f50:	009ffc34 	movhi	r2,32752
 8000f54:	80804f26 	beq	r16,r2,8001094 <__ieee754_pow+0x23c>
 8000f58:	008ffc34 	movhi	r2,16368
 8000f5c:	80808226 	beq	r16,r2,8001168 <__ieee754_pow+0x310>
 8000f60:	00900034 	movhi	r2,16384
 8000f64:	20828426 	beq	r4,r2,8001978 <__ieee754_pow+0xb20>
 8000f68:	008ff834 	movhi	r2,16352
 8000f6c:	2080201e 	bne	r4,r2,8000ff0 <__ieee754_pow+0x198>
 8000f70:	98001f16 	blt	r19,zero,8000ff0 <__ieee754_pow+0x198>
 8000f74:	a80b883a 	mov	r5,r21
 8000f78:	a009883a 	mov	r4,r20
 8000f7c:	dfc04417 	ldw	ra,272(sp)
 8000f80:	df004317 	ldw	fp,268(sp)
 8000f84:	ddc04217 	ldw	r23,264(sp)
 8000f88:	dd804117 	ldw	r22,260(sp)
 8000f8c:	dd404017 	ldw	r21,256(sp)
 8000f90:	dd003f17 	ldw	r20,252(sp)
 8000f94:	dcc03e17 	ldw	r19,248(sp)
 8000f98:	dc803d17 	ldw	r18,244(sp)
 8000f9c:	dc403c17 	ldw	r17,240(sp)
 8000fa0:	dc003b17 	ldw	r16,236(sp)
 8000fa4:	dec04504 	addi	sp,sp,276
 8000fa8:	80021581 	jmpi	8002158 <__ieee754_sqrt>
 8000fac:	01020074 	movhi	r4,2049
 8000fb0:	21222504 	addi	r4,r4,-30572
 8000fb4:	dfc04417 	ldw	ra,272(sp)
 8000fb8:	df004317 	ldw	fp,268(sp)
 8000fbc:	ddc04217 	ldw	r23,264(sp)
 8000fc0:	dd804117 	ldw	r22,260(sp)
 8000fc4:	dd404017 	ldw	r21,256(sp)
 8000fc8:	dd003f17 	ldw	r20,252(sp)
 8000fcc:	dcc03e17 	ldw	r19,248(sp)
 8000fd0:	dc803d17 	ldw	r18,244(sp)
 8000fd4:	dc403c17 	ldw	r17,240(sp)
 8000fd8:	dc003b17 	ldw	r16,236(sp)
 8000fdc:	dec04504 	addi	sp,sp,276
 8000fe0:	800248c1 	jmpi	800248c <nan>
 8000fe4:	a03fbb1e 	bne	r20,zero,8000ed4 <__ieee754_pow+0x7c>
 8000fe8:	003fd306 	br	8000f38 <__ieee754_pow+0xe0>
 8000fec:	0039883a 	mov	fp,zero
 8000ff0:	a009883a 	mov	r4,r20
 8000ff4:	a80b883a 	mov	r5,r21
 8000ff8:	80024200 	call	8002420 <fabs>
 8000ffc:	1015883a 	mov	r10,r2
 8001000:	1817883a 	mov	r11,r3
 8001004:	88001226 	beq	r17,zero,8001050 <__ieee754_pow+0x1f8>
 8001008:	9804d7fa 	srli	r2,r19,31
 800100c:	10bfffc4 	addi	r2,r2,-1
 8001010:	1706b03a 	or	r3,r2,fp
 8001014:	d8802515 	stw	r2,148(sp)
 8001018:	18002c1e 	bne	r3,zero,80010cc <__ieee754_pow+0x274>
 800101c:	a80f883a 	mov	r7,r21
 8001020:	a009883a 	mov	r4,r20
 8001024:	a80b883a 	mov	r5,r21
 8001028:	a00d883a 	mov	r6,r20
 800102c:	8002f980 	call	8002f98 <__subdf3>
 8001030:	1009883a 	mov	r4,r2
 8001034:	180b883a 	mov	r5,r3
 8001038:	100d883a 	mov	r6,r2
 800103c:	180f883a 	mov	r7,r3
 8001040:	80034500 	call	8003450 <__divdf3>
 8001044:	d8802815 	stw	r2,160(sp)
 8001048:	d8c02915 	stw	r3,164(sp)
 800104c:	003fa906 	br	8000ef4 <__ieee754_pow+0x9c>
 8001050:	009ffc34 	movhi	r2,32752
 8001054:	90800326 	beq	r18,r2,8001064 <__ieee754_pow+0x20c>
 8001058:	90000226 	beq	r18,zero,8001064 <__ieee754_pow+0x20c>
 800105c:	008ffc34 	movhi	r2,16368
 8001060:	90bfe91e 	bne	r18,r2,8001008 <__ieee754_pow+0x1b0>
 8001064:	b0026316 	blt	r22,zero,80019f4 <__ieee754_pow+0xb9c>
 8001068:	5011883a 	mov	r8,r10
 800106c:	5813883a 	mov	r9,r11
 8001070:	b8023126 	beq	r23,zero,8001938 <__ieee754_pow+0xae0>
 8001074:	da002815 	stw	r8,160(sp)
 8001078:	da402915 	stw	r9,164(sp)
 800107c:	003f9d06 	br	8000ef4 <__ieee754_pow+0x9c>
 8001080:	0090d034 	movhi	r2,17216
 8001084:	10bfffc4 	addi	r2,r2,-1
 8001088:	1400270e 	bge	r2,r16,8001128 <__ieee754_pow+0x2d0>
 800108c:	07000084 	movi	fp,2
 8001090:	003fae06 	br	8000f4c <__ieee754_pow+0xf4>
 8001094:	00b00434 	movhi	r2,49168
 8001098:	9085883a 	add	r2,r18,r2
 800109c:	8884b03a 	or	r2,r17,r2
 80010a0:	103f9026 	beq	r2,zero,8000ee4 <__ieee754_pow+0x8c>
 80010a4:	008ffc34 	movhi	r2,16368
 80010a8:	10bfffc4 	addi	r2,r2,-1
 80010ac:	1482d00e 	bge	r2,r18,8001bf0 <__ieee754_pow+0xd98>
 80010b0:	b03f900e 	bge	r22,zero,8000ef4 <__ieee754_pow+0x9c>
 80010b4:	0005883a 	mov	r2,zero
 80010b8:	d8802815 	stw	r2,160(sp)
 80010bc:	d8802915 	stw	r2,164(sp)
 80010c0:	003f8c06 	br	8000ef4 <__ieee754_pow+0x9c>
 80010c4:	383f9e26 	beq	r7,zero,8000f40 <__ieee754_pow+0xe8>
 80010c8:	003f8206 	br	8000ed4 <__ieee754_pow+0x7c>
 80010cc:	00907834 	movhi	r2,16864
 80010d0:	1400290e 	bge	r2,r16,8001178 <__ieee754_pow+0x320>
 80010d4:	0090fc34 	movhi	r2,17392
 80010d8:	1402500e 	bge	r2,r16,8001a1c <__ieee754_pow+0xbc4>
 80010dc:	008ffc34 	movhi	r2,16368
 80010e0:	10bfffc4 	addi	r2,r2,-1
 80010e4:	14800b0e 	bge	r2,r18,8001114 <__ieee754_pow+0x2bc>
 80010e8:	05800b0e 	bge	zero,r22,8001118 <__ieee754_pow+0x2c0>
 80010ec:	00a20034 	movhi	r2,34816
 80010f0:	109d6704 	addi	r2,r2,30108
 80010f4:	00df8e34 	movhi	r3,32312
 80010f8:	18f90f04 	addi	r3,r3,-7108
 80010fc:	100d883a 	mov	r6,r2
 8001100:	180f883a 	mov	r7,r3
 8001104:	1009883a 	mov	r4,r2
 8001108:	180b883a 	mov	r5,r3
 800110c:	800308c0 	call	800308c <__muldf3>
 8001110:	003fcc06 	br	8001044 <__ieee754_pow+0x1ec>
 8001114:	b03ff516 	blt	r22,zero,80010ec <__ieee754_pow+0x294>
 8001118:	0007883a 	mov	r3,zero
 800111c:	d8c02815 	stw	r3,160(sp)
 8001120:	d8c02915 	stw	r3,164(sp)
 8001124:	003f7306 	br	8000ef4 <__ieee754_pow+0x9c>
 8001128:	008ffc34 	movhi	r2,16368
 800112c:	10bfffc4 	addi	r2,r2,-1
 8001130:	143f850e 	bge	r2,r16,8000f48 <__ieee754_pow+0xf0>
 8001134:	8005d53a 	srai	r2,r16,20
 8001138:	01400504 	movi	r5,20
 800113c:	10ff0044 	addi	r3,r2,-1023
 8001140:	28c3e10e 	bge	r5,r3,80020c8 <__ieee754_pow+0x1270>
 8001144:	00800d04 	movi	r2,52
 8001148:	10c5c83a 	sub	r2,r2,r3
 800114c:	3886d83a 	srl	r3,r7,r2
 8001150:	1884983a 	sll	r2,r3,r2
 8001154:	38bf7c1e 	bne	r7,r2,8000f48 <__ieee754_pow+0xf0>
 8001158:	18c0004c 	andi	r3,r3,1
 800115c:	00800084 	movi	r2,2
 8001160:	10f9c83a 	sub	fp,r2,r3
 8001164:	003f7906 	br	8000f4c <__ieee754_pow+0xf4>
 8001168:	b0038516 	blt	r22,zero,8001f80 <__ieee754_pow+0x1128>
 800116c:	dd002815 	stw	r20,160(sp)
 8001170:	dd402915 	stw	r21,164(sp)
 8001174:	003f5f06 	br	8000ef4 <__ieee754_pow+0x9c>
 8001178:	00800434 	movhi	r2,16
 800117c:	10bfffc4 	addi	r2,r2,-1
 8001180:	1482900e 	bge	r2,r18,8001bc4 <__ieee754_pow+0xd6c>
 8001184:	000b883a 	mov	r5,zero
 8001188:	9005d53a 	srai	r2,r18,20
 800118c:	00c00434 	movhi	r3,16
 8001190:	18ffffc4 	addi	r3,r3,-1
 8001194:	90c8703a 	and	r4,r18,r3
 8001198:	2887883a 	add	r3,r5,r2
 800119c:	18bf0044 	addi	r2,r3,-1023
 80011a0:	d8800015 	stw	r2,0(sp)
 80011a4:	00800134 	movhi	r2,4
 80011a8:	10a62384 	addi	r2,r2,-26482
 80011ac:	250ffc34 	orhi	r20,r4,16368
 80011b0:	1101ee0e 	bge	r2,r4,800196c <__ieee754_pow+0xb14>
 80011b4:	00800334 	movhi	r2,12
 80011b8:	10ad9e44 	addi	r2,r2,-18823
 80011bc:	1101e716 	blt	r2,r4,800195c <__ieee754_pow+0xb04>
 80011c0:	01000044 	movi	r4,1
 80011c4:	04000334 	movhi	r16,12
 80011c8:	200890fa 	slli	r4,r4,3
 80011cc:	da800115 	stw	r10,4(sp)
 80011d0:	dd000215 	stw	r20,8(sp)
 80011d4:	d9002c15 	stw	r4,176(sp)
 80011d8:	d9402c17 	ldw	r5,176(sp)
 80011dc:	01020074 	movhi	r4,2049
 80011e0:	21222604 	addi	r4,r4,-30568
 80011e4:	a02bd07a 	srai	r21,r20,1
 80011e8:	2909883a 	add	r4,r5,r4
 80011ec:	25800017 	ldw	r22,0(r4)
 80011f0:	25c00117 	ldw	r23,4(r4)
 80011f4:	a00b883a 	mov	r5,r20
 80011f8:	5009883a 	mov	r4,r10
 80011fc:	b00d883a 	mov	r6,r22
 8001200:	b80f883a 	mov	r7,r23
 8001204:	8002f980 	call	8002f98 <__subdf3>
 8001208:	d9000117 	ldw	r4,4(sp)
 800120c:	a00b883a 	mov	r5,r20
 8001210:	b00d883a 	mov	r6,r22
 8001214:	b80f883a 	mov	r7,r23
 8001218:	1025883a 	mov	r18,r2
 800121c:	1827883a 	mov	r19,r3
 8001220:	80030180 	call	8003018 <__adddf3>
 8001224:	0011883a 	mov	r8,zero
 8001228:	024ffc34 	movhi	r9,16368
 800122c:	480b883a 	mov	r5,r9
 8001230:	4009883a 	mov	r4,r8
 8001234:	180f883a 	mov	r7,r3
 8001238:	100d883a 	mov	r6,r2
 800123c:	80034500 	call	8003450 <__divdf3>
 8001240:	d8c02e15 	stw	r3,184(sp)
 8001244:	d8800f15 	stw	r2,60(sp)
 8001248:	d8802d15 	stw	r2,180(sp)
 800124c:	d8802e17 	ldw	r2,184(sp)
 8001250:	d9800f17 	ldw	r6,60(sp)
 8001254:	9009883a 	mov	r4,r18
 8001258:	980b883a 	mov	r5,r19
 800125c:	100f883a 	mov	r7,r2
 8001260:	dc800b15 	stw	r18,44(sp)
 8001264:	dcc00c15 	stw	r19,48(sp)
 8001268:	d8801015 	stw	r2,64(sp)
 800126c:	800308c0 	call	800308c <__muldf3>
 8001270:	d8c03015 	stw	r3,192(sp)
 8001274:	d9003017 	ldw	r4,192(sp)
 8001278:	d8802f15 	stw	r2,188(sp)
 800127c:	d8800315 	stw	r2,12(sp)
 8001280:	ad480034 	orhi	r21,r21,8192
 8001284:	0005883a 	mov	r2,zero
 8001288:	ac2b883a 	add	r21,r21,r16
 800128c:	000b883a 	mov	r5,zero
 8001290:	1021883a 	mov	r16,r2
 8001294:	2005883a 	mov	r2,r4
 8001298:	800d883a 	mov	r6,r16
 800129c:	a80f883a 	mov	r7,r21
 80012a0:	d9000415 	stw	r4,16(sp)
 80012a4:	d9002715 	stw	r4,156(sp)
 80012a8:	d9402615 	stw	r5,152(sp)
 80012ac:	d9401615 	stw	r5,88(sp)
 80012b0:	d9001715 	stw	r4,92(sp)
 80012b4:	100b883a 	mov	r5,r2
 80012b8:	0009883a 	mov	r4,zero
 80012bc:	800308c0 	call	800308c <__muldf3>
 80012c0:	d9000b17 	ldw	r4,44(sp)
 80012c4:	980b883a 	mov	r5,r19
 80012c8:	180f883a 	mov	r7,r3
 80012cc:	100d883a 	mov	r6,r2
 80012d0:	8002f980 	call	8002f98 <__subdf3>
 80012d4:	8009883a 	mov	r4,r16
 80012d8:	a80b883a 	mov	r5,r21
 80012dc:	b80f883a 	mov	r7,r23
 80012e0:	b00d883a 	mov	r6,r22
 80012e4:	1021883a 	mov	r16,r2
 80012e8:	1823883a 	mov	r17,r3
 80012ec:	8002f980 	call	8002f98 <__subdf3>
 80012f0:	d9000117 	ldw	r4,4(sp)
 80012f4:	a00b883a 	mov	r5,r20
 80012f8:	180f883a 	mov	r7,r3
 80012fc:	100d883a 	mov	r6,r2
 8001300:	8002f980 	call	8002f98 <__subdf3>
 8001304:	d9001617 	ldw	r4,88(sp)
 8001308:	d9402717 	ldw	r5,156(sp)
 800130c:	180f883a 	mov	r7,r3
 8001310:	100d883a 	mov	r6,r2
 8001314:	800308c0 	call	800308c <__muldf3>
 8001318:	180f883a 	mov	r7,r3
 800131c:	880b883a 	mov	r5,r17
 8001320:	8009883a 	mov	r4,r16
 8001324:	100d883a 	mov	r6,r2
 8001328:	8002f980 	call	8002f98 <__subdf3>
 800132c:	d9000f17 	ldw	r4,60(sp)
 8001330:	d9402e17 	ldw	r5,184(sp)
 8001334:	180f883a 	mov	r7,r3
 8001338:	100d883a 	mov	r6,r2
 800133c:	800308c0 	call	800308c <__muldf3>
 8001340:	d9000317 	ldw	r4,12(sp)
 8001344:	d9403017 	ldw	r5,192(sp)
 8001348:	d8803115 	stw	r2,196(sp)
 800134c:	200d883a 	mov	r6,r4
 8001350:	280f883a 	mov	r7,r5
 8001354:	d8c03215 	stw	r3,200(sp)
 8001358:	800308c0 	call	800308c <__muldf3>
 800135c:	1009883a 	mov	r4,r2
 8001360:	180b883a 	mov	r5,r3
 8001364:	100d883a 	mov	r6,r2
 8001368:	180f883a 	mov	r7,r3
 800136c:	1021883a 	mov	r16,r2
 8001370:	1823883a 	mov	r17,r3
 8001374:	800308c0 	call	800308c <__muldf3>
 8001378:	02129174 	movhi	r8,19013
 800137c:	4213bbc4 	addi	r8,r8,20207
 8001380:	024ff2b4 	movhi	r9,16330
 8001384:	4a5f8a04 	addi	r9,r9,32296
 8001388:	480f883a 	mov	r7,r9
 800138c:	8009883a 	mov	r4,r16
 8001390:	880b883a 	mov	r5,r17
 8001394:	400d883a 	mov	r6,r8
 8001398:	1029883a 	mov	r20,r2
 800139c:	182b883a 	mov	r21,r3
 80013a0:	800308c0 	call	800308c <__muldf3>
 80013a4:	0224f2b4 	movhi	r8,37834
 80013a8:	4236d944 	addi	r8,r8,-9371
 80013ac:	024ff3b4 	movhi	r9,16334
 80013b0:	4a619284 	addi	r9,r9,-31158
 80013b4:	480f883a 	mov	r7,r9
 80013b8:	400d883a 	mov	r6,r8
 80013bc:	180b883a 	mov	r5,r3
 80013c0:	1009883a 	mov	r4,r2
 80013c4:	80030180 	call	8003018 <__adddf3>
 80013c8:	180f883a 	mov	r7,r3
 80013cc:	8009883a 	mov	r4,r16
 80013d0:	880b883a 	mov	r5,r17
 80013d4:	100d883a 	mov	r6,r2
 80013d8:	800308c0 	call	800308c <__muldf3>
 80013dc:	022a4774 	movhi	r8,43293
 80013e0:	42104044 	addi	r8,r8,16641
 80013e4:	024ff474 	movhi	r9,16337
 80013e8:	4a5d1804 	addi	r9,r9,29792
 80013ec:	480f883a 	mov	r7,r9
 80013f0:	400d883a 	mov	r6,r8
 80013f4:	180b883a 	mov	r5,r3
 80013f8:	1009883a 	mov	r4,r2
 80013fc:	80030180 	call	8003018 <__adddf3>
 8001400:	180f883a 	mov	r7,r3
 8001404:	8009883a 	mov	r4,r16
 8001408:	880b883a 	mov	r5,r17
 800140c:	100d883a 	mov	r6,r2
 8001410:	800308c0 	call	800308c <__muldf3>
 8001414:	021463f4 	movhi	r8,20879
 8001418:	42099344 	addi	r8,r8,9805
 800141c:	024ff574 	movhi	r9,16341
 8001420:	4a555544 	addi	r9,r9,21845
 8001424:	480f883a 	mov	r7,r9
 8001428:	400d883a 	mov	r6,r8
 800142c:	180b883a 	mov	r5,r3
 8001430:	1009883a 	mov	r4,r2
 8001434:	80030180 	call	8003018 <__adddf3>
 8001438:	180f883a 	mov	r7,r3
 800143c:	8009883a 	mov	r4,r16
 8001440:	880b883a 	mov	r5,r17
 8001444:	100d883a 	mov	r6,r2
 8001448:	800308c0 	call	800308c <__muldf3>
 800144c:	0236dc34 	movhi	r8,56176
 8001450:	422affc4 	addi	r8,r8,-21505
 8001454:	024ff6f4 	movhi	r9,16347
 8001458:	4a5b6d84 	addi	r9,r9,28086
 800145c:	480f883a 	mov	r7,r9
 8001460:	400d883a 	mov	r6,r8
 8001464:	180b883a 	mov	r5,r3
 8001468:	1009883a 	mov	r4,r2
 800146c:	80030180 	call	8003018 <__adddf3>
 8001470:	180f883a 	mov	r7,r3
 8001474:	8009883a 	mov	r4,r16
 8001478:	880b883a 	mov	r5,r17
 800147c:	100d883a 	mov	r6,r2
 8001480:	800308c0 	call	800308c <__muldf3>
 8001484:	020cccf4 	movhi	r8,13107
 8001488:	420cc0c4 	addi	r8,r8,13059
 800148c:	024ff8f4 	movhi	r9,16355
 8001490:	4a4cccc4 	addi	r9,r9,13107
 8001494:	480f883a 	mov	r7,r9
 8001498:	400d883a 	mov	r6,r8
 800149c:	180b883a 	mov	r5,r3
 80014a0:	1009883a 	mov	r4,r2
 80014a4:	80030180 	call	8003018 <__adddf3>
 80014a8:	180f883a 	mov	r7,r3
 80014ac:	a80b883a 	mov	r5,r21
 80014b0:	a009883a 	mov	r4,r20
 80014b4:	100d883a 	mov	r6,r2
 80014b8:	800308c0 	call	800308c <__muldf3>
 80014bc:	d9000317 	ldw	r4,12(sp)
 80014c0:	d9403017 	ldw	r5,192(sp)
 80014c4:	d9801617 	ldw	r6,88(sp)
 80014c8:	d9c02717 	ldw	r7,156(sp)
 80014cc:	1021883a 	mov	r16,r2
 80014d0:	1823883a 	mov	r17,r3
 80014d4:	80030180 	call	8003018 <__adddf3>
 80014d8:	d9003117 	ldw	r4,196(sp)
 80014dc:	d9403217 	ldw	r5,200(sp)
 80014e0:	180f883a 	mov	r7,r3
 80014e4:	100d883a 	mov	r6,r2
 80014e8:	d9001415 	stw	r4,80(sp)
 80014ec:	d9401515 	stw	r5,84(sp)
 80014f0:	800308c0 	call	800308c <__muldf3>
 80014f4:	180f883a 	mov	r7,r3
 80014f8:	8009883a 	mov	r4,r16
 80014fc:	880b883a 	mov	r5,r17
 8001500:	100d883a 	mov	r6,r2
 8001504:	80030180 	call	8003018 <__adddf3>
 8001508:	d9001617 	ldw	r4,88(sp)
 800150c:	d9402717 	ldw	r5,156(sp)
 8001510:	d8803315 	stw	r2,204(sp)
 8001514:	200d883a 	mov	r6,r4
 8001518:	280f883a 	mov	r7,r5
 800151c:	d8c03415 	stw	r3,208(sp)
 8001520:	800308c0 	call	800308c <__muldf3>
 8001524:	182f883a 	mov	r23,r3
 8001528:	05500234 	movhi	r21,16392
 800152c:	0029883a 	mov	r20,zero
 8001530:	b80b883a 	mov	r5,r23
 8001534:	a00d883a 	mov	r6,r20
 8001538:	a80f883a 	mov	r7,r21
 800153c:	1009883a 	mov	r4,r2
 8001540:	d8800715 	stw	r2,28(sp)
 8001544:	d8c00815 	stw	r3,32(sp)
 8001548:	80030180 	call	8003018 <__adddf3>
 800154c:	d9003317 	ldw	r4,204(sp)
 8001550:	d9403417 	ldw	r5,208(sp)
 8001554:	180f883a 	mov	r7,r3
 8001558:	100d883a 	mov	r6,r2
 800155c:	d9000515 	stw	r4,20(sp)
 8001560:	d9400615 	stw	r5,24(sp)
 8001564:	80030180 	call	8003018 <__adddf3>
 8001568:	d9001617 	ldw	r4,88(sp)
 800156c:	d9402717 	ldw	r5,156(sp)
 8001570:	0025883a 	mov	r18,zero
 8001574:	900d883a 	mov	r6,r18
 8001578:	180f883a 	mov	r7,r3
 800157c:	1823883a 	mov	r17,r3
 8001580:	800308c0 	call	800308c <__muldf3>
 8001584:	d9001417 	ldw	r4,80(sp)
 8001588:	d9403217 	ldw	r5,200(sp)
 800158c:	880f883a 	mov	r7,r17
 8001590:	900d883a 	mov	r6,r18
 8001594:	d8803515 	stw	r2,212(sp)
 8001598:	d8c03615 	stw	r3,216(sp)
 800159c:	800308c0 	call	800308c <__muldf3>
 80015a0:	a80f883a 	mov	r7,r21
 80015a4:	880b883a 	mov	r5,r17
 80015a8:	000d883a 	mov	r6,zero
 80015ac:	9009883a 	mov	r4,r18
 80015b0:	1021883a 	mov	r16,r2
 80015b4:	1823883a 	mov	r17,r3
 80015b8:	8002f980 	call	8002f98 <__subdf3>
 80015bc:	d9800717 	ldw	r6,28(sp)
 80015c0:	b80f883a 	mov	r7,r23
 80015c4:	180b883a 	mov	r5,r3
 80015c8:	1009883a 	mov	r4,r2
 80015cc:	8002f980 	call	8002f98 <__subdf3>
 80015d0:	d9000517 	ldw	r4,20(sp)
 80015d4:	d9403417 	ldw	r5,208(sp)
 80015d8:	180f883a 	mov	r7,r3
 80015dc:	100d883a 	mov	r6,r2
 80015e0:	8002f980 	call	8002f98 <__subdf3>
 80015e4:	d9000317 	ldw	r4,12(sp)
 80015e8:	d9403017 	ldw	r5,192(sp)
 80015ec:	180f883a 	mov	r7,r3
 80015f0:	100d883a 	mov	r6,r2
 80015f4:	800308c0 	call	800308c <__muldf3>
 80015f8:	180f883a 	mov	r7,r3
 80015fc:	880b883a 	mov	r5,r17
 8001600:	8009883a 	mov	r4,r16
 8001604:	100d883a 	mov	r6,r2
 8001608:	80030180 	call	8003018 <__adddf3>
 800160c:	102d883a 	mov	r22,r2
 8001610:	d9003617 	ldw	r4,216(sp)
 8001614:	d8803517 	ldw	r2,212(sp)
 8001618:	d9403617 	ldw	r5,216(sp)
 800161c:	182f883a 	mov	r23,r3
 8001620:	b00d883a 	mov	r6,r22
 8001624:	b80f883a 	mov	r7,r23
 8001628:	d9000a15 	stw	r4,40(sp)
 800162c:	1009883a 	mov	r4,r2
 8001630:	054ffbf4 	movhi	r21,16367
 8001634:	ad71c244 	addi	r21,r21,-14583
 8001638:	dd800d15 	stw	r22,52(sp)
 800163c:	ddc00e15 	stw	r23,56(sp)
 8001640:	05380034 	movhi	r20,57344
 8001644:	d8800915 	stw	r2,36(sp)
 8001648:	80030180 	call	8003018 <__adddf3>
 800164c:	180b883a 	mov	r5,r3
 8001650:	a00d883a 	mov	r6,r20
 8001654:	a80f883a 	mov	r7,r21
 8001658:	9009883a 	mov	r4,r18
 800165c:	1823883a 	mov	r17,r3
 8001660:	800308c0 	call	800308c <__muldf3>
 8001664:	020516f4 	movhi	r8,5211
 8001668:	42007d44 	addi	r8,r8,501
 800166c:	026f8fb4 	movhi	r9,48702
 8001670:	4a4bf804 	addi	r9,r9,12256
 8001674:	480f883a 	mov	r7,r9
 8001678:	400d883a 	mov	r6,r8
 800167c:	880b883a 	mov	r5,r17
 8001680:	9009883a 	mov	r4,r18
 8001684:	d8803715 	stw	r2,220(sp)
 8001688:	d8c03815 	stw	r3,224(sp)
 800168c:	800308c0 	call	800308c <__muldf3>
 8001690:	d9800917 	ldw	r6,36(sp)
 8001694:	d9c03617 	ldw	r7,216(sp)
 8001698:	880b883a 	mov	r5,r17
 800169c:	9009883a 	mov	r4,r18
 80016a0:	1021883a 	mov	r16,r2
 80016a4:	1823883a 	mov	r17,r3
 80016a8:	8002f980 	call	8002f98 <__subdf3>
 80016ac:	d9000d17 	ldw	r4,52(sp)
 80016b0:	b80b883a 	mov	r5,r23
 80016b4:	180f883a 	mov	r7,r3
 80016b8:	100d883a 	mov	r6,r2
 80016bc:	8002f980 	call	8002f98 <__subdf3>
 80016c0:	180b883a 	mov	r5,r3
 80016c4:	a80f883a 	mov	r7,r21
 80016c8:	01b70eb4 	movhi	r6,56378
 80016cc:	3180ff44 	addi	r6,r6,1021
 80016d0:	1009883a 	mov	r4,r2
 80016d4:	800308c0 	call	800308c <__muldf3>
 80016d8:	180f883a 	mov	r7,r3
 80016dc:	880b883a 	mov	r5,r17
 80016e0:	8009883a 	mov	r4,r16
 80016e4:	100d883a 	mov	r6,r2
 80016e8:	80030180 	call	8003018 <__adddf3>
 80016ec:	d9402c17 	ldw	r5,176(sp)
 80016f0:	01020074 	movhi	r4,2049
 80016f4:	21222a04 	addi	r4,r4,-30552
 80016f8:	2909883a 	add	r4,r5,r4
 80016fc:	22400117 	ldw	r9,4(r4)
 8001700:	22000017 	ldw	r8,0(r4)
 8001704:	180b883a 	mov	r5,r3
 8001708:	480f883a 	mov	r7,r9
 800170c:	400d883a 	mov	r6,r8
 8001710:	1009883a 	mov	r4,r2
 8001714:	80030180 	call	8003018 <__adddf3>
 8001718:	d9000017 	ldw	r4,0(sp)
 800171c:	182f883a 	mov	r23,r3
 8001720:	102d883a 	mov	r22,r2
 8001724:	80039500 	call	8003950 <__floatsidf>
 8001728:	d9402c17 	ldw	r5,176(sp)
 800172c:	01020074 	movhi	r4,2049
 8001730:	21222e04 	addi	r4,r4,-30536
 8001734:	b00d883a 	mov	r6,r22
 8001738:	2911883a 	add	r8,r5,r4
 800173c:	d9003717 	ldw	r4,220(sp)
 8001740:	d9403817 	ldw	r5,224(sp)
 8001744:	45000017 	ldw	r20,0(r8)
 8001748:	d9002315 	stw	r4,140(sp)
 800174c:	d9003817 	ldw	r4,224(sp)
 8001750:	45400117 	ldw	r21,4(r8)
 8001754:	b80f883a 	mov	r7,r23
 8001758:	d9002415 	stw	r4,144(sp)
 800175c:	d9002317 	ldw	r4,140(sp)
 8001760:	1021883a 	mov	r16,r2
 8001764:	1823883a 	mov	r17,r3
 8001768:	dd802115 	stw	r22,132(sp)
 800176c:	ddc02215 	stw	r23,136(sp)
 8001770:	80030180 	call	8003018 <__adddf3>
 8001774:	180b883a 	mov	r5,r3
 8001778:	1009883a 	mov	r4,r2
 800177c:	a00d883a 	mov	r6,r20
 8001780:	a80f883a 	mov	r7,r21
 8001784:	80030180 	call	8003018 <__adddf3>
 8001788:	180f883a 	mov	r7,r3
 800178c:	8009883a 	mov	r4,r16
 8001790:	880b883a 	mov	r5,r17
 8001794:	100d883a 	mov	r6,r2
 8001798:	80030180 	call	8003018 <__adddf3>
 800179c:	180b883a 	mov	r5,r3
 80017a0:	0009883a 	mov	r4,zero
 80017a4:	800d883a 	mov	r6,r16
 80017a8:	880f883a 	mov	r7,r17
 80017ac:	d9001b15 	stw	r4,108(sp)
 80017b0:	d8c01c15 	stw	r3,112(sp)
 80017b4:	8002f980 	call	8002f98 <__subdf3>
 80017b8:	180b883a 	mov	r5,r3
 80017bc:	a80f883a 	mov	r7,r21
 80017c0:	1009883a 	mov	r4,r2
 80017c4:	a00d883a 	mov	r6,r20
 80017c8:	8002f980 	call	8002f98 <__subdf3>
 80017cc:	d9802317 	ldw	r6,140(sp)
 80017d0:	d9c03817 	ldw	r7,224(sp)
 80017d4:	180b883a 	mov	r5,r3
 80017d8:	1009883a 	mov	r4,r2
 80017dc:	8002f980 	call	8002f98 <__subdf3>
 80017e0:	d9002117 	ldw	r4,132(sp)
 80017e4:	1011883a 	mov	r8,r2
 80017e8:	1813883a 	mov	r9,r3
 80017ec:	b80b883a 	mov	r5,r23
 80017f0:	480f883a 	mov	r7,r9
 80017f4:	400d883a 	mov	r6,r8
 80017f8:	8002f980 	call	8002f98 <__subdf3>
 80017fc:	1823883a 	mov	r17,r3
 8001800:	d8c02517 	ldw	r3,148(sp)
 8001804:	1021883a 	mov	r16,r2
 8001808:	e0bfffc4 	addi	r2,fp,-1
 800180c:	1884b03a 	or	r2,r3,r2
 8001810:	1000731e 	bne	r2,zero,80019e0 <__ieee754_pow+0xb88>
 8001814:	0009883a 	mov	r4,zero
 8001818:	016ffc34 	movhi	r5,49136
 800181c:	d9001915 	stw	r4,100(sp)
 8001820:	d9401a15 	stw	r5,104(sp)
 8001824:	d9402917 	ldw	r5,164(sp)
 8001828:	d9002817 	ldw	r4,160(sp)
 800182c:	0029883a 	mov	r20,zero
 8001830:	a00d883a 	mov	r6,r20
 8001834:	280f883a 	mov	r7,r5
 8001838:	2827883a 	mov	r19,r5
 800183c:	8002f980 	call	8002f98 <__subdf3>
 8001840:	d9001b17 	ldw	r4,108(sp)
 8001844:	d9401c17 	ldw	r5,112(sp)
 8001848:	180f883a 	mov	r7,r3
 800184c:	100d883a 	mov	r6,r2
 8001850:	800308c0 	call	800308c <__muldf3>
 8001854:	d9c02917 	ldw	r7,164(sp)
 8001858:	d9802817 	ldw	r6,160(sp)
 800185c:	880b883a 	mov	r5,r17
 8001860:	8009883a 	mov	r4,r16
 8001864:	1823883a 	mov	r17,r3
 8001868:	1021883a 	mov	r16,r2
 800186c:	800308c0 	call	800308c <__muldf3>
 8001870:	180f883a 	mov	r7,r3
 8001874:	880b883a 	mov	r5,r17
 8001878:	8009883a 	mov	r4,r16
 800187c:	100d883a 	mov	r6,r2
 8001880:	80030180 	call	8003018 <__adddf3>
 8001884:	d9401c17 	ldw	r5,112(sp)
 8001888:	d9001b17 	ldw	r4,108(sp)
 800188c:	a00d883a 	mov	r6,r20
 8001890:	980f883a 	mov	r7,r19
 8001894:	1029883a 	mov	r20,r2
 8001898:	182b883a 	mov	r21,r3
 800189c:	800308c0 	call	800308c <__muldf3>
 80018a0:	1025883a 	mov	r18,r2
 80018a4:	1827883a 	mov	r19,r3
 80018a8:	a009883a 	mov	r4,r20
 80018ac:	a80b883a 	mov	r5,r21
 80018b0:	900d883a 	mov	r6,r18
 80018b4:	980f883a 	mov	r7,r19
 80018b8:	dd001d15 	stw	r20,116(sp)
 80018bc:	dc801f15 	stw	r18,124(sp)
 80018c0:	dd401e15 	stw	r21,120(sp)
 80018c4:	dcc02015 	stw	r19,128(sp)
 80018c8:	80030180 	call	8003018 <__adddf3>
 80018cc:	1823883a 	mov	r17,r3
 80018d0:	01102434 	movhi	r4,16528
 80018d4:	213fffc4 	addi	r4,r4,-1
 80018d8:	1021883a 	mov	r16,r2
 80018dc:	182f883a 	mov	r23,r3
 80018e0:	dc401815 	stw	r17,96(sp)
 80018e4:	100b883a 	mov	r5,r2
 80018e8:	20c02c0e 	bge	r4,r3,800199c <__ieee754_pow+0xb44>
 80018ec:	00afdc34 	movhi	r2,49008
 80018f0:	1885883a 	add	r2,r3,r2
 80018f4:	2884b03a 	or	r2,r5,r2
 80018f8:	1001a626 	beq	r2,zero,8001f94 <__ieee754_pow+0x113c>
 80018fc:	04220034 	movhi	r16,34816
 8001900:	841d6704 	addi	r16,r16,30108
 8001904:	045f8e34 	movhi	r17,32312
 8001908:	8c790f04 	addi	r17,r17,-7108
 800190c:	d9401a17 	ldw	r5,104(sp)
 8001910:	d9001917 	ldw	r4,100(sp)
 8001914:	800d883a 	mov	r6,r16
 8001918:	880f883a 	mov	r7,r17
 800191c:	800308c0 	call	800308c <__muldf3>
 8001920:	180b883a 	mov	r5,r3
 8001924:	800d883a 	mov	r6,r16
 8001928:	880f883a 	mov	r7,r17
 800192c:	1009883a 	mov	r4,r2
 8001930:	800308c0 	call	800308c <__muldf3>
 8001934:	003dc306 	br	8001044 <__ieee754_pow+0x1ec>
 8001938:	00b00434 	movhi	r2,49168
 800193c:	9085883a 	add	r2,r18,r2
 8001940:	e084b03a 	or	r2,fp,r2
 8001944:	1000af1e 	bne	r2,zero,8001c04 <__ieee754_pow+0xdac>
 8001948:	480f883a 	mov	r7,r9
 800194c:	4009883a 	mov	r4,r8
 8001950:	480b883a 	mov	r5,r9
 8001954:	400d883a 	mov	r6,r8
 8001958:	003db406 	br	800102c <__ieee754_pow+0x1d4>
 800195c:	00bffc34 	movhi	r2,65520
 8001960:	18ff0084 	addi	r3,r3,-1022
 8001964:	a0a9883a 	add	r20,r20,r2
 8001968:	d8c00015 	stw	r3,0(sp)
 800196c:	0009883a 	mov	r4,zero
 8001970:	04000234 	movhi	r16,8
 8001974:	003e1406 	br	80011c8 <__ieee754_pow+0x370>
 8001978:	a80f883a 	mov	r7,r21
 800197c:	a009883a 	mov	r4,r20
 8001980:	a80b883a 	mov	r5,r21
 8001984:	a00d883a 	mov	r6,r20
 8001988:	800308c0 	call	800308c <__muldf3>
 800198c:	180b883a 	mov	r5,r3
 8001990:	d8802815 	stw	r2,160(sp)
 8001994:	d9402915 	stw	r5,164(sp)
 8001998:	003d5606 	br	8000ef4 <__ieee754_pow+0x9c>
 800199c:	d9001817 	ldw	r4,96(sp)
 80019a0:	00a00034 	movhi	r2,32768
 80019a4:	10bfffc4 	addi	r2,r2,-1
 80019a8:	00d02474 	movhi	r3,16529
 80019ac:	18f2ffc4 	addi	r3,r3,-13313
 80019b0:	20b8703a 	and	fp,r4,r2
 80019b4:	1f009d0e 	bge	r3,fp,8001c2c <__ieee754_pow+0xdd4>
 80019b8:	008fdbf4 	movhi	r2,16239
 80019bc:	108d0004 	addi	r2,r2,13312
 80019c0:	2085883a 	add	r2,r4,r2
 80019c4:	1144b03a 	or	r2,r2,r5
 80019c8:	1001c626 	beq	r2,zero,80020e4 <__ieee754_pow+0x128c>
 80019cc:	0430be74 	movhi	r16,49913
 80019d0:	843cd644 	addi	r16,r16,-3239
 80019d4:	04406974 	movhi	r17,421
 80019d8:	8c5b87c4 	addi	r17,r17,28191
 80019dc:	003fcb06 	br	800190c <__ieee754_pow+0xab4>
 80019e0:	0005883a 	mov	r2,zero
 80019e4:	00cffc34 	movhi	r3,16368
 80019e8:	d8801915 	stw	r2,100(sp)
 80019ec:	d8c01a15 	stw	r3,104(sp)
 80019f0:	003f8c06 	br	8001824 <__ieee754_pow+0x9cc>
 80019f4:	0005883a 	mov	r2,zero
 80019f8:	00cffc34 	movhi	r3,16368
 80019fc:	180b883a 	mov	r5,r3
 8001a00:	580f883a 	mov	r7,r11
 8001a04:	1009883a 	mov	r4,r2
 8001a08:	500d883a 	mov	r6,r10
 8001a0c:	80034500 	call	8003450 <__divdf3>
 8001a10:	1011883a 	mov	r8,r2
 8001a14:	1813883a 	mov	r9,r3
 8001a18:	003d9506 	br	8001070 <__ieee754_pow+0x218>
 8001a1c:	008ffc34 	movhi	r2,16368
 8001a20:	10bfff84 	addi	r2,r2,-2
 8001a24:	14bdbb0e 	bge	r2,r18,8001114 <__ieee754_pow+0x2bc>
 8001a28:	008ffc34 	movhi	r2,16368
 8001a2c:	14bdae16 	blt	r2,r18,80010e8 <__ieee754_pow+0x290>
 8001a30:	580b883a 	mov	r5,r11
 8001a34:	5009883a 	mov	r4,r10
 8001a38:	000d883a 	mov	r6,zero
 8001a3c:	100f883a 	mov	r7,r2
 8001a40:	8002f980 	call	8002f98 <__subdf3>
 8001a44:	1021883a 	mov	r16,r2
 8001a48:	1823883a 	mov	r17,r3
 8001a4c:	00980034 	movhi	r2,24576
 8001a50:	00cffdf4 	movhi	r3,16375
 8001a54:	18c551c4 	addi	r3,r3,5447
 8001a58:	8009883a 	mov	r4,r16
 8001a5c:	880b883a 	mov	r5,r17
 8001a60:	180f883a 	mov	r7,r3
 8001a64:	100d883a 	mov	r6,r2
 8001a68:	800308c0 	call	800308c <__muldf3>
 8001a6c:	023e17b4 	movhi	r8,63582
 8001a70:	4237d104 	addi	r8,r8,-8380
 8001a74:	024f9574 	movhi	r9,15957
 8001a78:	4a6b82c4 	addi	r9,r9,-20981
 8001a7c:	480f883a 	mov	r7,r9
 8001a80:	400d883a 	mov	r6,r8
 8001a84:	8009883a 	mov	r4,r16
 8001a88:	880b883a 	mov	r5,r17
 8001a8c:	102d883a 	mov	r22,r2
 8001a90:	182f883a 	mov	r23,r3
 8001a94:	800308c0 	call	800308c <__muldf3>
 8001a98:	8009883a 	mov	r4,r16
 8001a9c:	880b883a 	mov	r5,r17
 8001aa0:	800d883a 	mov	r6,r16
 8001aa4:	880f883a 	mov	r7,r17
 8001aa8:	d8802a15 	stw	r2,168(sp)
 8001aac:	d8c02b15 	stw	r3,172(sp)
 8001ab0:	800308c0 	call	800308c <__muldf3>
 8001ab4:	0011883a 	mov	r8,zero
 8001ab8:	026ff434 	movhi	r9,49104
 8001abc:	480f883a 	mov	r7,r9
 8001ac0:	8009883a 	mov	r4,r16
 8001ac4:	880b883a 	mov	r5,r17
 8001ac8:	400d883a 	mov	r6,r8
 8001acc:	1029883a 	mov	r20,r2
 8001ad0:	182b883a 	mov	r21,r3
 8001ad4:	800308c0 	call	800308c <__muldf3>
 8001ad8:	02155574 	movhi	r8,21845
 8001adc:	42155544 	addi	r8,r8,21845
 8001ae0:	024ff574 	movhi	r9,16341
 8001ae4:	4a555544 	addi	r9,r9,21845
 8001ae8:	480f883a 	mov	r7,r9
 8001aec:	400d883a 	mov	r6,r8
 8001af0:	180b883a 	mov	r5,r3
 8001af4:	1009883a 	mov	r4,r2
 8001af8:	80030180 	call	8003018 <__adddf3>
 8001afc:	180f883a 	mov	r7,r3
 8001b00:	8009883a 	mov	r4,r16
 8001b04:	880b883a 	mov	r5,r17
 8001b08:	100d883a 	mov	r6,r2
 8001b0c:	800308c0 	call	800308c <__muldf3>
 8001b10:	0011883a 	mov	r8,zero
 8001b14:	024ff834 	movhi	r9,16352
 8001b18:	480b883a 	mov	r5,r9
 8001b1c:	4009883a 	mov	r4,r8
 8001b20:	180f883a 	mov	r7,r3
 8001b24:	100d883a 	mov	r6,r2
 8001b28:	8002f980 	call	8002f98 <__subdf3>
 8001b2c:	180f883a 	mov	r7,r3
 8001b30:	a80b883a 	mov	r5,r21
 8001b34:	a009883a 	mov	r4,r20
 8001b38:	100d883a 	mov	r6,r2
 8001b3c:	800308c0 	call	800308c <__muldf3>
 8001b40:	02194b34 	movhi	r8,25900
 8001b44:	4220bf84 	addi	r8,r8,-32002
 8001b48:	026ffdf4 	movhi	r9,49143
 8001b4c:	4a4551c4 	addi	r9,r9,5447
 8001b50:	480f883a 	mov	r7,r9
 8001b54:	400d883a 	mov	r6,r8
 8001b58:	180b883a 	mov	r5,r3
 8001b5c:	1009883a 	mov	r4,r2
 8001b60:	800308c0 	call	800308c <__muldf3>
 8001b64:	d9402b17 	ldw	r5,172(sp)
 8001b68:	d9002a17 	ldw	r4,168(sp)
 8001b6c:	180f883a 	mov	r7,r3
 8001b70:	100d883a 	mov	r6,r2
 8001b74:	80030180 	call	8003018 <__adddf3>
 8001b78:	100d883a 	mov	r6,r2
 8001b7c:	b009883a 	mov	r4,r22
 8001b80:	b80b883a 	mov	r5,r23
 8001b84:	180f883a 	mov	r7,r3
 8001b88:	1021883a 	mov	r16,r2
 8001b8c:	1823883a 	mov	r17,r3
 8001b90:	80030180 	call	8003018 <__adddf3>
 8001b94:	180b883a 	mov	r5,r3
 8001b98:	0009883a 	mov	r4,zero
 8001b9c:	b00d883a 	mov	r6,r22
 8001ba0:	b80f883a 	mov	r7,r23
 8001ba4:	d9001b15 	stw	r4,108(sp)
 8001ba8:	d8c01c15 	stw	r3,112(sp)
 8001bac:	8002f980 	call	8002f98 <__subdf3>
 8001bb0:	1011883a 	mov	r8,r2
 8001bb4:	1813883a 	mov	r9,r3
 8001bb8:	8009883a 	mov	r4,r16
 8001bbc:	880b883a 	mov	r5,r17
 8001bc0:	003f0b06 	br	80017f0 <__ieee754_pow+0x998>
 8001bc4:	0005883a 	mov	r2,zero
 8001bc8:	00d0d034 	movhi	r3,17216
 8001bcc:	580b883a 	mov	r5,r11
 8001bd0:	5009883a 	mov	r4,r10
 8001bd4:	180f883a 	mov	r7,r3
 8001bd8:	100d883a 	mov	r6,r2
 8001bdc:	800308c0 	call	800308c <__muldf3>
 8001be0:	1015883a 	mov	r10,r2
 8001be4:	1825883a 	mov	r18,r3
 8001be8:	017ff2c4 	movi	r5,-53
 8001bec:	003d6606 	br	8001188 <__ieee754_pow+0x330>
 8001bf0:	b03d300e 	bge	r22,zero,80010b4 <__ieee754_pow+0x25c>
 8001bf4:	d9402917 	ldw	r5,164(sp)
 8001bf8:	28e0003c 	xorhi	r3,r5,32768
 8001bfc:	d8c02915 	stw	r3,164(sp)
 8001c00:	003cbc06 	br	8000ef4 <__ieee754_pow+0x9c>
 8001c04:	00800044 	movi	r2,1
 8001c08:	e0bd1a1e 	bne	fp,r2,8001074 <__ieee754_pow+0x21c>
 8001c0c:	48e0003c 	xorhi	r3,r9,32768
 8001c10:	da002815 	stw	r8,160(sp)
 8001c14:	d8c02915 	stw	r3,164(sp)
 8001c18:	003cb606 	br	8000ef4 <__ieee754_pow+0x9c>
 8001c1c:	d9001817 	ldw	r4,96(sp)
 8001c20:	00a00034 	movhi	r2,32768
 8001c24:	10bfffc4 	addi	r2,r2,-1
 8001c28:	20b8703a 	and	fp,r4,r2
 8001c2c:	008ff834 	movhi	r2,16352
 8001c30:	1700fc16 	blt	r2,fp,8002024 <__ieee754_pow+0x11cc>
 8001c34:	0039883a 	mov	fp,zero
 8001c38:	d8001315 	stw	zero,76(sp)
 8001c3c:	0025883a 	mov	r18,zero
 8001c40:	0005883a 	mov	r2,zero
 8001c44:	00cff9b4 	movhi	r3,16358
 8001c48:	18cb90c4 	addi	r3,r3,11843
 8001c4c:	9009883a 	mov	r4,r18
 8001c50:	b80b883a 	mov	r5,r23
 8001c54:	180f883a 	mov	r7,r3
 8001c58:	100d883a 	mov	r6,r2
 8001c5c:	800308c0 	call	800308c <__muldf3>
 8001c60:	d9c02017 	ldw	r7,128(sp)
 8001c64:	d9801f17 	ldw	r6,124(sp)
 8001c68:	9009883a 	mov	r4,r18
 8001c6c:	b80b883a 	mov	r5,r23
 8001c70:	b823883a 	mov	r17,r23
 8001c74:	102d883a 	mov	r22,r2
 8001c78:	182f883a 	mov	r23,r3
 8001c7c:	8002f980 	call	8002f98 <__subdf3>
 8001c80:	d9401e17 	ldw	r5,120(sp)
 8001c84:	d9001d17 	ldw	r4,116(sp)
 8001c88:	180f883a 	mov	r7,r3
 8001c8c:	100d883a 	mov	r6,r2
 8001c90:	8002f980 	call	8002f98 <__subdf3>
 8001c94:	023fbeb4 	movhi	r8,65274
 8001c98:	420e7bc4 	addi	r8,r8,14831
 8001c9c:	024ff9b4 	movhi	r9,16358
 8001ca0:	4a4b9084 	addi	r9,r9,11842
 8001ca4:	480f883a 	mov	r7,r9
 8001ca8:	400d883a 	mov	r6,r8
 8001cac:	180b883a 	mov	r5,r3
 8001cb0:	1009883a 	mov	r4,r2
 8001cb4:	800308c0 	call	800308c <__muldf3>
 8001cb8:	02032a34 	movhi	r8,3240
 8001cbc:	421b0e44 	addi	r8,r8,27705
 8001cc0:	026f8834 	movhi	r9,48672
 8001cc4:	4a571844 	addi	r9,r9,23649
 8001cc8:	480f883a 	mov	r7,r9
 8001ccc:	400d883a 	mov	r6,r8
 8001cd0:	9009883a 	mov	r4,r18
 8001cd4:	880b883a 	mov	r5,r17
 8001cd8:	1021883a 	mov	r16,r2
 8001cdc:	1823883a 	mov	r17,r3
 8001ce0:	800308c0 	call	800308c <__muldf3>
 8001ce4:	180f883a 	mov	r7,r3
 8001ce8:	880b883a 	mov	r5,r17
 8001cec:	8009883a 	mov	r4,r16
 8001cf0:	100d883a 	mov	r6,r2
 8001cf4:	80030180 	call	8003018 <__adddf3>
 8001cf8:	100d883a 	mov	r6,r2
 8001cfc:	b009883a 	mov	r4,r22
 8001d00:	b80b883a 	mov	r5,r23
 8001d04:	180f883a 	mov	r7,r3
 8001d08:	1021883a 	mov	r16,r2
 8001d0c:	1823883a 	mov	r17,r3
 8001d10:	80030180 	call	8003018 <__adddf3>
 8001d14:	1009883a 	mov	r4,r2
 8001d18:	180b883a 	mov	r5,r3
 8001d1c:	b00d883a 	mov	r6,r22
 8001d20:	b80f883a 	mov	r7,r23
 8001d24:	d8803915 	stw	r2,228(sp)
 8001d28:	d8c03a15 	stw	r3,232(sp)
 8001d2c:	d8801115 	stw	r2,68(sp)
 8001d30:	d8c01215 	stw	r3,72(sp)
 8001d34:	8002f980 	call	8002f98 <__subdf3>
 8001d38:	180f883a 	mov	r7,r3
 8001d3c:	8009883a 	mov	r4,r16
 8001d40:	880b883a 	mov	r5,r17
 8001d44:	100d883a 	mov	r6,r2
 8001d48:	8002f980 	call	8002f98 <__subdf3>
 8001d4c:	d9001117 	ldw	r4,68(sp)
 8001d50:	d9403a17 	ldw	r5,232(sp)
 8001d54:	1029883a 	mov	r20,r2
 8001d58:	200d883a 	mov	r6,r4
 8001d5c:	280f883a 	mov	r7,r5
 8001d60:	182b883a 	mov	r21,r3
 8001d64:	800308c0 	call	800308c <__muldf3>
 8001d68:	1021883a 	mov	r16,r2
 8001d6c:	1823883a 	mov	r17,r3
 8001d70:	009caff4 	movhi	r2,29375
 8001d74:	10a93404 	addi	r2,r2,-23344
 8001d78:	00cf99b4 	movhi	r3,15974
 8001d7c:	18cdda44 	addi	r3,r3,14185
 8001d80:	8009883a 	mov	r4,r16
 8001d84:	880b883a 	mov	r5,r17
 8001d88:	180f883a 	mov	r7,r3
 8001d8c:	100d883a 	mov	r6,r2
 8001d90:	800308c0 	call	800308c <__muldf3>
 8001d94:	023174b4 	movhi	r8,50642
 8001d98:	421afc44 	addi	r8,r8,27633
 8001d9c:	024faf34 	movhi	r9,16060
 8001da0:	4a6f5044 	addi	r9,r9,-17087
 8001da4:	480f883a 	mov	r7,r9
 8001da8:	400d883a 	mov	r6,r8
 8001dac:	180b883a 	mov	r5,r3
 8001db0:	1009883a 	mov	r4,r2
 8001db4:	8002f980 	call	8002f98 <__subdf3>
 8001db8:	180f883a 	mov	r7,r3
 8001dbc:	8009883a 	mov	r4,r16
 8001dc0:	880b883a 	mov	r5,r17
 8001dc4:	100d883a 	mov	r6,r2
 8001dc8:	800308c0 	call	800308c <__muldf3>
 8001dcc:	022bc9b4 	movhi	r8,44838
 8001dd0:	42378b04 	addi	r8,r8,-8660
 8001dd4:	024fc474 	movhi	r9,16145
 8001dd8:	4a559a84 	addi	r9,r9,22122
 8001ddc:	480f883a 	mov	r7,r9
 8001de0:	400d883a 	mov	r6,r8
 8001de4:	180b883a 	mov	r5,r3
 8001de8:	1009883a 	mov	r4,r2
 8001dec:	80030180 	call	8003018 <__adddf3>
 8001df0:	180f883a 	mov	r7,r3
 8001df4:	8009883a 	mov	r4,r16
 8001df8:	880b883a 	mov	r5,r17
 8001dfc:	100d883a 	mov	r6,r2
 8001e00:	800308c0 	call	800308c <__muldf3>
 8001e04:	0205aff4 	movhi	r8,5823
 8001e08:	422f64c4 	addi	r8,r8,-17005
 8001e0c:	024fd9f4 	movhi	r9,16231
 8001e10:	4a705b04 	addi	r9,r9,-16020
 8001e14:	480f883a 	mov	r7,r9
 8001e18:	400d883a 	mov	r6,r8
 8001e1c:	180b883a 	mov	r5,r3
 8001e20:	1009883a 	mov	r4,r2
 8001e24:	8002f980 	call	8002f98 <__subdf3>
 8001e28:	180f883a 	mov	r7,r3
 8001e2c:	8009883a 	mov	r4,r16
 8001e30:	880b883a 	mov	r5,r17
 8001e34:	100d883a 	mov	r6,r2
 8001e38:	800308c0 	call	800308c <__muldf3>
 8001e3c:	02155574 	movhi	r8,21845
 8001e40:	42154f84 	addi	r8,r8,21822
 8001e44:	024ff174 	movhi	r9,16325
 8001e48:	4a555544 	addi	r9,r9,21845
 8001e4c:	480f883a 	mov	r7,r9
 8001e50:	400d883a 	mov	r6,r8
 8001e54:	180b883a 	mov	r5,r3
 8001e58:	1009883a 	mov	r4,r2
 8001e5c:	80030180 	call	8003018 <__adddf3>
 8001e60:	180f883a 	mov	r7,r3
 8001e64:	8009883a 	mov	r4,r16
 8001e68:	880b883a 	mov	r5,r17
 8001e6c:	100d883a 	mov	r6,r2
 8001e70:	800308c0 	call	800308c <__muldf3>
 8001e74:	d9001117 	ldw	r4,68(sp)
 8001e78:	d9403a17 	ldw	r5,232(sp)
 8001e7c:	180f883a 	mov	r7,r3
 8001e80:	100d883a 	mov	r6,r2
 8001e84:	8002f980 	call	8002f98 <__subdf3>
 8001e88:	d9001117 	ldw	r4,68(sp)
 8001e8c:	d9403a17 	ldw	r5,232(sp)
 8001e90:	100d883a 	mov	r6,r2
 8001e94:	180f883a 	mov	r7,r3
 8001e98:	1021883a 	mov	r16,r2
 8001e9c:	1823883a 	mov	r17,r3
 8001ea0:	800308c0 	call	800308c <__muldf3>
 8001ea4:	0011883a 	mov	r8,zero
 8001ea8:	02500034 	movhi	r9,16384
 8001eac:	480f883a 	mov	r7,r9
 8001eb0:	400d883a 	mov	r6,r8
 8001eb4:	8009883a 	mov	r4,r16
 8001eb8:	880b883a 	mov	r5,r17
 8001ebc:	1021883a 	mov	r16,r2
 8001ec0:	1823883a 	mov	r17,r3
 8001ec4:	8002f980 	call	8002f98 <__subdf3>
 8001ec8:	180f883a 	mov	r7,r3
 8001ecc:	880b883a 	mov	r5,r17
 8001ed0:	8009883a 	mov	r4,r16
 8001ed4:	100d883a 	mov	r6,r2
 8001ed8:	80034500 	call	8003450 <__divdf3>
 8001edc:	d9001117 	ldw	r4,68(sp)
 8001ee0:	d9403a17 	ldw	r5,232(sp)
 8001ee4:	a00d883a 	mov	r6,r20
 8001ee8:	a80f883a 	mov	r7,r21
 8001eec:	1025883a 	mov	r18,r2
 8001ef0:	1827883a 	mov	r19,r3
 8001ef4:	800308c0 	call	800308c <__muldf3>
 8001ef8:	180f883a 	mov	r7,r3
 8001efc:	a009883a 	mov	r4,r20
 8001f00:	a80b883a 	mov	r5,r21
 8001f04:	100d883a 	mov	r6,r2
 8001f08:	80030180 	call	8003018 <__adddf3>
 8001f0c:	180f883a 	mov	r7,r3
 8001f10:	980b883a 	mov	r5,r19
 8001f14:	9009883a 	mov	r4,r18
 8001f18:	100d883a 	mov	r6,r2
 8001f1c:	8002f980 	call	8002f98 <__subdf3>
 8001f20:	d9801117 	ldw	r6,68(sp)
 8001f24:	d9c03a17 	ldw	r7,232(sp)
 8001f28:	180b883a 	mov	r5,r3
 8001f2c:	1009883a 	mov	r4,r2
 8001f30:	8002f980 	call	8002f98 <__subdf3>
 8001f34:	0011883a 	mov	r8,zero
 8001f38:	024ffc34 	movhi	r9,16368
 8001f3c:	480b883a 	mov	r5,r9
 8001f40:	180f883a 	mov	r7,r3
 8001f44:	4009883a 	mov	r4,r8
 8001f48:	100d883a 	mov	r6,r2
 8001f4c:	8002f980 	call	8002f98 <__subdf3>
 8001f50:	100b883a 	mov	r5,r2
 8001f54:	d8801317 	ldw	r2,76(sp)
 8001f58:	10d5883a 	add	r10,r2,r3
 8001f5c:	5005d53a 	srai	r2,r10,20
 8001f60:	0080720e 	bge	zero,r2,800212c <__ieee754_pow+0x12d4>
 8001f64:	2811883a 	mov	r8,r5
 8001f68:	5013883a 	mov	r9,r10
 8001f6c:	d9c01a17 	ldw	r7,104(sp)
 8001f70:	d9801917 	ldw	r6,100(sp)
 8001f74:	480b883a 	mov	r5,r9
 8001f78:	4009883a 	mov	r4,r8
 8001f7c:	003e8206 	br	8001988 <__ieee754_pow+0xb30>
 8001f80:	0009883a 	mov	r4,zero
 8001f84:	800b883a 	mov	r5,r16
 8001f88:	a80f883a 	mov	r7,r21
 8001f8c:	a00d883a 	mov	r6,r20
 8001f90:	003c2b06 	br	8001040 <__ieee754_pow+0x1e8>
 8001f94:	d9001d17 	ldw	r4,116(sp)
 8001f98:	00994b34 	movhi	r2,25900
 8001f9c:	10a0bf84 	addi	r2,r2,-32002
 8001fa0:	00cf25f4 	movhi	r3,15511
 8001fa4:	18c551c4 	addi	r3,r3,5447
 8001fa8:	a80b883a 	mov	r5,r21
 8001fac:	180f883a 	mov	r7,r3
 8001fb0:	100d883a 	mov	r6,r2
 8001fb4:	80030180 	call	8003018 <__adddf3>
 8001fb8:	d9801f17 	ldw	r6,124(sp)
 8001fbc:	880b883a 	mov	r5,r17
 8001fc0:	8009883a 	mov	r4,r16
 8001fc4:	980f883a 	mov	r7,r19
 8001fc8:	1021883a 	mov	r16,r2
 8001fcc:	1823883a 	mov	r17,r3
 8001fd0:	8002f980 	call	8002f98 <__subdf3>
 8001fd4:	180f883a 	mov	r7,r3
 8001fd8:	880b883a 	mov	r5,r17
 8001fdc:	8009883a 	mov	r4,r16
 8001fe0:	100d883a 	mov	r6,r2
 8001fe4:	80037b80 	call	80037b8 <__gtdf2>
 8001fe8:	00bf0c0e 	bge	zero,r2,8001c1c <__ieee754_pow+0xdc4>
 8001fec:	04220034 	movhi	r16,34816
 8001ff0:	841d6704 	addi	r16,r16,30108
 8001ff4:	045f8e34 	movhi	r17,32312
 8001ff8:	8c790f04 	addi	r17,r17,-7108
 8001ffc:	d9401a17 	ldw	r5,104(sp)
 8002000:	d9001917 	ldw	r4,100(sp)
 8002004:	800d883a 	mov	r6,r16
 8002008:	880f883a 	mov	r7,r17
 800200c:	800308c0 	call	800308c <__muldf3>
 8002010:	180b883a 	mov	r5,r3
 8002014:	800d883a 	mov	r6,r16
 8002018:	880f883a 	mov	r7,r17
 800201c:	1009883a 	mov	r4,r2
 8002020:	003e5906 	br	8001988 <__ieee754_pow+0xb30>
 8002024:	e005d53a 	srai	r2,fp,20
 8002028:	01800434 	movhi	r6,16
 800202c:	d9401817 	ldw	r5,96(sp)
 8002030:	10bf0084 	addi	r2,r2,-1022
 8002034:	308dd83a 	sra	r6,r6,r2
 8002038:	02000434 	movhi	r8,16
 800203c:	423fffc4 	addi	r8,r8,-1
 8002040:	0005883a 	mov	r2,zero
 8002044:	298d883a 	add	r6,r5,r6
 8002048:	318b883a 	add	r5,r6,r6
 800204c:	320e703a 	and	r7,r6,r8
 8002050:	1013883a 	mov	r9,r2
 8002054:	280ad57a 	srli	r5,r5,21
 8002058:	d8801817 	ldw	r2,96(sp)
 800205c:	01000504 	movi	r4,20
 8002060:	297f0044 	addi	r5,r5,-1023
 8002064:	4151d83a 	sra	r8,r8,r5
 8002068:	39c00434 	orhi	r7,r7,16
 800206c:	2149c83a 	sub	r4,r4,r5
 8002070:	0210303a 	nor	r8,zero,r8
 8002074:	3939d83a 	sra	fp,r7,r4
 8002078:	320e703a 	and	r7,r6,r8
 800207c:	10002916 	blt	r2,zero,8002124 <__ieee754_pow+0x12cc>
 8002080:	d9402017 	ldw	r5,128(sp)
 8002084:	d9001f17 	ldw	r4,124(sp)
 8002088:	480d883a 	mov	r6,r9
 800208c:	8002f980 	call	8002f98 <__subdf3>
 8002090:	180b883a 	mov	r5,r3
 8002094:	d9402015 	stw	r5,128(sp)
 8002098:	280f883a 	mov	r7,r5
 800209c:	d9001d17 	ldw	r4,116(sp)
 80020a0:	d9401e17 	ldw	r5,120(sp)
 80020a4:	1007883a 	mov	r3,r2
 80020a8:	180d883a 	mov	r6,r3
 80020ac:	d8801f15 	stw	r2,124(sp)
 80020b0:	80030180 	call	8003018 <__adddf3>
 80020b4:	180b883a 	mov	r5,r3
 80020b8:	e006953a 	slli	r3,fp,20
 80020bc:	282f883a 	mov	r23,r5
 80020c0:	d8c01315 	stw	r3,76(sp)
 80020c4:	003edd06 	br	8001c3c <__ieee754_pow+0xde4>
 80020c8:	383bc81e 	bne	r7,zero,8000fec <__ieee754_pow+0x194>
 80020cc:	28c5c83a 	sub	r2,r5,r3
 80020d0:	8087d83a 	sra	r3,r16,r2
 80020d4:	1884983a 	sll	r2,r3,r2
 80020d8:	80801b26 	beq	r16,r2,8002148 <__ieee754_pow+0x12f0>
 80020dc:	0039883a 	mov	fp,zero
 80020e0:	003b9d06 	br	8000f58 <__ieee754_pow+0x100>
 80020e4:	d9801f17 	ldw	r6,124(sp)
 80020e8:	8009883a 	mov	r4,r16
 80020ec:	880b883a 	mov	r5,r17
 80020f0:	980f883a 	mov	r7,r19
 80020f4:	8002f980 	call	8002f98 <__subdf3>
 80020f8:	d9001d17 	ldw	r4,116(sp)
 80020fc:	a80b883a 	mov	r5,r21
 8002100:	180f883a 	mov	r7,r3
 8002104:	100d883a 	mov	r6,r2
 8002108:	80038c80 	call	80038c8 <__ledf2>
 800210c:	00bfc516 	blt	zero,r2,8002024 <__ieee754_pow+0x11cc>
 8002110:	0430be74 	movhi	r16,49913
 8002114:	843cd644 	addi	r16,r16,-3239
 8002118:	04406974 	movhi	r17,421
 800211c:	8c5b87c4 	addi	r17,r17,28191
 8002120:	003fb606 	br	8001ffc <__ieee754_pow+0x11a4>
 8002124:	0739c83a 	sub	fp,zero,fp
 8002128:	003fd506 	br	8002080 <__ieee754_pow+0x1228>
 800212c:	2809883a 	mov	r4,r5
 8002130:	e00d883a 	mov	r6,fp
 8002134:	180b883a 	mov	r5,r3
 8002138:	80026ac0 	call	80026ac <scalbn>
 800213c:	1011883a 	mov	r8,r2
 8002140:	1813883a 	mov	r9,r3
 8002144:	003f8906 	br	8001f6c <__ieee754_pow+0x1114>
 8002148:	18c0004c 	andi	r3,r3,1
 800214c:	00800084 	movi	r2,2
 8002150:	10f9c83a 	sub	fp,r2,r3
 8002154:	003b8006 	br	8000f58 <__ieee754_pow+0x100>

08002158 <__ieee754_sqrt>:
 8002158:	defffd04 	addi	sp,sp,-12
 800215c:	dc000015 	stw	r16,0(sp)
 8002160:	009ffc34 	movhi	r2,32752
 8002164:	2021883a 	mov	r16,r4
 8002168:	291ffc2c 	andhi	r4,r5,32752
 800216c:	dc400115 	stw	r17,4(sp)
 8002170:	dfc00215 	stw	ra,8(sp)
 8002174:	2823883a 	mov	r17,r5
 8002178:	280f883a 	mov	r7,r5
 800217c:	2807883a 	mov	r3,r5
 8002180:	8011883a 	mov	r8,r16
 8002184:	20807d26 	beq	r4,r2,800237c <__ieee754_sqrt+0x224>
 8002188:	01408d0e 	bge	zero,r5,80023c0 <__ieee754_sqrt+0x268>
 800218c:	380dd53a 	srai	r6,r7,20
 8002190:	3000131e 	bne	r6,zero,80021e0 <__ieee754_sqrt+0x88>
 8002194:	1800041e 	bne	r3,zero,80021a8 <__ieee754_sqrt+0x50>
 8002198:	400ed2fa 	srli	r7,r8,11
 800219c:	31bffac4 	addi	r6,r6,-21
 80021a0:	4010957a 	slli	r8,r8,21
 80021a4:	383ffc26 	beq	r7,zero,8002198 <__ieee754_sqrt+0x40>
 80021a8:	3880042c 	andhi	r2,r7,16
 80021ac:	1000991e 	bne	r2,zero,8002414 <__ieee754_sqrt+0x2bc>
 80021b0:	0009883a 	mov	r4,zero
 80021b4:	39cf883a 	add	r7,r7,r7
 80021b8:	3880042c 	andhi	r2,r7,16
 80021bc:	21000044 	addi	r4,r4,1
 80021c0:	103ffc26 	beq	r2,zero,80021b4 <__ieee754_sqrt+0x5c>
 80021c4:	00800804 	movi	r2,32
 80021c8:	1105c83a 	sub	r2,r2,r4
 80021cc:	4086d83a 	srl	r3,r8,r2
 80021d0:	4110983a 	sll	r8,r8,r4
 80021d4:	3105c83a 	sub	r2,r6,r4
 80021d8:	38ceb03a 	or	r7,r7,r3
 80021dc:	11800044 	addi	r6,r2,1
 80021e0:	31bf0044 	addi	r6,r6,-1023
 80021e4:	30c0004c 	andi	r3,r6,1
 80021e8:	00800434 	movhi	r2,16
 80021ec:	10bfffc4 	addi	r2,r2,-1
 80021f0:	3884703a 	and	r2,r7,r2
 80021f4:	1807003a 	cmpeq	r3,r3,zero
 80021f8:	11000434 	orhi	r4,r2,16
 80021fc:	18005426 	beq	r3,zero,8002350 <__ieee754_sqrt+0x1f8>
 8002200:	4004d7fa 	srli	r2,r8,31
 8002204:	4207883a 	add	r3,r8,r8
 8002208:	02800834 	movhi	r10,32
 800220c:	1105883a 	add	r2,r2,r4
 8002210:	2089883a 	add	r4,r4,r2
 8002214:	0011883a 	mov	r8,zero
 8002218:	000b883a 	mov	r5,zero
 800221c:	0013883a 	mov	r9,zero
 8002220:	02c00584 	movi	r11,22
 8002224:	520f883a 	add	r7,r10,r8
 8002228:	1804d7fa 	srli	r2,r3,31
 800222c:	4a400044 	addi	r9,r9,1
 8002230:	18c7883a 	add	r3,r3,r3
 8002234:	21c00316 	blt	r4,r7,8002244 <__ieee754_sqrt+0xec>
 8002238:	21c9c83a 	sub	r4,r4,r7
 800223c:	2a8b883a 	add	r5,r5,r10
 8002240:	51d1883a 	add	r8,r10,r7
 8002244:	1105883a 	add	r2,r2,r4
 8002248:	5014d07a 	srli	r10,r10,1
 800224c:	2089883a 	add	r4,r4,r2
 8002250:	4afff41e 	bne	r9,r11,8002224 <__ieee754_sqrt+0xcc>
 8002254:	02600034 	movhi	r9,32768
 8002258:	0017883a 	mov	r11,zero
 800225c:	0019883a 	mov	r12,zero
 8002260:	0015883a 	mov	r10,zero
 8002264:	4821883a 	mov	r16,r9
 8002268:	03c00804 	movi	r15,32
 800226c:	00000806 	br	8002290 <__ieee754_sqrt+0x138>
 8002270:	22003426 	beq	r4,r8,8002344 <__ieee754_sqrt+0x1ec>
 8002274:	1804d7fa 	srli	r2,r3,31
 8002278:	52800044 	addi	r10,r10,1
 800227c:	18c7883a 	add	r3,r3,r3
 8002280:	1105883a 	add	r2,r2,r4
 8002284:	2089883a 	add	r4,r4,r2
 8002288:	4812d07a 	srli	r9,r9,1
 800228c:	53c01326 	beq	r10,r15,80022dc <__ieee754_sqrt+0x184>
 8002290:	4acf883a 	add	r7,r9,r11
 8002294:	413ff60e 	bge	r8,r4,8002270 <__ieee754_sqrt+0x118>
 8002298:	38a0002c 	andhi	r2,r7,32768
 800229c:	3a57883a 	add	r11,r7,r9
 80022a0:	14002426 	beq	r2,r16,8002334 <__ieee754_sqrt+0x1dc>
 80022a4:	4005883a 	mov	r2,r8
 80022a8:	2209c83a 	sub	r4,r4,r8
 80022ac:	19c0012e 	bgeu	r3,r7,80022b4 <__ieee754_sqrt+0x15c>
 80022b0:	213fffc4 	addi	r4,r4,-1
 80022b4:	19c7c83a 	sub	r3,r3,r7
 80022b8:	1011883a 	mov	r8,r2
 80022bc:	1804d7fa 	srli	r2,r3,31
 80022c0:	52800044 	addi	r10,r10,1
 80022c4:	6259883a 	add	r12,r12,r9
 80022c8:	1105883a 	add	r2,r2,r4
 80022cc:	18c7883a 	add	r3,r3,r3
 80022d0:	2089883a 	add	r4,r4,r2
 80022d4:	4812d07a 	srli	r9,r9,1
 80022d8:	53ffed1e 	bne	r10,r15,8002290 <__ieee754_sqrt+0x138>
 80022dc:	20c4b03a 	or	r2,r4,r3
 80022e0:	1000201e 	bne	r2,zero,8002364 <__ieee754_sqrt+0x20c>
 80022e4:	600ed07a 	srli	r7,r12,1
 80022e8:	2880004c 	andi	r2,r5,1
 80022ec:	1005003a 	cmpeq	r2,r2,zero
 80022f0:	1000011e 	bne	r2,zero,80022f8 <__ieee754_sqrt+0x1a0>
 80022f4:	39e00034 	orhi	r7,r7,32768
 80022f8:	300dd07a 	srai	r6,r6,1
 80022fc:	280bd07a 	srai	r5,r5,1
 8002300:	010ff834 	movhi	r4,16352
 8002304:	300c953a 	slli	r6,r6,20
 8002308:	290b883a 	add	r5,r5,r4
 800230c:	3821883a 	mov	r16,r7
 8002310:	299d883a 	add	r14,r5,r6
 8002314:	7023883a 	mov	r17,r14
 8002318:	8005883a 	mov	r2,r16
 800231c:	8807883a 	mov	r3,r17
 8002320:	dfc00217 	ldw	ra,8(sp)
 8002324:	dc400117 	ldw	r17,4(sp)
 8002328:	dc000017 	ldw	r16,0(sp)
 800232c:	dec00304 	addi	sp,sp,12
 8002330:	f800283a 	ret
 8002334:	5884703a 	and	r2,r11,r2
 8002338:	103fda1e 	bne	r2,zero,80022a4 <__ieee754_sqrt+0x14c>
 800233c:	40800044 	addi	r2,r8,1
 8002340:	003fd906 	br	80022a8 <__ieee754_sqrt+0x150>
 8002344:	19ffd42e 	bgeu	r3,r7,8002298 <__ieee754_sqrt+0x140>
 8002348:	2011883a 	mov	r8,r4
 800234c:	003fc906 	br	8002274 <__ieee754_sqrt+0x11c>
 8002350:	4004d7fa 	srli	r2,r8,31
 8002354:	4211883a 	add	r8,r8,r8
 8002358:	1105883a 	add	r2,r2,r4
 800235c:	2089883a 	add	r4,r4,r2
 8002360:	003fa706 	br	8002200 <__ieee754_sqrt+0xa8>
 8002364:	00bfffc4 	movi	r2,-1
 8002368:	60802726 	beq	r12,r2,8002408 <__ieee754_sqrt+0x2b0>
 800236c:	6080004c 	andi	r2,r12,1
 8002370:	6085883a 	add	r2,r12,r2
 8002374:	100ed07a 	srli	r7,r2,1
 8002378:	003fdb06 	br	80022e8 <__ieee754_sqrt+0x190>
 800237c:	8009883a 	mov	r4,r16
 8002380:	800d883a 	mov	r6,r16
 8002384:	800308c0 	call	800308c <__muldf3>
 8002388:	180f883a 	mov	r7,r3
 800238c:	880b883a 	mov	r5,r17
 8002390:	8009883a 	mov	r4,r16
 8002394:	100d883a 	mov	r6,r2
 8002398:	80030180 	call	8003018 <__adddf3>
 800239c:	1021883a 	mov	r16,r2
 80023a0:	1823883a 	mov	r17,r3
 80023a4:	8005883a 	mov	r2,r16
 80023a8:	8807883a 	mov	r3,r17
 80023ac:	dfc00217 	ldw	ra,8(sp)
 80023b0:	dc400117 	ldw	r17,4(sp)
 80023b4:	dc000017 	ldw	r16,0(sp)
 80023b8:	dec00304 	addi	sp,sp,12
 80023bc:	f800283a 	ret
 80023c0:	00a00034 	movhi	r2,32768
 80023c4:	10bfffc4 	addi	r2,r2,-1
 80023c8:	2884703a 	and	r2,r5,r2
 80023cc:	8084b03a 	or	r2,r16,r2
 80023d0:	103fd126 	beq	r2,zero,8002318 <__ieee754_sqrt+0x1c0>
 80023d4:	283f6d26 	beq	r5,zero,800218c <__ieee754_sqrt+0x34>
 80023d8:	280f883a 	mov	r7,r5
 80023dc:	8009883a 	mov	r4,r16
 80023e0:	800d883a 	mov	r6,r16
 80023e4:	8002f980 	call	8002f98 <__subdf3>
 80023e8:	1009883a 	mov	r4,r2
 80023ec:	180b883a 	mov	r5,r3
 80023f0:	100d883a 	mov	r6,r2
 80023f4:	180f883a 	mov	r7,r3
 80023f8:	80034500 	call	8003450 <__divdf3>
 80023fc:	1021883a 	mov	r16,r2
 8002400:	1823883a 	mov	r17,r3
 8002404:	003fc406 	br	8002318 <__ieee754_sqrt+0x1c0>
 8002408:	29400044 	addi	r5,r5,1
 800240c:	000f883a 	mov	r7,zero
 8002410:	003fb506 	br	80022e8 <__ieee754_sqrt+0x190>
 8002414:	0009883a 	mov	r4,zero
 8002418:	00800804 	movi	r2,32
 800241c:	003f6b06 	br	80021cc <__ieee754_sqrt+0x74>

08002420 <fabs>:
 8002420:	01e00034 	movhi	r7,32768
 8002424:	39ffffc4 	addi	r7,r7,-1
 8002428:	394e703a 	and	r7,r7,r5
 800242c:	2005883a 	mov	r2,r4
 8002430:	3807883a 	mov	r3,r7
 8002434:	f800283a 	ret

08002438 <finite>:
 8002438:	00a00034 	movhi	r2,32768
 800243c:	10bfffc4 	addi	r2,r2,-1
 8002440:	2884703a 	and	r2,r5,r2
 8002444:	01600434 	movhi	r5,32784
 8002448:	1145883a 	add	r2,r2,r5
 800244c:	1004d7fa 	srli	r2,r2,31
 8002450:	f800283a 	ret

08002454 <__isnand>:
 8002454:	200d883a 	mov	r6,r4
 8002458:	0109c83a 	sub	r4,zero,r4
 800245c:	2188b03a 	or	r4,r4,r6
 8002460:	2008d7fa 	srli	r4,r4,31
 8002464:	00a00034 	movhi	r2,32768
 8002468:	10bfffc4 	addi	r2,r2,-1
 800246c:	1144703a 	and	r2,r2,r5
 8002470:	2088b03a 	or	r4,r4,r2
 8002474:	009ffc34 	movhi	r2,32752
 8002478:	1105c83a 	sub	r2,r2,r4
 800247c:	1004d7fa 	srli	r2,r2,31
 8002480:	f800283a 	ret

08002484 <matherr>:
 8002484:	0005883a 	mov	r2,zero
 8002488:	f800283a 	ret

0800248c <nan>:
 800248c:	015ffe34 	movhi	r5,32760
 8002490:	0005883a 	mov	r2,zero
 8002494:	2807883a 	mov	r3,r5
 8002498:	f800283a 	ret

0800249c <rint>:
 800249c:	2015883a 	mov	r10,r4
 80024a0:	2809d53a 	srai	r4,r5,20
 80024a4:	defff904 	addi	sp,sp,-28
 80024a8:	034004c4 	movi	r13,19
 80024ac:	2101ffcc 	andi	r4,r4,2047
 80024b0:	227f0044 	addi	r9,r4,-1023
 80024b4:	dc800415 	stw	r18,16(sp)
 80024b8:	dfc00615 	stw	ra,24(sp)
 80024bc:	dcc00515 	stw	r19,20(sp)
 80024c0:	dc400315 	stw	r17,12(sp)
 80024c4:	dc000215 	stw	r16,8(sp)
 80024c8:	2817883a 	mov	r11,r5
 80024cc:	500d883a 	mov	r6,r10
 80024d0:	2824d7fa 	srli	r18,r5,31
 80024d4:	6a403016 	blt	r13,r9,8002598 <rint+0xfc>
 80024d8:	48004916 	blt	r9,zero,8002600 <rint+0x164>
 80024dc:	00800434 	movhi	r2,16
 80024e0:	10bfffc4 	addi	r2,r2,-1
 80024e4:	1247d83a 	sra	r3,r2,r9
 80024e8:	2809883a 	mov	r4,r5
 80024ec:	1944703a 	and	r2,r3,r5
 80024f0:	5084b03a 	or	r2,r10,r2
 80024f4:	10001f26 	beq	r2,zero,8002574 <rint+0xd8>
 80024f8:	180ad07a 	srli	r5,r3,1
 80024fc:	5944703a 	and	r2,r11,r5
 8002500:	5084b03a 	or	r2,r10,r2
 8002504:	10000626 	beq	r2,zero,8002520 <rint+0x84>
 8002508:	4b406626 	beq	r9,r13,80026a4 <rint+0x208>
 800250c:	00c000b4 	movhi	r3,2
 8002510:	1a47d83a 	sra	r3,r3,r9
 8002514:	0144303a 	nor	r2,zero,r5
 8002518:	5884703a 	and	r2,r11,r2
 800251c:	10c8b03a 	or	r4,r2,r3
 8002520:	900690fa 	slli	r3,r18,3
 8002524:	00820074 	movhi	r2,2049
 8002528:	10a23204 	addi	r2,r2,-30520
 800252c:	200f883a 	mov	r7,r4
 8002530:	1887883a 	add	r3,r3,r2
 8002534:	1c000017 	ldw	r16,0(r3)
 8002538:	1c400117 	ldw	r17,4(r3)
 800253c:	8009883a 	mov	r4,r16
 8002540:	880b883a 	mov	r5,r17
 8002544:	80030180 	call	8003018 <__adddf3>
 8002548:	d8800015 	stw	r2,0(sp)
 800254c:	d8c00115 	stw	r3,4(sp)
 8002550:	d8800017 	ldw	r2,0(sp)
 8002554:	d8c00117 	ldw	r3,4(sp)
 8002558:	880f883a 	mov	r7,r17
 800255c:	800d883a 	mov	r6,r16
 8002560:	180b883a 	mov	r5,r3
 8002564:	1009883a 	mov	r4,r2
 8002568:	8002f980 	call	8002f98 <__subdf3>
 800256c:	1015883a 	mov	r10,r2
 8002570:	1817883a 	mov	r11,r3
 8002574:	5005883a 	mov	r2,r10
 8002578:	5807883a 	mov	r3,r11
 800257c:	dfc00617 	ldw	ra,24(sp)
 8002580:	dcc00517 	ldw	r19,20(sp)
 8002584:	dc800417 	ldw	r18,16(sp)
 8002588:	dc400317 	ldw	r17,12(sp)
 800258c:	dc000217 	ldw	r16,8(sp)
 8002590:	dec00704 	addi	sp,sp,28
 8002594:	f800283a 	ret
 8002598:	00800cc4 	movi	r2,51
 800259c:	12400f16 	blt	r2,r9,80025dc <rint+0x140>
 80025a0:	213efb44 	addi	r4,r4,-1043
 80025a4:	00bfffc4 	movi	r2,-1
 80025a8:	1104d83a 	srl	r2,r2,r4
 80025ac:	5086703a 	and	r3,r10,r2
 80025b0:	183ff026 	beq	r3,zero,8002574 <rint+0xd8>
 80025b4:	100ad07a 	srli	r5,r2,1
 80025b8:	5144703a 	and	r2,r10,r5
 80025bc:	10000526 	beq	r2,zero,80025d4 <rint+0x138>
 80025c0:	00d00034 	movhi	r3,16384
 80025c4:	1907d83a 	sra	r3,r3,r4
 80025c8:	0144303a 	nor	r2,zero,r5
 80025cc:	5084703a 	and	r2,r10,r2
 80025d0:	10ccb03a 	or	r6,r2,r3
 80025d4:	5809883a 	mov	r4,r11
 80025d8:	003fd106 	br	8002520 <rint+0x84>
 80025dc:	00810004 	movi	r2,1024
 80025e0:	48bfe41e 	bne	r9,r2,8002574 <rint+0xd8>
 80025e4:	5009883a 	mov	r4,r10
 80025e8:	500d883a 	mov	r6,r10
 80025ec:	280f883a 	mov	r7,r5
 80025f0:	80030180 	call	8003018 <__adddf3>
 80025f4:	1015883a 	mov	r10,r2
 80025f8:	1817883a 	mov	r11,r3
 80025fc:	003fdd06 	br	8002574 <rint+0xd8>
 8002600:	04e00034 	movhi	r19,32768
 8002604:	9cffffc4 	addi	r19,r19,-1
 8002608:	2cc4703a 	and	r2,r5,r19
 800260c:	5084b03a 	or	r2,r10,r2
 8002610:	103fd826 	beq	r2,zero,8002574 <rint+0xd8>
 8002614:	00c00434 	movhi	r3,16
 8002618:	18ffffc4 	addi	r3,r3,-1
 800261c:	28c6703a 	and	r3,r5,r3
 8002620:	50c6b03a 	or	r3,r10,r3
 8002624:	00cdc83a 	sub	r6,zero,r3
 8002628:	900a90fa 	slli	r5,r18,3
 800262c:	1986b03a 	or	r3,r3,r6
 8002630:	01020074 	movhi	r4,2049
 8002634:	21223204 	addi	r4,r4,-30520
 8002638:	1806d33a 	srli	r3,r3,12
 800263c:	290b883a 	add	r5,r5,r4
 8002640:	2c000017 	ldw	r16,0(r5)
 8002644:	2c400117 	ldw	r17,4(r5)
 8002648:	593fffac 	andhi	r4,r11,65534
 800264c:	18c0022c 	andhi	r3,r3,8
 8002650:	1906b03a 	or	r3,r3,r4
 8002654:	500d883a 	mov	r6,r10
 8002658:	180f883a 	mov	r7,r3
 800265c:	8009883a 	mov	r4,r16
 8002660:	880b883a 	mov	r5,r17
 8002664:	80030180 	call	8003018 <__adddf3>
 8002668:	d8800015 	stw	r2,0(sp)
 800266c:	d8c00115 	stw	r3,4(sp)
 8002670:	d8800017 	ldw	r2,0(sp)
 8002674:	d8c00117 	ldw	r3,4(sp)
 8002678:	880f883a 	mov	r7,r17
 800267c:	800d883a 	mov	r6,r16
 8002680:	180b883a 	mov	r5,r3
 8002684:	1009883a 	mov	r4,r2
 8002688:	8002f980 	call	8002f98 <__subdf3>
 800268c:	901297fa 	slli	r9,r18,31
 8002690:	98d0703a 	and	r8,r19,r3
 8002694:	1015883a 	mov	r10,r2
 8002698:	4250b03a 	or	r8,r8,r9
 800269c:	4017883a 	mov	r11,r8
 80026a0:	003fb406 	br	8002574 <rint+0xd8>
 80026a4:	01900034 	movhi	r6,16384
 80026a8:	003f9d06 	br	8002520 <rint+0x84>

080026ac <scalbn>:
 80026ac:	2011883a 	mov	r8,r4
 80026b0:	291ffc2c 	andhi	r4,r5,32752
 80026b4:	2009d53a 	srai	r4,r4,20
 80026b8:	defffd04 	addi	sp,sp,-12
 80026bc:	dc000015 	stw	r16,0(sp)
 80026c0:	dfc00215 	stw	ra,8(sp)
 80026c4:	dc400115 	stw	r17,4(sp)
 80026c8:	2813883a 	mov	r9,r5
 80026cc:	2815883a 	mov	r10,r5
 80026d0:	3021883a 	mov	r16,r6
 80026d4:	2000281e 	bne	r4,zero,8002778 <scalbn+0xcc>
 80026d8:	00a00034 	movhi	r2,32768
 80026dc:	10bfffc4 	addi	r2,r2,-1
 80026e0:	2884703a 	and	r2,r5,r2
 80026e4:	4084b03a 	or	r2,r8,r2
 80026e8:	10001826 	beq	r2,zero,800274c <scalbn+0xa0>
 80026ec:	0005883a 	mov	r2,zero
 80026f0:	00d0d434 	movhi	r3,17232
 80026f4:	4009883a 	mov	r4,r8
 80026f8:	100d883a 	mov	r6,r2
 80026fc:	180f883a 	mov	r7,r3
 8002700:	800308c0 	call	800308c <__muldf3>
 8002704:	100b883a 	mov	r5,r2
 8002708:	1011883a 	mov	r8,r2
 800270c:	00bffff4 	movhi	r2,65535
 8002710:	108f2c04 	addi	r2,r2,15536
 8002714:	180d883a 	mov	r6,r3
 8002718:	1813883a 	mov	r9,r3
 800271c:	8080120e 	bge	r16,r2,8002768 <scalbn+0xbc>
 8002720:	00b0be74 	movhi	r2,49913
 8002724:	10bcd644 	addi	r2,r2,-3239
 8002728:	00c06974 	movhi	r3,421
 800272c:	18db87c4 	addi	r3,r3,28191
 8002730:	2809883a 	mov	r4,r5
 8002734:	180f883a 	mov	r7,r3
 8002738:	300b883a 	mov	r5,r6
 800273c:	100d883a 	mov	r6,r2
 8002740:	800308c0 	call	800308c <__muldf3>
 8002744:	1011883a 	mov	r8,r2
 8002748:	1813883a 	mov	r9,r3
 800274c:	4005883a 	mov	r2,r8
 8002750:	4807883a 	mov	r3,r9
 8002754:	dfc00217 	ldw	ra,8(sp)
 8002758:	dc400117 	ldw	r17,4(sp)
 800275c:	dc000017 	ldw	r16,0(sp)
 8002760:	dec00304 	addi	sp,sp,12
 8002764:	f800283a 	ret
 8002768:	189ffc2c 	andhi	r2,r3,32752
 800276c:	1005d53a 	srai	r2,r2,20
 8002770:	1815883a 	mov	r10,r3
 8002774:	113ff284 	addi	r4,r2,-54
 8002778:	0081ffc4 	movi	r2,2047
 800277c:	20801126 	beq	r4,r2,80027c4 <scalbn+0x118>
 8002780:	2409883a 	add	r4,r4,r16
 8002784:	0081ff84 	movi	r2,2046
 8002788:	11001c16 	blt	r2,r4,80027fc <scalbn+0x150>
 800278c:	0100290e 	bge	zero,r4,8002834 <scalbn+0x188>
 8002790:	200a953a 	slli	r5,r4,20
 8002794:	01200434 	movhi	r4,32784
 8002798:	213fffc4 	addi	r4,r4,-1
 800279c:	5108703a 	and	r4,r10,r4
 80027a0:	2148b03a 	or	r4,r4,r5
 80027a4:	2013883a 	mov	r9,r4
 80027a8:	4005883a 	mov	r2,r8
 80027ac:	4807883a 	mov	r3,r9
 80027b0:	dfc00217 	ldw	ra,8(sp)
 80027b4:	dc400117 	ldw	r17,4(sp)
 80027b8:	dc000017 	ldw	r16,0(sp)
 80027bc:	dec00304 	addi	sp,sp,12
 80027c0:	f800283a 	ret
 80027c4:	480f883a 	mov	r7,r9
 80027c8:	4009883a 	mov	r4,r8
 80027cc:	480b883a 	mov	r5,r9
 80027d0:	400d883a 	mov	r6,r8
 80027d4:	80030180 	call	8003018 <__adddf3>
 80027d8:	1011883a 	mov	r8,r2
 80027dc:	1813883a 	mov	r9,r3
 80027e0:	4005883a 	mov	r2,r8
 80027e4:	4807883a 	mov	r3,r9
 80027e8:	dfc00217 	ldw	ra,8(sp)
 80027ec:	dc400117 	ldw	r17,4(sp)
 80027f0:	dc000017 	ldw	r16,0(sp)
 80027f4:	dec00304 	addi	sp,sp,12
 80027f8:	f800283a 	ret
 80027fc:	04220034 	movhi	r16,34816
 8002800:	841d6704 	addi	r16,r16,30108
 8002804:	045f8e34 	movhi	r17,32312
 8002808:	8c790f04 	addi	r17,r17,-7108
 800280c:	480f883a 	mov	r7,r9
 8002810:	400d883a 	mov	r6,r8
 8002814:	8009883a 	mov	r4,r16
 8002818:	880b883a 	mov	r5,r17
 800281c:	800288c0 	call	800288c <copysign>
 8002820:	180b883a 	mov	r5,r3
 8002824:	800d883a 	mov	r6,r16
 8002828:	880f883a 	mov	r7,r17
 800282c:	1009883a 	mov	r4,r2
 8002830:	003fc306 	br	8002740 <scalbn+0x94>
 8002834:	00bff284 	movi	r2,-54
 8002838:	11000716 	blt	r2,r4,8002858 <scalbn+0x1ac>
 800283c:	00b0d414 	movui	r2,50000
 8002840:	143fee16 	blt	r2,r16,80027fc <scalbn+0x150>
 8002844:	0430be74 	movhi	r16,49913
 8002848:	843cd644 	addi	r16,r16,-3239
 800284c:	04406974 	movhi	r17,421
 8002850:	8c5b87c4 	addi	r17,r17,28191
 8002854:	003fed06 	br	800280c <scalbn+0x160>
 8002858:	21000d84 	addi	r4,r4,54
 800285c:	2008953a 	slli	r4,r4,20
 8002860:	01e00434 	movhi	r7,32784
 8002864:	39ffffc4 	addi	r7,r7,-1
 8002868:	51ce703a 	and	r7,r10,r7
 800286c:	390eb03a 	or	r7,r7,r4
 8002870:	024f2434 	movhi	r9,15504
 8002874:	4009883a 	mov	r4,r8
 8002878:	0011883a 	mov	r8,zero
 800287c:	380b883a 	mov	r5,r7
 8002880:	400d883a 	mov	r6,r8
 8002884:	480f883a 	mov	r7,r9
 8002888:	003fad06 	br	8002740 <scalbn+0x94>

0800288c <copysign>:
 800288c:	3813883a 	mov	r9,r7
 8002890:	01e00034 	movhi	r7,32768
 8002894:	39ffffc4 	addi	r7,r7,-1
 8002898:	394e703a 	and	r7,r7,r5
 800289c:	4aa0002c 	andhi	r10,r9,32768
 80028a0:	3a8eb03a 	or	r7,r7,r10
 80028a4:	2005883a 	mov	r2,r4
 80028a8:	3807883a 	mov	r3,r7
 80028ac:	f800283a 	ret

080028b0 <__divsf3>:
 80028b0:	defff304 	addi	sp,sp,-52
 80028b4:	dc400b15 	stw	r17,44(sp)
 80028b8:	dc400204 	addi	r17,sp,8
 80028bc:	dc000a15 	stw	r16,40(sp)
 80028c0:	d9000015 	stw	r4,0(sp)
 80028c4:	d9400115 	stw	r5,4(sp)
 80028c8:	d809883a 	mov	r4,sp
 80028cc:	880b883a 	mov	r5,r17
 80028d0:	dc000604 	addi	r16,sp,24
 80028d4:	dfc00c15 	stw	ra,48(sp)
 80028d8:	8003eb80 	call	8003eb8 <__unpack_f>
 80028dc:	d9000104 	addi	r4,sp,4
 80028e0:	800b883a 	mov	r5,r16
 80028e4:	8003eb80 	call	8003eb8 <__unpack_f>
 80028e8:	d9000217 	ldw	r4,8(sp)
 80028ec:	00800044 	movi	r2,1
 80028f0:	01800104 	movi	r6,4
 80028f4:	11000a2e 	bgeu	r2,r4,8002920 <__divsf3+0x70>
 80028f8:	d9400617 	ldw	r5,24(sp)
 80028fc:	1140432e 	bgeu	r2,r5,8002a0c <__divsf3+0x15c>
 8002900:	d8800317 	ldw	r2,12(sp)
 8002904:	d8c00717 	ldw	r3,28(sp)
 8002908:	10c4f03a 	xor	r2,r2,r3
 800290c:	d8800315 	stw	r2,12(sp)
 8002910:	21800226 	beq	r4,r6,800291c <__divsf3+0x6c>
 8002914:	00800084 	movi	r2,2
 8002918:	2080101e 	bne	r4,r2,800295c <__divsf3+0xac>
 800291c:	29000726 	beq	r5,r4,800293c <__divsf3+0x8c>
 8002920:	8809883a 	mov	r4,r17
 8002924:	8003d580 	call	8003d58 <__pack_f>
 8002928:	dfc00c17 	ldw	ra,48(sp)
 800292c:	dc400b17 	ldw	r17,44(sp)
 8002930:	dc000a17 	ldw	r16,40(sp)
 8002934:	dec00d04 	addi	sp,sp,52
 8002938:	f800283a 	ret
 800293c:	01020074 	movhi	r4,2049
 8002940:	21223604 	addi	r4,r4,-30504
 8002944:	8003d580 	call	8003d58 <__pack_f>
 8002948:	dfc00c17 	ldw	ra,48(sp)
 800294c:	dc400b17 	ldw	r17,44(sp)
 8002950:	dc000a17 	ldw	r16,40(sp)
 8002954:	dec00d04 	addi	sp,sp,52
 8002958:	f800283a 	ret
 800295c:	29802d26 	beq	r5,r6,8002a14 <__divsf3+0x164>
 8002960:	28801a26 	beq	r5,r2,80029cc <__divsf3+0x11c>
 8002964:	d8c00417 	ldw	r3,16(sp)
 8002968:	d8800817 	ldw	r2,32(sp)
 800296c:	d9000517 	ldw	r4,20(sp)
 8002970:	d9800917 	ldw	r6,36(sp)
 8002974:	1885c83a 	sub	r2,r3,r2
 8002978:	d8800415 	stw	r2,16(sp)
 800297c:	2180032e 	bgeu	r4,r6,800298c <__divsf3+0xdc>
 8002980:	10bfffc4 	addi	r2,r2,-1
 8002984:	d8800415 	stw	r2,16(sp)
 8002988:	2109883a 	add	r4,r4,r4
 800298c:	01500034 	movhi	r5,16384
 8002990:	0007883a 	mov	r3,zero
 8002994:	0005883a 	mov	r2,zero
 8002998:	01c007c4 	movi	r7,31
 800299c:	10800044 	addi	r2,r2,1
 80029a0:	21800236 	bltu	r4,r6,80029ac <__divsf3+0xfc>
 80029a4:	1946b03a 	or	r3,r3,r5
 80029a8:	2189c83a 	sub	r4,r4,r6
 80029ac:	280ad07a 	srli	r5,r5,1
 80029b0:	2109883a 	add	r4,r4,r4
 80029b4:	11fff91e 	bne	r2,r7,800299c <__divsf3+0xec>
 80029b8:	19401fcc 	andi	r5,r3,127
 80029bc:	00801004 	movi	r2,64
 80029c0:	28800a26 	beq	r5,r2,80029ec <__divsf3+0x13c>
 80029c4:	d8c00515 	stw	r3,20(sp)
 80029c8:	003fd506 	br	8002920 <__divsf3+0x70>
 80029cc:	8809883a 	mov	r4,r17
 80029d0:	d9800215 	stw	r6,8(sp)
 80029d4:	8003d580 	call	8003d58 <__pack_f>
 80029d8:	dfc00c17 	ldw	ra,48(sp)
 80029dc:	dc400b17 	ldw	r17,44(sp)
 80029e0:	dc000a17 	ldw	r16,40(sp)
 80029e4:	dec00d04 	addi	sp,sp,52
 80029e8:	f800283a 	ret
 80029ec:	1880200c 	andi	r2,r3,128
 80029f0:	103ff41e 	bne	r2,zero,80029c4 <__divsf3+0x114>
 80029f4:	203ff326 	beq	r4,zero,80029c4 <__divsf3+0x114>
 80029f8:	1947883a 	add	r3,r3,r5
 80029fc:	00bfe004 	movi	r2,-128
 8002a00:	1886703a 	and	r3,r3,r2
 8002a04:	d8c00515 	stw	r3,20(sp)
 8002a08:	003fc506 	br	8002920 <__divsf3+0x70>
 8002a0c:	8009883a 	mov	r4,r16
 8002a10:	003fc406 	br	8002924 <__divsf3+0x74>
 8002a14:	8809883a 	mov	r4,r17
 8002a18:	d8000515 	stw	zero,20(sp)
 8002a1c:	d8000415 	stw	zero,16(sp)
 8002a20:	003fc006 	br	8002924 <__divsf3+0x74>

08002a24 <__lesf2>:
 8002a24:	defff304 	addi	sp,sp,-52
 8002a28:	dc400b15 	stw	r17,44(sp)
 8002a2c:	dc400204 	addi	r17,sp,8
 8002a30:	dc000a15 	stw	r16,40(sp)
 8002a34:	d9000015 	stw	r4,0(sp)
 8002a38:	d9400115 	stw	r5,4(sp)
 8002a3c:	d809883a 	mov	r4,sp
 8002a40:	880b883a 	mov	r5,r17
 8002a44:	dc000604 	addi	r16,sp,24
 8002a48:	dfc00c15 	stw	ra,48(sp)
 8002a4c:	8003eb80 	call	8003eb8 <__unpack_f>
 8002a50:	d9000104 	addi	r4,sp,4
 8002a54:	800b883a 	mov	r5,r16
 8002a58:	8003eb80 	call	8003eb8 <__unpack_f>
 8002a5c:	d8800217 	ldw	r2,8(sp)
 8002a60:	00c00044 	movi	r3,1
 8002a64:	180d883a 	mov	r6,r3
 8002a68:	1880062e 	bgeu	r3,r2,8002a84 <__lesf2+0x60>
 8002a6c:	d8800617 	ldw	r2,24(sp)
 8002a70:	8809883a 	mov	r4,r17
 8002a74:	800b883a 	mov	r5,r16
 8002a78:	1880022e 	bgeu	r3,r2,8002a84 <__lesf2+0x60>
 8002a7c:	8003f800 	call	8003f80 <__fpcmp_parts_f>
 8002a80:	100d883a 	mov	r6,r2
 8002a84:	3005883a 	mov	r2,r6
 8002a88:	dfc00c17 	ldw	ra,48(sp)
 8002a8c:	dc400b17 	ldw	r17,44(sp)
 8002a90:	dc000a17 	ldw	r16,40(sp)
 8002a94:	dec00d04 	addi	sp,sp,52
 8002a98:	f800283a 	ret

08002a9c <__floatsisf>:
 8002a9c:	2006d7fa 	srli	r3,r4,31
 8002aa0:	defffa04 	addi	sp,sp,-24
 8002aa4:	008000c4 	movi	r2,3
 8002aa8:	dfc00515 	stw	ra,20(sp)
 8002aac:	dc000415 	stw	r16,16(sp)
 8002ab0:	d8800015 	stw	r2,0(sp)
 8002ab4:	d8c00115 	stw	r3,4(sp)
 8002ab8:	2000081e 	bne	r4,zero,8002adc <__floatsisf+0x40>
 8002abc:	00800084 	movi	r2,2
 8002ac0:	d8800015 	stw	r2,0(sp)
 8002ac4:	d809883a 	mov	r4,sp
 8002ac8:	8003d580 	call	8003d58 <__pack_f>
 8002acc:	dfc00517 	ldw	ra,20(sp)
 8002ad0:	dc000417 	ldw	r16,16(sp)
 8002ad4:	dec00604 	addi	sp,sp,24
 8002ad8:	f800283a 	ret
 8002adc:	00800784 	movi	r2,30
 8002ae0:	1807003a 	cmpeq	r3,r3,zero
 8002ae4:	d8800215 	stw	r2,8(sp)
 8002ae8:	18000e1e 	bne	r3,zero,8002b24 <__floatsisf+0x88>
 8002aec:	00a00034 	movhi	r2,32768
 8002af0:	20800e26 	beq	r4,r2,8002b2c <__floatsisf+0x90>
 8002af4:	0121c83a 	sub	r16,zero,r4
 8002af8:	8009883a 	mov	r4,r16
 8002afc:	dc000315 	stw	r16,12(sp)
 8002b00:	8003cd80 	call	8003cd8 <__clzsi2>
 8002b04:	117fffc4 	addi	r5,r2,-1
 8002b08:	017fee0e 	bge	zero,r5,8002ac4 <__floatsisf+0x28>
 8002b0c:	d8800217 	ldw	r2,8(sp)
 8002b10:	8146983a 	sll	r3,r16,r5
 8002b14:	1145c83a 	sub	r2,r2,r5
 8002b18:	d8c00315 	stw	r3,12(sp)
 8002b1c:	d8800215 	stw	r2,8(sp)
 8002b20:	003fe806 	br	8002ac4 <__floatsisf+0x28>
 8002b24:	2021883a 	mov	r16,r4
 8002b28:	003ff306 	br	8002af8 <__floatsisf+0x5c>
 8002b2c:	00b3c034 	movhi	r2,52992
 8002b30:	003fe606 	br	8002acc <__floatsisf+0x30>

08002b34 <__extendsfdf2>:
 8002b34:	defff904 	addi	sp,sp,-28
 8002b38:	d9000115 	stw	r4,4(sp)
 8002b3c:	d9400204 	addi	r5,sp,8
 8002b40:	d9000104 	addi	r4,sp,4
 8002b44:	dfc00615 	stw	ra,24(sp)
 8002b48:	8003eb80 	call	8003eb8 <__unpack_f>
 8002b4c:	d9c00517 	ldw	r7,20(sp)
 8002b50:	0011883a 	mov	r8,zero
 8002b54:	400697ba 	slli	r3,r8,30
 8002b58:	3812d0ba 	srli	r9,r7,2
 8002b5c:	380497ba 	slli	r2,r7,30
 8002b60:	d9000217 	ldw	r4,8(sp)
 8002b64:	d9400317 	ldw	r5,12(sp)
 8002b68:	d9800417 	ldw	r6,16(sp)
 8002b6c:	48c6b03a 	or	r3,r9,r3
 8002b70:	100f883a 	mov	r7,r2
 8002b74:	d8c00015 	stw	r3,0(sp)
 8002b78:	8003a480 	call	8003a48 <__make_dp>
 8002b7c:	dfc00617 	ldw	ra,24(sp)
 8002b80:	dec00704 	addi	sp,sp,28
 8002b84:	f800283a 	ret

08002b88 <_fpadd_parts>:
 8002b88:	defff804 	addi	sp,sp,-32
 8002b8c:	dcc00315 	stw	r19,12(sp)
 8002b90:	2027883a 	mov	r19,r4
 8002b94:	21000017 	ldw	r4,0(r4)
 8002b98:	00c00044 	movi	r3,1
 8002b9c:	dd400515 	stw	r21,20(sp)
 8002ba0:	dd000415 	stw	r20,16(sp)
 8002ba4:	ddc00715 	stw	r23,28(sp)
 8002ba8:	dd800615 	stw	r22,24(sp)
 8002bac:	dc800215 	stw	r18,8(sp)
 8002bb0:	dc400115 	stw	r17,4(sp)
 8002bb4:	dc000015 	stw	r16,0(sp)
 8002bb8:	282b883a 	mov	r21,r5
 8002bbc:	3029883a 	mov	r20,r6
 8002bc0:	1900632e 	bgeu	r3,r4,8002d50 <_fpadd_parts+0x1c8>
 8002bc4:	28800017 	ldw	r2,0(r5)
 8002bc8:	1880812e 	bgeu	r3,r2,8002dd0 <_fpadd_parts+0x248>
 8002bcc:	00c00104 	movi	r3,4
 8002bd0:	20c0dc26 	beq	r4,r3,8002f44 <_fpadd_parts+0x3bc>
 8002bd4:	10c07e26 	beq	r2,r3,8002dd0 <_fpadd_parts+0x248>
 8002bd8:	00c00084 	movi	r3,2
 8002bdc:	10c06726 	beq	r2,r3,8002d7c <_fpadd_parts+0x1f4>
 8002be0:	20c07b26 	beq	r4,r3,8002dd0 <_fpadd_parts+0x248>
 8002be4:	9dc00217 	ldw	r23,8(r19)
 8002be8:	28c00217 	ldw	r3,8(r5)
 8002bec:	9c400317 	ldw	r17,12(r19)
 8002bf0:	2bc00317 	ldw	r15,12(r5)
 8002bf4:	b8cdc83a 	sub	r6,r23,r3
 8002bf8:	9c800417 	ldw	r18,16(r19)
 8002bfc:	2c000417 	ldw	r16,16(r5)
 8002c00:	3009883a 	mov	r4,r6
 8002c04:	30009716 	blt	r6,zero,8002e64 <_fpadd_parts+0x2dc>
 8002c08:	00800fc4 	movi	r2,63
 8002c0c:	11806b16 	blt	r2,r6,8002dbc <_fpadd_parts+0x234>
 8002c10:	0100a40e 	bge	zero,r4,8002ea4 <_fpadd_parts+0x31c>
 8002c14:	35bff804 	addi	r22,r6,-32
 8002c18:	b000bc16 	blt	r22,zero,8002f0c <_fpadd_parts+0x384>
 8002c1c:	8596d83a 	srl	r11,r16,r22
 8002c20:	0019883a 	mov	r12,zero
 8002c24:	0013883a 	mov	r9,zero
 8002c28:	01000044 	movi	r4,1
 8002c2c:	0015883a 	mov	r10,zero
 8002c30:	b000be16 	blt	r22,zero,8002f2c <_fpadd_parts+0x3a4>
 8002c34:	2590983a 	sll	r8,r4,r22
 8002c38:	000f883a 	mov	r7,zero
 8002c3c:	00bfffc4 	movi	r2,-1
 8002c40:	3889883a 	add	r4,r7,r2
 8002c44:	408b883a 	add	r5,r8,r2
 8002c48:	21cd803a 	cmpltu	r6,r4,r7
 8002c4c:	314b883a 	add	r5,r6,r5
 8002c50:	7904703a 	and	r2,r15,r4
 8002c54:	8146703a 	and	r3,r16,r5
 8002c58:	10c4b03a 	or	r2,r2,r3
 8002c5c:	10000226 	beq	r2,zero,8002c68 <_fpadd_parts+0xe0>
 8002c60:	02400044 	movi	r9,1
 8002c64:	0015883a 	mov	r10,zero
 8002c68:	5a5eb03a 	or	r15,r11,r9
 8002c6c:	62a0b03a 	or	r16,r12,r10
 8002c70:	99400117 	ldw	r5,4(r19)
 8002c74:	a8800117 	ldw	r2,4(r21)
 8002c78:	28806e26 	beq	r5,r2,8002e34 <_fpadd_parts+0x2ac>
 8002c7c:	28006626 	beq	r5,zero,8002e18 <_fpadd_parts+0x290>
 8002c80:	7c45c83a 	sub	r2,r15,r17
 8002c84:	7889803a 	cmpltu	r4,r15,r2
 8002c88:	8487c83a 	sub	r3,r16,r18
 8002c8c:	1909c83a 	sub	r4,r3,r4
 8002c90:	100d883a 	mov	r6,r2
 8002c94:	200f883a 	mov	r7,r4
 8002c98:	38007716 	blt	r7,zero,8002e78 <_fpadd_parts+0x2f0>
 8002c9c:	a5c00215 	stw	r23,8(r20)
 8002ca0:	a1c00415 	stw	r7,16(r20)
 8002ca4:	a0000115 	stw	zero,4(r20)
 8002ca8:	a1800315 	stw	r6,12(r20)
 8002cac:	a2000317 	ldw	r8,12(r20)
 8002cb0:	a2400417 	ldw	r9,16(r20)
 8002cb4:	00bfffc4 	movi	r2,-1
 8002cb8:	408b883a 	add	r5,r8,r2
 8002cbc:	2a09803a 	cmpltu	r4,r5,r8
 8002cc0:	488d883a 	add	r6,r9,r2
 8002cc4:	01c40034 	movhi	r7,4096
 8002cc8:	39ffffc4 	addi	r7,r7,-1
 8002ccc:	218d883a 	add	r6,r4,r6
 8002cd0:	39801736 	bltu	r7,r6,8002d30 <_fpadd_parts+0x1a8>
 8002cd4:	31c06526 	beq	r6,r7,8002e6c <_fpadd_parts+0x2e4>
 8002cd8:	a3000217 	ldw	r12,8(r20)
 8002cdc:	4209883a 	add	r4,r8,r8
 8002ce0:	00bfffc4 	movi	r2,-1
 8002ce4:	220f803a 	cmpltu	r7,r4,r8
 8002ce8:	4a4b883a 	add	r5,r9,r9
 8002cec:	394f883a 	add	r7,r7,r5
 8002cf0:	2095883a 	add	r10,r4,r2
 8002cf4:	3897883a 	add	r11,r7,r2
 8002cf8:	510d803a 	cmpltu	r6,r10,r4
 8002cfc:	6099883a 	add	r12,r12,r2
 8002d00:	32d7883a 	add	r11,r6,r11
 8002d04:	00840034 	movhi	r2,4096
 8002d08:	10bfffc4 	addi	r2,r2,-1
 8002d0c:	2011883a 	mov	r8,r4
 8002d10:	3813883a 	mov	r9,r7
 8002d14:	a1000315 	stw	r4,12(r20)
 8002d18:	a1c00415 	stw	r7,16(r20)
 8002d1c:	a3000215 	stw	r12,8(r20)
 8002d20:	12c00336 	bltu	r2,r11,8002d30 <_fpadd_parts+0x1a8>
 8002d24:	58bfed1e 	bne	r11,r2,8002cdc <_fpadd_parts+0x154>
 8002d28:	00bfff84 	movi	r2,-2
 8002d2c:	12bfeb2e 	bgeu	r2,r10,8002cdc <_fpadd_parts+0x154>
 8002d30:	a2800417 	ldw	r10,16(r20)
 8002d34:	008000c4 	movi	r2,3
 8002d38:	00c80034 	movhi	r3,8192
 8002d3c:	18ffffc4 	addi	r3,r3,-1
 8002d40:	a2400317 	ldw	r9,12(r20)
 8002d44:	a0800015 	stw	r2,0(r20)
 8002d48:	1a802336 	bltu	r3,r10,8002dd8 <_fpadd_parts+0x250>
 8002d4c:	a027883a 	mov	r19,r20
 8002d50:	9805883a 	mov	r2,r19
 8002d54:	ddc00717 	ldw	r23,28(sp)
 8002d58:	dd800617 	ldw	r22,24(sp)
 8002d5c:	dd400517 	ldw	r21,20(sp)
 8002d60:	dd000417 	ldw	r20,16(sp)
 8002d64:	dcc00317 	ldw	r19,12(sp)
 8002d68:	dc800217 	ldw	r18,8(sp)
 8002d6c:	dc400117 	ldw	r17,4(sp)
 8002d70:	dc000017 	ldw	r16,0(sp)
 8002d74:	dec00804 	addi	sp,sp,32
 8002d78:	f800283a 	ret
 8002d7c:	20fff41e 	bne	r4,r3,8002d50 <_fpadd_parts+0x1c8>
 8002d80:	31000015 	stw	r4,0(r6)
 8002d84:	98800117 	ldw	r2,4(r19)
 8002d88:	30800115 	stw	r2,4(r6)
 8002d8c:	98c00217 	ldw	r3,8(r19)
 8002d90:	30c00215 	stw	r3,8(r6)
 8002d94:	98800317 	ldw	r2,12(r19)
 8002d98:	30800315 	stw	r2,12(r6)
 8002d9c:	98c00417 	ldw	r3,16(r19)
 8002da0:	30c00415 	stw	r3,16(r6)
 8002da4:	98800117 	ldw	r2,4(r19)
 8002da8:	28c00117 	ldw	r3,4(r5)
 8002dac:	3027883a 	mov	r19,r6
 8002db0:	10c4703a 	and	r2,r2,r3
 8002db4:	30800115 	stw	r2,4(r6)
 8002db8:	003fe506 	br	8002d50 <_fpadd_parts+0x1c8>
 8002dbc:	1dc02616 	blt	r3,r23,8002e58 <_fpadd_parts+0x2d0>
 8002dc0:	0023883a 	mov	r17,zero
 8002dc4:	182f883a 	mov	r23,r3
 8002dc8:	0025883a 	mov	r18,zero
 8002dcc:	003fa806 	br	8002c70 <_fpadd_parts+0xe8>
 8002dd0:	a827883a 	mov	r19,r21
 8002dd4:	003fde06 	br	8002d50 <_fpadd_parts+0x1c8>
 8002dd8:	01800044 	movi	r6,1
 8002ddc:	500497fa 	slli	r2,r10,31
 8002de0:	4808d07a 	srli	r4,r9,1
 8002de4:	518ad83a 	srl	r5,r10,r6
 8002de8:	a2000217 	ldw	r8,8(r20)
 8002dec:	1108b03a 	or	r4,r2,r4
 8002df0:	0007883a 	mov	r3,zero
 8002df4:	4984703a 	and	r2,r9,r6
 8002df8:	208cb03a 	or	r6,r4,r2
 8002dfc:	28ceb03a 	or	r7,r5,r3
 8002e00:	42000044 	addi	r8,r8,1
 8002e04:	a027883a 	mov	r19,r20
 8002e08:	a1c00415 	stw	r7,16(r20)
 8002e0c:	a2000215 	stw	r8,8(r20)
 8002e10:	a1800315 	stw	r6,12(r20)
 8002e14:	003fce06 	br	8002d50 <_fpadd_parts+0x1c8>
 8002e18:	8bc5c83a 	sub	r2,r17,r15
 8002e1c:	8889803a 	cmpltu	r4,r17,r2
 8002e20:	9407c83a 	sub	r3,r18,r16
 8002e24:	1909c83a 	sub	r4,r3,r4
 8002e28:	100d883a 	mov	r6,r2
 8002e2c:	200f883a 	mov	r7,r4
 8002e30:	003f9906 	br	8002c98 <_fpadd_parts+0x110>
 8002e34:	7c45883a 	add	r2,r15,r17
 8002e38:	13c9803a 	cmpltu	r4,r2,r15
 8002e3c:	8487883a 	add	r3,r16,r18
 8002e40:	20c9883a 	add	r4,r4,r3
 8002e44:	a1400115 	stw	r5,4(r20)
 8002e48:	a5c00215 	stw	r23,8(r20)
 8002e4c:	a0800315 	stw	r2,12(r20)
 8002e50:	a1000415 	stw	r4,16(r20)
 8002e54:	003fb606 	br	8002d30 <_fpadd_parts+0x1a8>
 8002e58:	001f883a 	mov	r15,zero
 8002e5c:	0021883a 	mov	r16,zero
 8002e60:	003f8306 	br	8002c70 <_fpadd_parts+0xe8>
 8002e64:	018dc83a 	sub	r6,zero,r6
 8002e68:	003f6706 	br	8002c08 <_fpadd_parts+0x80>
 8002e6c:	00bfff84 	movi	r2,-2
 8002e70:	117faf36 	bltu	r2,r5,8002d30 <_fpadd_parts+0x1a8>
 8002e74:	003f9806 	br	8002cd8 <_fpadd_parts+0x150>
 8002e78:	0005883a 	mov	r2,zero
 8002e7c:	1189c83a 	sub	r4,r2,r6
 8002e80:	1105803a 	cmpltu	r2,r2,r4
 8002e84:	01cbc83a 	sub	r5,zero,r7
 8002e88:	2885c83a 	sub	r2,r5,r2
 8002e8c:	01800044 	movi	r6,1
 8002e90:	a1800115 	stw	r6,4(r20)
 8002e94:	a5c00215 	stw	r23,8(r20)
 8002e98:	a1000315 	stw	r4,12(r20)
 8002e9c:	a0800415 	stw	r2,16(r20)
 8002ea0:	003f8206 	br	8002cac <_fpadd_parts+0x124>
 8002ea4:	203f7226 	beq	r4,zero,8002c70 <_fpadd_parts+0xe8>
 8002ea8:	35bff804 	addi	r22,r6,-32
 8002eac:	b9af883a 	add	r23,r23,r6
 8002eb0:	b0003116 	blt	r22,zero,8002f78 <_fpadd_parts+0x3f0>
 8002eb4:	959ad83a 	srl	r13,r18,r22
 8002eb8:	001d883a 	mov	r14,zero
 8002ebc:	000f883a 	mov	r7,zero
 8002ec0:	01000044 	movi	r4,1
 8002ec4:	0011883a 	mov	r8,zero
 8002ec8:	b0002516 	blt	r22,zero,8002f60 <_fpadd_parts+0x3d8>
 8002ecc:	2594983a 	sll	r10,r4,r22
 8002ed0:	0013883a 	mov	r9,zero
 8002ed4:	00bfffc4 	movi	r2,-1
 8002ed8:	4889883a 	add	r4,r9,r2
 8002edc:	508b883a 	add	r5,r10,r2
 8002ee0:	224d803a 	cmpltu	r6,r4,r9
 8002ee4:	314b883a 	add	r5,r6,r5
 8002ee8:	8904703a 	and	r2,r17,r4
 8002eec:	9146703a 	and	r3,r18,r5
 8002ef0:	10c4b03a 	or	r2,r2,r3
 8002ef4:	10000226 	beq	r2,zero,8002f00 <_fpadd_parts+0x378>
 8002ef8:	01c00044 	movi	r7,1
 8002efc:	0011883a 	mov	r8,zero
 8002f00:	69e2b03a 	or	r17,r13,r7
 8002f04:	7224b03a 	or	r18,r14,r8
 8002f08:	003f5906 	br	8002c70 <_fpadd_parts+0xe8>
 8002f0c:	8407883a 	add	r3,r16,r16
 8002f10:	008007c4 	movi	r2,31
 8002f14:	1185c83a 	sub	r2,r2,r6
 8002f18:	1886983a 	sll	r3,r3,r2
 8002f1c:	7996d83a 	srl	r11,r15,r6
 8002f20:	8198d83a 	srl	r12,r16,r6
 8002f24:	1ad6b03a 	or	r11,r3,r11
 8002f28:	003f3e06 	br	8002c24 <_fpadd_parts+0x9c>
 8002f2c:	2006d07a 	srli	r3,r4,1
 8002f30:	008007c4 	movi	r2,31
 8002f34:	1185c83a 	sub	r2,r2,r6
 8002f38:	1890d83a 	srl	r8,r3,r2
 8002f3c:	218e983a 	sll	r7,r4,r6
 8002f40:	003f3e06 	br	8002c3c <_fpadd_parts+0xb4>
 8002f44:	113f821e 	bne	r2,r4,8002d50 <_fpadd_parts+0x1c8>
 8002f48:	28c00117 	ldw	r3,4(r5)
 8002f4c:	98800117 	ldw	r2,4(r19)
 8002f50:	10ff7f26 	beq	r2,r3,8002d50 <_fpadd_parts+0x1c8>
 8002f54:	04c20074 	movhi	r19,2049
 8002f58:	9ce23a04 	addi	r19,r19,-30488
 8002f5c:	003f7c06 	br	8002d50 <_fpadd_parts+0x1c8>
 8002f60:	2006d07a 	srli	r3,r4,1
 8002f64:	008007c4 	movi	r2,31
 8002f68:	1185c83a 	sub	r2,r2,r6
 8002f6c:	1894d83a 	srl	r10,r3,r2
 8002f70:	2192983a 	sll	r9,r4,r6
 8002f74:	003fd706 	br	8002ed4 <_fpadd_parts+0x34c>
 8002f78:	9487883a 	add	r3,r18,r18
 8002f7c:	008007c4 	movi	r2,31
 8002f80:	1185c83a 	sub	r2,r2,r6
 8002f84:	1886983a 	sll	r3,r3,r2
 8002f88:	899ad83a 	srl	r13,r17,r6
 8002f8c:	919cd83a 	srl	r14,r18,r6
 8002f90:	1b5ab03a 	or	r13,r3,r13
 8002f94:	003fc906 	br	8002ebc <_fpadd_parts+0x334>

08002f98 <__subdf3>:
 8002f98:	deffea04 	addi	sp,sp,-88
 8002f9c:	dcc01415 	stw	r19,80(sp)
 8002fa0:	dcc00404 	addi	r19,sp,16
 8002fa4:	2011883a 	mov	r8,r4
 8002fa8:	2813883a 	mov	r9,r5
 8002fac:	dc401315 	stw	r17,76(sp)
 8002fb0:	d809883a 	mov	r4,sp
 8002fb4:	980b883a 	mov	r5,r19
 8002fb8:	dc400904 	addi	r17,sp,36
 8002fbc:	dfc01515 	stw	ra,84(sp)
 8002fc0:	da400115 	stw	r9,4(sp)
 8002fc4:	d9c00315 	stw	r7,12(sp)
 8002fc8:	da000015 	stw	r8,0(sp)
 8002fcc:	d9800215 	stw	r6,8(sp)
 8002fd0:	80043680 	call	8004368 <__unpack_d>
 8002fd4:	d9000204 	addi	r4,sp,8
 8002fd8:	880b883a 	mov	r5,r17
 8002fdc:	80043680 	call	8004368 <__unpack_d>
 8002fe0:	d8800a17 	ldw	r2,40(sp)
 8002fe4:	880b883a 	mov	r5,r17
 8002fe8:	9809883a 	mov	r4,r19
 8002fec:	d9800e04 	addi	r6,sp,56
 8002ff0:	1080005c 	xori	r2,r2,1
 8002ff4:	d8800a15 	stw	r2,40(sp)
 8002ff8:	8002b880 	call	8002b88 <_fpadd_parts>
 8002ffc:	1009883a 	mov	r4,r2
 8003000:	80040540 	call	8004054 <__pack_d>
 8003004:	dfc01517 	ldw	ra,84(sp)
 8003008:	dcc01417 	ldw	r19,80(sp)
 800300c:	dc401317 	ldw	r17,76(sp)
 8003010:	dec01604 	addi	sp,sp,88
 8003014:	f800283a 	ret

08003018 <__adddf3>:
 8003018:	deffea04 	addi	sp,sp,-88
 800301c:	dcc01415 	stw	r19,80(sp)
 8003020:	dcc00404 	addi	r19,sp,16
 8003024:	2011883a 	mov	r8,r4
 8003028:	2813883a 	mov	r9,r5
 800302c:	dc401315 	stw	r17,76(sp)
 8003030:	d809883a 	mov	r4,sp
 8003034:	980b883a 	mov	r5,r19
 8003038:	dc400904 	addi	r17,sp,36
 800303c:	dfc01515 	stw	ra,84(sp)
 8003040:	da400115 	stw	r9,4(sp)
 8003044:	d9c00315 	stw	r7,12(sp)
 8003048:	da000015 	stw	r8,0(sp)
 800304c:	d9800215 	stw	r6,8(sp)
 8003050:	80043680 	call	8004368 <__unpack_d>
 8003054:	d9000204 	addi	r4,sp,8
 8003058:	880b883a 	mov	r5,r17
 800305c:	80043680 	call	8004368 <__unpack_d>
 8003060:	d9800e04 	addi	r6,sp,56
 8003064:	9809883a 	mov	r4,r19
 8003068:	880b883a 	mov	r5,r17
 800306c:	8002b880 	call	8002b88 <_fpadd_parts>
 8003070:	1009883a 	mov	r4,r2
 8003074:	80040540 	call	8004054 <__pack_d>
 8003078:	dfc01517 	ldw	ra,84(sp)
 800307c:	dcc01417 	ldw	r19,80(sp)
 8003080:	dc401317 	ldw	r17,76(sp)
 8003084:	dec01604 	addi	sp,sp,88
 8003088:	f800283a 	ret

0800308c <__muldf3>:
 800308c:	deffe004 	addi	sp,sp,-128
 8003090:	dc401815 	stw	r17,96(sp)
 8003094:	dc400404 	addi	r17,sp,16
 8003098:	2011883a 	mov	r8,r4
 800309c:	2813883a 	mov	r9,r5
 80030a0:	dc001715 	stw	r16,92(sp)
 80030a4:	d809883a 	mov	r4,sp
 80030a8:	880b883a 	mov	r5,r17
 80030ac:	dc000904 	addi	r16,sp,36
 80030b0:	dfc01f15 	stw	ra,124(sp)
 80030b4:	da400115 	stw	r9,4(sp)
 80030b8:	d9c00315 	stw	r7,12(sp)
 80030bc:	da000015 	stw	r8,0(sp)
 80030c0:	d9800215 	stw	r6,8(sp)
 80030c4:	ddc01e15 	stw	r23,120(sp)
 80030c8:	dd801d15 	stw	r22,116(sp)
 80030cc:	dd401c15 	stw	r21,112(sp)
 80030d0:	dd001b15 	stw	r20,108(sp)
 80030d4:	dcc01a15 	stw	r19,104(sp)
 80030d8:	dc801915 	stw	r18,100(sp)
 80030dc:	80043680 	call	8004368 <__unpack_d>
 80030e0:	d9000204 	addi	r4,sp,8
 80030e4:	800b883a 	mov	r5,r16
 80030e8:	80043680 	call	8004368 <__unpack_d>
 80030ec:	d9000417 	ldw	r4,16(sp)
 80030f0:	00800044 	movi	r2,1
 80030f4:	1100102e 	bgeu	r2,r4,8003138 <__muldf3+0xac>
 80030f8:	d8c00917 	ldw	r3,36(sp)
 80030fc:	10c0062e 	bgeu	r2,r3,8003118 <__muldf3+0x8c>
 8003100:	00800104 	movi	r2,4
 8003104:	20800a26 	beq	r4,r2,8003130 <__muldf3+0xa4>
 8003108:	1880cc26 	beq	r3,r2,800343c <__muldf3+0x3b0>
 800310c:	00800084 	movi	r2,2
 8003110:	20800926 	beq	r4,r2,8003138 <__muldf3+0xac>
 8003114:	1880191e 	bne	r3,r2,800317c <__muldf3+0xf0>
 8003118:	d8c00a17 	ldw	r3,40(sp)
 800311c:	d8800517 	ldw	r2,20(sp)
 8003120:	8009883a 	mov	r4,r16
 8003124:	10c4c03a 	cmpne	r2,r2,r3
 8003128:	d8800a15 	stw	r2,40(sp)
 800312c:	00000706 	br	800314c <__muldf3+0xc0>
 8003130:	00800084 	movi	r2,2
 8003134:	1880c326 	beq	r3,r2,8003444 <__muldf3+0x3b8>
 8003138:	d8800517 	ldw	r2,20(sp)
 800313c:	d8c00a17 	ldw	r3,40(sp)
 8003140:	8809883a 	mov	r4,r17
 8003144:	10c4c03a 	cmpne	r2,r2,r3
 8003148:	d8800515 	stw	r2,20(sp)
 800314c:	80040540 	call	8004054 <__pack_d>
 8003150:	dfc01f17 	ldw	ra,124(sp)
 8003154:	ddc01e17 	ldw	r23,120(sp)
 8003158:	dd801d17 	ldw	r22,116(sp)
 800315c:	dd401c17 	ldw	r21,112(sp)
 8003160:	dd001b17 	ldw	r20,108(sp)
 8003164:	dcc01a17 	ldw	r19,104(sp)
 8003168:	dc801917 	ldw	r18,100(sp)
 800316c:	dc401817 	ldw	r17,96(sp)
 8003170:	dc001717 	ldw	r16,92(sp)
 8003174:	dec02004 	addi	sp,sp,128
 8003178:	f800283a 	ret
 800317c:	dd800717 	ldw	r22,28(sp)
 8003180:	dc800c17 	ldw	r18,48(sp)
 8003184:	002b883a 	mov	r21,zero
 8003188:	0023883a 	mov	r17,zero
 800318c:	a80b883a 	mov	r5,r21
 8003190:	b00d883a 	mov	r6,r22
 8003194:	880f883a 	mov	r7,r17
 8003198:	ddc00817 	ldw	r23,32(sp)
 800319c:	dcc00d17 	ldw	r19,52(sp)
 80031a0:	9009883a 	mov	r4,r18
 80031a4:	8003c400 	call	8003c40 <__muldi3>
 80031a8:	001b883a 	mov	r13,zero
 80031ac:	680f883a 	mov	r7,r13
 80031b0:	b009883a 	mov	r4,r22
 80031b4:	000b883a 	mov	r5,zero
 80031b8:	980d883a 	mov	r6,r19
 80031bc:	b82d883a 	mov	r22,r23
 80031c0:	002f883a 	mov	r23,zero
 80031c4:	db401615 	stw	r13,88(sp)
 80031c8:	d8801315 	stw	r2,76(sp)
 80031cc:	d8c01415 	stw	r3,80(sp)
 80031d0:	dcc01515 	stw	r19,84(sp)
 80031d4:	8003c400 	call	8003c40 <__muldi3>
 80031d8:	b00d883a 	mov	r6,r22
 80031dc:	000b883a 	mov	r5,zero
 80031e0:	9009883a 	mov	r4,r18
 80031e4:	b80f883a 	mov	r7,r23
 80031e8:	1021883a 	mov	r16,r2
 80031ec:	1823883a 	mov	r17,r3
 80031f0:	8003c400 	call	8003c40 <__muldi3>
 80031f4:	8085883a 	add	r2,r16,r2
 80031f8:	140d803a 	cmpltu	r6,r2,r16
 80031fc:	88c7883a 	add	r3,r17,r3
 8003200:	30cd883a 	add	r6,r6,r3
 8003204:	1029883a 	mov	r20,r2
 8003208:	302b883a 	mov	r21,r6
 800320c:	da801317 	ldw	r10,76(sp)
 8003210:	dac01417 	ldw	r11,80(sp)
 8003214:	db001517 	ldw	r12,84(sp)
 8003218:	db401617 	ldw	r13,88(sp)
 800321c:	3440612e 	bgeu	r6,r17,80033a4 <__muldf3+0x318>
 8003220:	0009883a 	mov	r4,zero
 8003224:	5105883a 	add	r2,r10,r4
 8003228:	128d803a 	cmpltu	r6,r2,r10
 800322c:	5d07883a 	add	r3,r11,r20
 8003230:	30cd883a 	add	r6,r6,r3
 8003234:	0021883a 	mov	r16,zero
 8003238:	04400044 	movi	r17,1
 800323c:	1025883a 	mov	r18,r2
 8003240:	3027883a 	mov	r19,r6
 8003244:	32c06236 	bltu	r6,r11,80033d0 <__muldf3+0x344>
 8003248:	59807a26 	beq	r11,r6,8003434 <__muldf3+0x3a8>
 800324c:	680b883a 	mov	r5,r13
 8003250:	b80f883a 	mov	r7,r23
 8003254:	6009883a 	mov	r4,r12
 8003258:	b00d883a 	mov	r6,r22
 800325c:	8003c400 	call	8003c40 <__muldi3>
 8003260:	1009883a 	mov	r4,r2
 8003264:	000f883a 	mov	r7,zero
 8003268:	1545883a 	add	r2,r2,r21
 800326c:	1111803a 	cmpltu	r8,r2,r4
 8003270:	19c7883a 	add	r3,r3,r7
 8003274:	40c7883a 	add	r3,r8,r3
 8003278:	88cb883a 	add	r5,r17,r3
 800327c:	d8c00617 	ldw	r3,24(sp)
 8003280:	8089883a 	add	r4,r16,r2
 8003284:	d8800b17 	ldw	r2,44(sp)
 8003288:	18c00104 	addi	r3,r3,4
 800328c:	240d803a 	cmpltu	r6,r4,r16
 8003290:	10c7883a 	add	r3,r2,r3
 8003294:	2013883a 	mov	r9,r4
 8003298:	d8800a17 	ldw	r2,40(sp)
 800329c:	d9000517 	ldw	r4,20(sp)
 80032a0:	314d883a 	add	r6,r6,r5
 80032a4:	3015883a 	mov	r10,r6
 80032a8:	2088c03a 	cmpne	r4,r4,r2
 80032ac:	00880034 	movhi	r2,8192
 80032b0:	10bfffc4 	addi	r2,r2,-1
 80032b4:	d9000f15 	stw	r4,60(sp)
 80032b8:	d8c01015 	stw	r3,64(sp)
 80032bc:	1180162e 	bgeu	r2,r6,8003318 <__muldf3+0x28c>
 80032c0:	1811883a 	mov	r8,r3
 80032c4:	101f883a 	mov	r15,r2
 80032c8:	980497fa 	slli	r2,r19,31
 80032cc:	9016d07a 	srli	r11,r18,1
 80032d0:	500697fa 	slli	r3,r10,31
 80032d4:	480cd07a 	srli	r6,r9,1
 80032d8:	500ed07a 	srli	r7,r10,1
 80032dc:	12d6b03a 	or	r11,r2,r11
 80032e0:	00800044 	movi	r2,1
 80032e4:	198cb03a 	or	r6,r3,r6
 80032e8:	4888703a 	and	r4,r9,r2
 80032ec:	9818d07a 	srli	r12,r19,1
 80032f0:	001b883a 	mov	r13,zero
 80032f4:	03a00034 	movhi	r14,32768
 80032f8:	3013883a 	mov	r9,r6
 80032fc:	3815883a 	mov	r10,r7
 8003300:	4091883a 	add	r8,r8,r2
 8003304:	20000226 	beq	r4,zero,8003310 <__muldf3+0x284>
 8003308:	5b64b03a 	or	r18,r11,r13
 800330c:	63a6b03a 	or	r19,r12,r14
 8003310:	7abfed36 	bltu	r15,r10,80032c8 <__muldf3+0x23c>
 8003314:	da001015 	stw	r8,64(sp)
 8003318:	00840034 	movhi	r2,4096
 800331c:	10bfffc4 	addi	r2,r2,-1
 8003320:	12801436 	bltu	r2,r10,8003374 <__muldf3+0x2e8>
 8003324:	da001017 	ldw	r8,64(sp)
 8003328:	101f883a 	mov	r15,r2
 800332c:	4a45883a 	add	r2,r9,r9
 8003330:	124d803a 	cmpltu	r6,r2,r9
 8003334:	5287883a 	add	r3,r10,r10
 8003338:	9497883a 	add	r11,r18,r18
 800333c:	5c8f803a 	cmpltu	r7,r11,r18
 8003340:	9cd9883a 	add	r12,r19,r19
 8003344:	01000044 	movi	r4,1
 8003348:	30cd883a 	add	r6,r6,r3
 800334c:	3b0f883a 	add	r7,r7,r12
 8003350:	423fffc4 	addi	r8,r8,-1
 8003354:	1013883a 	mov	r9,r2
 8003358:	3015883a 	mov	r10,r6
 800335c:	111ab03a 	or	r13,r2,r4
 8003360:	98003016 	blt	r19,zero,8003424 <__muldf3+0x398>
 8003364:	5825883a 	mov	r18,r11
 8003368:	3827883a 	mov	r19,r7
 800336c:	7abfef2e 	bgeu	r15,r10,800332c <__muldf3+0x2a0>
 8003370:	da001015 	stw	r8,64(sp)
 8003374:	00803fc4 	movi	r2,255
 8003378:	488e703a 	and	r7,r9,r2
 800337c:	00802004 	movi	r2,128
 8003380:	0007883a 	mov	r3,zero
 8003384:	0011883a 	mov	r8,zero
 8003388:	38801826 	beq	r7,r2,80033ec <__muldf3+0x360>
 800338c:	008000c4 	movi	r2,3
 8003390:	d9000e04 	addi	r4,sp,56
 8003394:	da801215 	stw	r10,72(sp)
 8003398:	d8800e15 	stw	r2,56(sp)
 800339c:	da401115 	stw	r9,68(sp)
 80033a0:	003f6a06 	br	800314c <__muldf3+0xc0>
 80033a4:	89802126 	beq	r17,r6,800342c <__muldf3+0x3a0>
 80033a8:	0009883a 	mov	r4,zero
 80033ac:	5105883a 	add	r2,r10,r4
 80033b0:	128d803a 	cmpltu	r6,r2,r10
 80033b4:	5d07883a 	add	r3,r11,r20
 80033b8:	30cd883a 	add	r6,r6,r3
 80033bc:	0021883a 	mov	r16,zero
 80033c0:	0023883a 	mov	r17,zero
 80033c4:	1025883a 	mov	r18,r2
 80033c8:	3027883a 	mov	r19,r6
 80033cc:	32ff9e2e 	bgeu	r6,r11,8003248 <__muldf3+0x1bc>
 80033d0:	00800044 	movi	r2,1
 80033d4:	8089883a 	add	r4,r16,r2
 80033d8:	240d803a 	cmpltu	r6,r4,r16
 80033dc:	344d883a 	add	r6,r6,r17
 80033e0:	2021883a 	mov	r16,r4
 80033e4:	3023883a 	mov	r17,r6
 80033e8:	003f9806 	br	800324c <__muldf3+0x1c0>
 80033ec:	403fe71e 	bne	r8,zero,800338c <__muldf3+0x300>
 80033f0:	01004004 	movi	r4,256
 80033f4:	4904703a 	and	r2,r9,r4
 80033f8:	10c4b03a 	or	r2,r2,r3
 80033fc:	103fe31e 	bne	r2,zero,800338c <__muldf3+0x300>
 8003400:	94c4b03a 	or	r2,r18,r19
 8003404:	103fe126 	beq	r2,zero,800338c <__muldf3+0x300>
 8003408:	49c5883a 	add	r2,r9,r7
 800340c:	1251803a 	cmpltu	r8,r2,r9
 8003410:	4291883a 	add	r8,r8,r10
 8003414:	013fc004 	movi	r4,-256
 8003418:	1112703a 	and	r9,r2,r4
 800341c:	4015883a 	mov	r10,r8
 8003420:	003fda06 	br	800338c <__muldf3+0x300>
 8003424:	6813883a 	mov	r9,r13
 8003428:	003fce06 	br	8003364 <__muldf3+0x2d8>
 800342c:	143f7c36 	bltu	r2,r16,8003220 <__muldf3+0x194>
 8003430:	003fdd06 	br	80033a8 <__muldf3+0x31c>
 8003434:	12bf852e 	bgeu	r2,r10,800324c <__muldf3+0x1c0>
 8003438:	003fe506 	br	80033d0 <__muldf3+0x344>
 800343c:	00800084 	movi	r2,2
 8003440:	20bf351e 	bne	r4,r2,8003118 <__muldf3+0x8c>
 8003444:	01020074 	movhi	r4,2049
 8003448:	21223a04 	addi	r4,r4,-30488
 800344c:	003f3f06 	br	800314c <__muldf3+0xc0>

08003450 <__divdf3>:
 8003450:	deffed04 	addi	sp,sp,-76
 8003454:	dcc01115 	stw	r19,68(sp)
 8003458:	dcc00404 	addi	r19,sp,16
 800345c:	2011883a 	mov	r8,r4
 8003460:	2813883a 	mov	r9,r5
 8003464:	dc000e15 	stw	r16,56(sp)
 8003468:	d809883a 	mov	r4,sp
 800346c:	980b883a 	mov	r5,r19
 8003470:	dc000904 	addi	r16,sp,36
 8003474:	dfc01215 	stw	ra,72(sp)
 8003478:	da400115 	stw	r9,4(sp)
 800347c:	d9c00315 	stw	r7,12(sp)
 8003480:	da000015 	stw	r8,0(sp)
 8003484:	d9800215 	stw	r6,8(sp)
 8003488:	dc801015 	stw	r18,64(sp)
 800348c:	dc400f15 	stw	r17,60(sp)
 8003490:	80043680 	call	8004368 <__unpack_d>
 8003494:	d9000204 	addi	r4,sp,8
 8003498:	800b883a 	mov	r5,r16
 800349c:	80043680 	call	8004368 <__unpack_d>
 80034a0:	d9000417 	ldw	r4,16(sp)
 80034a4:	00800044 	movi	r2,1
 80034a8:	11000b2e 	bgeu	r2,r4,80034d8 <__divdf3+0x88>
 80034ac:	d9400917 	ldw	r5,36(sp)
 80034b0:	1140762e 	bgeu	r2,r5,800368c <__divdf3+0x23c>
 80034b4:	d8800517 	ldw	r2,20(sp)
 80034b8:	d8c00a17 	ldw	r3,40(sp)
 80034bc:	01800104 	movi	r6,4
 80034c0:	10c4f03a 	xor	r2,r2,r3
 80034c4:	d8800515 	stw	r2,20(sp)
 80034c8:	21800226 	beq	r4,r6,80034d4 <__divdf3+0x84>
 80034cc:	00800084 	movi	r2,2
 80034d0:	2080141e 	bne	r4,r2,8003524 <__divdf3+0xd4>
 80034d4:	29000926 	beq	r5,r4,80034fc <__divdf3+0xac>
 80034d8:	9809883a 	mov	r4,r19
 80034dc:	80040540 	call	8004054 <__pack_d>
 80034e0:	dfc01217 	ldw	ra,72(sp)
 80034e4:	dcc01117 	ldw	r19,68(sp)
 80034e8:	dc801017 	ldw	r18,64(sp)
 80034ec:	dc400f17 	ldw	r17,60(sp)
 80034f0:	dc000e17 	ldw	r16,56(sp)
 80034f4:	dec01304 	addi	sp,sp,76
 80034f8:	f800283a 	ret
 80034fc:	01020074 	movhi	r4,2049
 8003500:	21223a04 	addi	r4,r4,-30488
 8003504:	80040540 	call	8004054 <__pack_d>
 8003508:	dfc01217 	ldw	ra,72(sp)
 800350c:	dcc01117 	ldw	r19,68(sp)
 8003510:	dc801017 	ldw	r18,64(sp)
 8003514:	dc400f17 	ldw	r17,60(sp)
 8003518:	dc000e17 	ldw	r16,56(sp)
 800351c:	dec01304 	addi	sp,sp,76
 8003520:	f800283a 	ret
 8003524:	29805b26 	beq	r5,r6,8003694 <__divdf3+0x244>
 8003528:	28802d26 	beq	r5,r2,80035e0 <__divdf3+0x190>
 800352c:	d8c00617 	ldw	r3,24(sp)
 8003530:	d8800b17 	ldw	r2,44(sp)
 8003534:	d9c00817 	ldw	r7,32(sp)
 8003538:	dc400d17 	ldw	r17,52(sp)
 800353c:	188bc83a 	sub	r5,r3,r2
 8003540:	d9800717 	ldw	r6,28(sp)
 8003544:	dc000c17 	ldw	r16,48(sp)
 8003548:	d9400615 	stw	r5,24(sp)
 800354c:	3c403836 	bltu	r7,r17,8003630 <__divdf3+0x1e0>
 8003550:	89c03626 	beq	r17,r7,800362c <__divdf3+0x1dc>
 8003554:	0015883a 	mov	r10,zero
 8003558:	001d883a 	mov	r14,zero
 800355c:	02c40034 	movhi	r11,4096
 8003560:	001f883a 	mov	r15,zero
 8003564:	003f883a 	mov	ra,zero
 8003568:	04800f44 	movi	r18,61
 800356c:	00000f06 	br	80035ac <__divdf3+0x15c>
 8003570:	601d883a 	mov	r14,r12
 8003574:	681f883a 	mov	r15,r13
 8003578:	400d883a 	mov	r6,r8
 800357c:	100f883a 	mov	r7,r2
 8003580:	3191883a 	add	r8,r6,r6
 8003584:	5808d07a 	srli	r4,r11,1
 8003588:	4185803a 	cmpltu	r2,r8,r6
 800358c:	39d3883a 	add	r9,r7,r7
 8003590:	28c6b03a 	or	r3,r5,r3
 8003594:	1245883a 	add	r2,r2,r9
 8003598:	1815883a 	mov	r10,r3
 800359c:	2017883a 	mov	r11,r4
 80035a0:	400d883a 	mov	r6,r8
 80035a4:	100f883a 	mov	r7,r2
 80035a8:	fc801726 	beq	ra,r18,8003608 <__divdf3+0x1b8>
 80035ac:	580a97fa 	slli	r5,r11,31
 80035b0:	5006d07a 	srli	r3,r10,1
 80035b4:	ffc00044 	addi	ra,ra,1
 80035b8:	3c7ff136 	bltu	r7,r17,8003580 <__divdf3+0x130>
 80035bc:	3411c83a 	sub	r8,r6,r16
 80035c0:	3205803a 	cmpltu	r2,r6,r8
 80035c4:	3c53c83a 	sub	r9,r7,r17
 80035c8:	7298b03a 	or	r12,r14,r10
 80035cc:	7adab03a 	or	r13,r15,r11
 80035d0:	4885c83a 	sub	r2,r9,r2
 80035d4:	89ffe61e 	bne	r17,r7,8003570 <__divdf3+0x120>
 80035d8:	343fe936 	bltu	r6,r16,8003580 <__divdf3+0x130>
 80035dc:	003fe406 	br	8003570 <__divdf3+0x120>
 80035e0:	9809883a 	mov	r4,r19
 80035e4:	d9800415 	stw	r6,16(sp)
 80035e8:	80040540 	call	8004054 <__pack_d>
 80035ec:	dfc01217 	ldw	ra,72(sp)
 80035f0:	dcc01117 	ldw	r19,68(sp)
 80035f4:	dc801017 	ldw	r18,64(sp)
 80035f8:	dc400f17 	ldw	r17,60(sp)
 80035fc:	dc000e17 	ldw	r16,56(sp)
 8003600:	dec01304 	addi	sp,sp,76
 8003604:	f800283a 	ret
 8003608:	00803fc4 	movi	r2,255
 800360c:	7090703a 	and	r8,r14,r2
 8003610:	00802004 	movi	r2,128
 8003614:	0007883a 	mov	r3,zero
 8003618:	0013883a 	mov	r9,zero
 800361c:	40800d26 	beq	r8,r2,8003654 <__divdf3+0x204>
 8003620:	dbc00815 	stw	r15,32(sp)
 8003624:	db800715 	stw	r14,28(sp)
 8003628:	003fab06 	br	80034d8 <__divdf3+0x88>
 800362c:	343fc92e 	bgeu	r6,r16,8003554 <__divdf3+0x104>
 8003630:	3185883a 	add	r2,r6,r6
 8003634:	1189803a 	cmpltu	r4,r2,r6
 8003638:	39c7883a 	add	r3,r7,r7
 800363c:	20c9883a 	add	r4,r4,r3
 8003640:	297fffc4 	addi	r5,r5,-1
 8003644:	100d883a 	mov	r6,r2
 8003648:	200f883a 	mov	r7,r4
 800364c:	d9400615 	stw	r5,24(sp)
 8003650:	003fc006 	br	8003554 <__divdf3+0x104>
 8003654:	483ff21e 	bne	r9,zero,8003620 <__divdf3+0x1d0>
 8003658:	01004004 	movi	r4,256
 800365c:	7104703a 	and	r2,r14,r4
 8003660:	10c4b03a 	or	r2,r2,r3
 8003664:	103fee1e 	bne	r2,zero,8003620 <__divdf3+0x1d0>
 8003668:	31c4b03a 	or	r2,r6,r7
 800366c:	103fec26 	beq	r2,zero,8003620 <__divdf3+0x1d0>
 8003670:	7205883a 	add	r2,r14,r8
 8003674:	1391803a 	cmpltu	r8,r2,r14
 8003678:	43d1883a 	add	r8,r8,r15
 800367c:	013fc004 	movi	r4,-256
 8003680:	111c703a 	and	r14,r2,r4
 8003684:	401f883a 	mov	r15,r8
 8003688:	003fe506 	br	8003620 <__divdf3+0x1d0>
 800368c:	8009883a 	mov	r4,r16
 8003690:	003f9206 	br	80034dc <__divdf3+0x8c>
 8003694:	9809883a 	mov	r4,r19
 8003698:	d8000715 	stw	zero,28(sp)
 800369c:	d8000815 	stw	zero,32(sp)
 80036a0:	d8000615 	stw	zero,24(sp)
 80036a4:	003f8d06 	br	80034dc <__divdf3+0x8c>

080036a8 <__eqdf2>:
 80036a8:	deffef04 	addi	sp,sp,-68
 80036ac:	dc400f15 	stw	r17,60(sp)
 80036b0:	dc400404 	addi	r17,sp,16
 80036b4:	2005883a 	mov	r2,r4
 80036b8:	2807883a 	mov	r3,r5
 80036bc:	dc000e15 	stw	r16,56(sp)
 80036c0:	d809883a 	mov	r4,sp
 80036c4:	880b883a 	mov	r5,r17
 80036c8:	dc000904 	addi	r16,sp,36
 80036cc:	d8c00115 	stw	r3,4(sp)
 80036d0:	d8800015 	stw	r2,0(sp)
 80036d4:	d9800215 	stw	r6,8(sp)
 80036d8:	dfc01015 	stw	ra,64(sp)
 80036dc:	d9c00315 	stw	r7,12(sp)
 80036e0:	80043680 	call	8004368 <__unpack_d>
 80036e4:	d9000204 	addi	r4,sp,8
 80036e8:	800b883a 	mov	r5,r16
 80036ec:	80043680 	call	8004368 <__unpack_d>
 80036f0:	d8800417 	ldw	r2,16(sp)
 80036f4:	00c00044 	movi	r3,1
 80036f8:	180d883a 	mov	r6,r3
 80036fc:	1880062e 	bgeu	r3,r2,8003718 <__eqdf2+0x70>
 8003700:	d8800917 	ldw	r2,36(sp)
 8003704:	8809883a 	mov	r4,r17
 8003708:	800b883a 	mov	r5,r16
 800370c:	1880022e 	bgeu	r3,r2,8003718 <__eqdf2+0x70>
 8003710:	80044a00 	call	80044a0 <__fpcmp_parts_d>
 8003714:	100d883a 	mov	r6,r2
 8003718:	3005883a 	mov	r2,r6
 800371c:	dfc01017 	ldw	ra,64(sp)
 8003720:	dc400f17 	ldw	r17,60(sp)
 8003724:	dc000e17 	ldw	r16,56(sp)
 8003728:	dec01104 	addi	sp,sp,68
 800372c:	f800283a 	ret

08003730 <__nedf2>:
 8003730:	deffef04 	addi	sp,sp,-68
 8003734:	dc400f15 	stw	r17,60(sp)
 8003738:	dc400404 	addi	r17,sp,16
 800373c:	2005883a 	mov	r2,r4
 8003740:	2807883a 	mov	r3,r5
 8003744:	dc000e15 	stw	r16,56(sp)
 8003748:	d809883a 	mov	r4,sp
 800374c:	880b883a 	mov	r5,r17
 8003750:	dc000904 	addi	r16,sp,36
 8003754:	d8c00115 	stw	r3,4(sp)
 8003758:	d8800015 	stw	r2,0(sp)
 800375c:	d9800215 	stw	r6,8(sp)
 8003760:	dfc01015 	stw	ra,64(sp)
 8003764:	d9c00315 	stw	r7,12(sp)
 8003768:	80043680 	call	8004368 <__unpack_d>
 800376c:	d9000204 	addi	r4,sp,8
 8003770:	800b883a 	mov	r5,r16
 8003774:	80043680 	call	8004368 <__unpack_d>
 8003778:	d8800417 	ldw	r2,16(sp)
 800377c:	00c00044 	movi	r3,1
 8003780:	180d883a 	mov	r6,r3
 8003784:	1880062e 	bgeu	r3,r2,80037a0 <__nedf2+0x70>
 8003788:	d8800917 	ldw	r2,36(sp)
 800378c:	8809883a 	mov	r4,r17
 8003790:	800b883a 	mov	r5,r16
 8003794:	1880022e 	bgeu	r3,r2,80037a0 <__nedf2+0x70>
 8003798:	80044a00 	call	80044a0 <__fpcmp_parts_d>
 800379c:	100d883a 	mov	r6,r2
 80037a0:	3005883a 	mov	r2,r6
 80037a4:	dfc01017 	ldw	ra,64(sp)
 80037a8:	dc400f17 	ldw	r17,60(sp)
 80037ac:	dc000e17 	ldw	r16,56(sp)
 80037b0:	dec01104 	addi	sp,sp,68
 80037b4:	f800283a 	ret

080037b8 <__gtdf2>:
 80037b8:	deffef04 	addi	sp,sp,-68
 80037bc:	dc400f15 	stw	r17,60(sp)
 80037c0:	dc400404 	addi	r17,sp,16
 80037c4:	2005883a 	mov	r2,r4
 80037c8:	2807883a 	mov	r3,r5
 80037cc:	dc000e15 	stw	r16,56(sp)
 80037d0:	d809883a 	mov	r4,sp
 80037d4:	880b883a 	mov	r5,r17
 80037d8:	dc000904 	addi	r16,sp,36
 80037dc:	d8c00115 	stw	r3,4(sp)
 80037e0:	d8800015 	stw	r2,0(sp)
 80037e4:	d9800215 	stw	r6,8(sp)
 80037e8:	dfc01015 	stw	ra,64(sp)
 80037ec:	d9c00315 	stw	r7,12(sp)
 80037f0:	80043680 	call	8004368 <__unpack_d>
 80037f4:	d9000204 	addi	r4,sp,8
 80037f8:	800b883a 	mov	r5,r16
 80037fc:	80043680 	call	8004368 <__unpack_d>
 8003800:	d8800417 	ldw	r2,16(sp)
 8003804:	00c00044 	movi	r3,1
 8003808:	01bfffc4 	movi	r6,-1
 800380c:	1880062e 	bgeu	r3,r2,8003828 <__gtdf2+0x70>
 8003810:	d8800917 	ldw	r2,36(sp)
 8003814:	8809883a 	mov	r4,r17
 8003818:	800b883a 	mov	r5,r16
 800381c:	1880022e 	bgeu	r3,r2,8003828 <__gtdf2+0x70>
 8003820:	80044a00 	call	80044a0 <__fpcmp_parts_d>
 8003824:	100d883a 	mov	r6,r2
 8003828:	3005883a 	mov	r2,r6
 800382c:	dfc01017 	ldw	ra,64(sp)
 8003830:	dc400f17 	ldw	r17,60(sp)
 8003834:	dc000e17 	ldw	r16,56(sp)
 8003838:	dec01104 	addi	sp,sp,68
 800383c:	f800283a 	ret

08003840 <__ltdf2>:
 8003840:	deffef04 	addi	sp,sp,-68
 8003844:	dc400f15 	stw	r17,60(sp)
 8003848:	dc400404 	addi	r17,sp,16
 800384c:	2005883a 	mov	r2,r4
 8003850:	2807883a 	mov	r3,r5
 8003854:	dc000e15 	stw	r16,56(sp)
 8003858:	d809883a 	mov	r4,sp
 800385c:	880b883a 	mov	r5,r17
 8003860:	dc000904 	addi	r16,sp,36
 8003864:	d8c00115 	stw	r3,4(sp)
 8003868:	d8800015 	stw	r2,0(sp)
 800386c:	d9800215 	stw	r6,8(sp)
 8003870:	dfc01015 	stw	ra,64(sp)
 8003874:	d9c00315 	stw	r7,12(sp)
 8003878:	80043680 	call	8004368 <__unpack_d>
 800387c:	d9000204 	addi	r4,sp,8
 8003880:	800b883a 	mov	r5,r16
 8003884:	80043680 	call	8004368 <__unpack_d>
 8003888:	d8800417 	ldw	r2,16(sp)
 800388c:	00c00044 	movi	r3,1
 8003890:	180d883a 	mov	r6,r3
 8003894:	1880062e 	bgeu	r3,r2,80038b0 <__ltdf2+0x70>
 8003898:	d8800917 	ldw	r2,36(sp)
 800389c:	8809883a 	mov	r4,r17
 80038a0:	800b883a 	mov	r5,r16
 80038a4:	1880022e 	bgeu	r3,r2,80038b0 <__ltdf2+0x70>
 80038a8:	80044a00 	call	80044a0 <__fpcmp_parts_d>
 80038ac:	100d883a 	mov	r6,r2
 80038b0:	3005883a 	mov	r2,r6
 80038b4:	dfc01017 	ldw	ra,64(sp)
 80038b8:	dc400f17 	ldw	r17,60(sp)
 80038bc:	dc000e17 	ldw	r16,56(sp)
 80038c0:	dec01104 	addi	sp,sp,68
 80038c4:	f800283a 	ret

080038c8 <__ledf2>:
 80038c8:	deffef04 	addi	sp,sp,-68
 80038cc:	dc400f15 	stw	r17,60(sp)
 80038d0:	dc400404 	addi	r17,sp,16
 80038d4:	2005883a 	mov	r2,r4
 80038d8:	2807883a 	mov	r3,r5
 80038dc:	dc000e15 	stw	r16,56(sp)
 80038e0:	d809883a 	mov	r4,sp
 80038e4:	880b883a 	mov	r5,r17
 80038e8:	dc000904 	addi	r16,sp,36
 80038ec:	d8c00115 	stw	r3,4(sp)
 80038f0:	d8800015 	stw	r2,0(sp)
 80038f4:	d9800215 	stw	r6,8(sp)
 80038f8:	dfc01015 	stw	ra,64(sp)
 80038fc:	d9c00315 	stw	r7,12(sp)
 8003900:	80043680 	call	8004368 <__unpack_d>
 8003904:	d9000204 	addi	r4,sp,8
 8003908:	800b883a 	mov	r5,r16
 800390c:	80043680 	call	8004368 <__unpack_d>
 8003910:	d8800417 	ldw	r2,16(sp)
 8003914:	00c00044 	movi	r3,1
 8003918:	180d883a 	mov	r6,r3
 800391c:	1880062e 	bgeu	r3,r2,8003938 <__ledf2+0x70>
 8003920:	d8800917 	ldw	r2,36(sp)
 8003924:	8809883a 	mov	r4,r17
 8003928:	800b883a 	mov	r5,r16
 800392c:	1880022e 	bgeu	r3,r2,8003938 <__ledf2+0x70>
 8003930:	80044a00 	call	80044a0 <__fpcmp_parts_d>
 8003934:	100d883a 	mov	r6,r2
 8003938:	3005883a 	mov	r2,r6
 800393c:	dfc01017 	ldw	ra,64(sp)
 8003940:	dc400f17 	ldw	r17,60(sp)
 8003944:	dc000e17 	ldw	r16,56(sp)
 8003948:	dec01104 	addi	sp,sp,68
 800394c:	f800283a 	ret

08003950 <__floatsidf>:
 8003950:	2006d7fa 	srli	r3,r4,31
 8003954:	defff604 	addi	sp,sp,-40
 8003958:	008000c4 	movi	r2,3
 800395c:	dfc00915 	stw	ra,36(sp)
 8003960:	dcc00815 	stw	r19,32(sp)
 8003964:	dc800715 	stw	r18,28(sp)
 8003968:	dc400615 	stw	r17,24(sp)
 800396c:	dc000515 	stw	r16,20(sp)
 8003970:	d8800015 	stw	r2,0(sp)
 8003974:	d8c00115 	stw	r3,4(sp)
 8003978:	20000f1e 	bne	r4,zero,80039b8 <__floatsidf+0x68>
 800397c:	00800084 	movi	r2,2
 8003980:	d8800015 	stw	r2,0(sp)
 8003984:	d809883a 	mov	r4,sp
 8003988:	80040540 	call	8004054 <__pack_d>
 800398c:	1009883a 	mov	r4,r2
 8003990:	180b883a 	mov	r5,r3
 8003994:	2005883a 	mov	r2,r4
 8003998:	2807883a 	mov	r3,r5
 800399c:	dfc00917 	ldw	ra,36(sp)
 80039a0:	dcc00817 	ldw	r19,32(sp)
 80039a4:	dc800717 	ldw	r18,28(sp)
 80039a8:	dc400617 	ldw	r17,24(sp)
 80039ac:	dc000517 	ldw	r16,20(sp)
 80039b0:	dec00a04 	addi	sp,sp,40
 80039b4:	f800283a 	ret
 80039b8:	00800f04 	movi	r2,60
 80039bc:	1807003a 	cmpeq	r3,r3,zero
 80039c0:	d8800215 	stw	r2,8(sp)
 80039c4:	18001126 	beq	r3,zero,8003a0c <__floatsidf+0xbc>
 80039c8:	0027883a 	mov	r19,zero
 80039cc:	2025883a 	mov	r18,r4
 80039d0:	d9000315 	stw	r4,12(sp)
 80039d4:	dcc00415 	stw	r19,16(sp)
 80039d8:	8003cd80 	call	8003cd8 <__clzsi2>
 80039dc:	11000744 	addi	r4,r2,29
 80039e0:	013fe80e 	bge	zero,r4,8003984 <__floatsidf+0x34>
 80039e4:	10bfff44 	addi	r2,r2,-3
 80039e8:	10000c16 	blt	r2,zero,8003a1c <__floatsidf+0xcc>
 80039ec:	90a2983a 	sll	r17,r18,r2
 80039f0:	0021883a 	mov	r16,zero
 80039f4:	d8800217 	ldw	r2,8(sp)
 80039f8:	dc400415 	stw	r17,16(sp)
 80039fc:	dc000315 	stw	r16,12(sp)
 8003a00:	1105c83a 	sub	r2,r2,r4
 8003a04:	d8800215 	stw	r2,8(sp)
 8003a08:	003fde06 	br	8003984 <__floatsidf+0x34>
 8003a0c:	00a00034 	movhi	r2,32768
 8003a10:	20800a26 	beq	r4,r2,8003a3c <__floatsidf+0xec>
 8003a14:	0109c83a 	sub	r4,zero,r4
 8003a18:	003feb06 	br	80039c8 <__floatsidf+0x78>
 8003a1c:	9006d07a 	srli	r3,r18,1
 8003a20:	008007c4 	movi	r2,31
 8003a24:	1105c83a 	sub	r2,r2,r4
 8003a28:	1886d83a 	srl	r3,r3,r2
 8003a2c:	9922983a 	sll	r17,r19,r4
 8003a30:	9120983a 	sll	r16,r18,r4
 8003a34:	1c62b03a 	or	r17,r3,r17
 8003a38:	003fee06 	br	80039f4 <__floatsidf+0xa4>
 8003a3c:	0009883a 	mov	r4,zero
 8003a40:	01707834 	movhi	r5,49632
 8003a44:	003fd306 	br	8003994 <__floatsidf+0x44>

08003a48 <__make_dp>:
 8003a48:	defff904 	addi	sp,sp,-28
 8003a4c:	d8c00717 	ldw	r3,28(sp)
 8003a50:	d9000015 	stw	r4,0(sp)
 8003a54:	d809883a 	mov	r4,sp
 8003a58:	dfc00515 	stw	ra,20(sp)
 8003a5c:	d9c00615 	stw	r7,24(sp)
 8003a60:	d9400115 	stw	r5,4(sp)
 8003a64:	d9800215 	stw	r6,8(sp)
 8003a68:	d8c00415 	stw	r3,16(sp)
 8003a6c:	d9c00315 	stw	r7,12(sp)
 8003a70:	80040540 	call	8004054 <__pack_d>
 8003a74:	dfc00517 	ldw	ra,20(sp)
 8003a78:	dec00704 	addi	sp,sp,28
 8003a7c:	f800283a 	ret

08003a80 <__truncdfsf2>:
 8003a80:	defff804 	addi	sp,sp,-32
 8003a84:	2005883a 	mov	r2,r4
 8003a88:	2807883a 	mov	r3,r5
 8003a8c:	d809883a 	mov	r4,sp
 8003a90:	d9400204 	addi	r5,sp,8
 8003a94:	d8c00115 	stw	r3,4(sp)
 8003a98:	d8800015 	stw	r2,0(sp)
 8003a9c:	dfc00715 	stw	ra,28(sp)
 8003aa0:	80043680 	call	8004368 <__unpack_d>
 8003aa4:	d9c00517 	ldw	r7,20(sp)
 8003aa8:	da000617 	ldw	r8,24(sp)
 8003aac:	02d00034 	movhi	r11,16384
 8003ab0:	5affffc4 	addi	r11,r11,-1
 8003ab4:	3812d7ba 	srli	r9,r7,30
 8003ab8:	401a90ba 	slli	r13,r8,2
 8003abc:	3ac4703a 	and	r2,r7,r11
 8003ac0:	0007883a 	mov	r3,zero
 8003ac4:	6a52b03a 	or	r9,r13,r9
 8003ac8:	10c4b03a 	or	r2,r2,r3
 8003acc:	d9000217 	ldw	r4,8(sp)
 8003ad0:	d9400317 	ldw	r5,12(sp)
 8003ad4:	d9800417 	ldw	r6,16(sp)
 8003ad8:	480f883a 	mov	r7,r9
 8003adc:	10000126 	beq	r2,zero,8003ae4 <__truncdfsf2+0x64>
 8003ae0:	49c00054 	ori	r7,r9,1
 8003ae4:	80040280 	call	8004028 <__make_fp>
 8003ae8:	dfc00717 	ldw	ra,28(sp)
 8003aec:	dec00804 	addi	sp,sp,32
 8003af0:	f800283a 	ret

08003af4 <udivmodsi4>:
 8003af4:	29001b2e 	bgeu	r5,r4,8003b64 <udivmodsi4+0x70>
 8003af8:	28001a16 	blt	r5,zero,8003b64 <udivmodsi4+0x70>
 8003afc:	00800044 	movi	r2,1
 8003b00:	0007883a 	mov	r3,zero
 8003b04:	01c007c4 	movi	r7,31
 8003b08:	00000306 	br	8003b18 <udivmodsi4+0x24>
 8003b0c:	19c01326 	beq	r3,r7,8003b5c <udivmodsi4+0x68>
 8003b10:	18c00044 	addi	r3,r3,1
 8003b14:	28000416 	blt	r5,zero,8003b28 <udivmodsi4+0x34>
 8003b18:	294b883a 	add	r5,r5,r5
 8003b1c:	1085883a 	add	r2,r2,r2
 8003b20:	293ffa36 	bltu	r5,r4,8003b0c <udivmodsi4+0x18>
 8003b24:	10000d26 	beq	r2,zero,8003b5c <udivmodsi4+0x68>
 8003b28:	0007883a 	mov	r3,zero
 8003b2c:	21400236 	bltu	r4,r5,8003b38 <udivmodsi4+0x44>
 8003b30:	2149c83a 	sub	r4,r4,r5
 8003b34:	1886b03a 	or	r3,r3,r2
 8003b38:	1004d07a 	srli	r2,r2,1
 8003b3c:	280ad07a 	srli	r5,r5,1
 8003b40:	103ffa1e 	bne	r2,zero,8003b2c <udivmodsi4+0x38>
 8003b44:	30000226 	beq	r6,zero,8003b50 <udivmodsi4+0x5c>
 8003b48:	2005883a 	mov	r2,r4
 8003b4c:	f800283a 	ret
 8003b50:	1809883a 	mov	r4,r3
 8003b54:	2005883a 	mov	r2,r4
 8003b58:	f800283a 	ret
 8003b5c:	0007883a 	mov	r3,zero
 8003b60:	003ff806 	br	8003b44 <udivmodsi4+0x50>
 8003b64:	00800044 	movi	r2,1
 8003b68:	0007883a 	mov	r3,zero
 8003b6c:	003fef06 	br	8003b2c <udivmodsi4+0x38>

08003b70 <__divsi3>:
 8003b70:	defffe04 	addi	sp,sp,-8
 8003b74:	dc000015 	stw	r16,0(sp)
 8003b78:	dfc00115 	stw	ra,4(sp)
 8003b7c:	0021883a 	mov	r16,zero
 8003b80:	20000c16 	blt	r4,zero,8003bb4 <__divsi3+0x44>
 8003b84:	000d883a 	mov	r6,zero
 8003b88:	28000e16 	blt	r5,zero,8003bc4 <__divsi3+0x54>
 8003b8c:	8003af40 	call	8003af4 <udivmodsi4>
 8003b90:	1007883a 	mov	r3,r2
 8003b94:	8005003a 	cmpeq	r2,r16,zero
 8003b98:	1000011e 	bne	r2,zero,8003ba0 <__divsi3+0x30>
 8003b9c:	00c7c83a 	sub	r3,zero,r3
 8003ba0:	1805883a 	mov	r2,r3
 8003ba4:	dfc00117 	ldw	ra,4(sp)
 8003ba8:	dc000017 	ldw	r16,0(sp)
 8003bac:	dec00204 	addi	sp,sp,8
 8003bb0:	f800283a 	ret
 8003bb4:	0109c83a 	sub	r4,zero,r4
 8003bb8:	04000044 	movi	r16,1
 8003bbc:	000d883a 	mov	r6,zero
 8003bc0:	283ff20e 	bge	r5,zero,8003b8c <__divsi3+0x1c>
 8003bc4:	014bc83a 	sub	r5,zero,r5
 8003bc8:	8021003a 	cmpeq	r16,r16,zero
 8003bcc:	003fef06 	br	8003b8c <__divsi3+0x1c>

08003bd0 <__modsi3>:
 8003bd0:	deffff04 	addi	sp,sp,-4
 8003bd4:	dfc00015 	stw	ra,0(sp)
 8003bd8:	01800044 	movi	r6,1
 8003bdc:	2807883a 	mov	r3,r5
 8003be0:	20000416 	blt	r4,zero,8003bf4 <__modsi3+0x24>
 8003be4:	28000c16 	blt	r5,zero,8003c18 <__modsi3+0x48>
 8003be8:	dfc00017 	ldw	ra,0(sp)
 8003bec:	dec00104 	addi	sp,sp,4
 8003bf0:	8003af41 	jmpi	8003af4 <udivmodsi4>
 8003bf4:	0109c83a 	sub	r4,zero,r4
 8003bf8:	28000b16 	blt	r5,zero,8003c28 <__modsi3+0x58>
 8003bfc:	180b883a 	mov	r5,r3
 8003c00:	01800044 	movi	r6,1
 8003c04:	8003af40 	call	8003af4 <udivmodsi4>
 8003c08:	0085c83a 	sub	r2,zero,r2
 8003c0c:	dfc00017 	ldw	ra,0(sp)
 8003c10:	dec00104 	addi	sp,sp,4
 8003c14:	f800283a 	ret
 8003c18:	014bc83a 	sub	r5,zero,r5
 8003c1c:	dfc00017 	ldw	ra,0(sp)
 8003c20:	dec00104 	addi	sp,sp,4
 8003c24:	8003af41 	jmpi	8003af4 <udivmodsi4>
 8003c28:	0147c83a 	sub	r3,zero,r5
 8003c2c:	003ff306 	br	8003bfc <__modsi3+0x2c>

08003c30 <__udivsi3>:
 8003c30:	000d883a 	mov	r6,zero
 8003c34:	8003af41 	jmpi	8003af4 <udivmodsi4>

08003c38 <__umodsi3>:
 8003c38:	01800044 	movi	r6,1
 8003c3c:	8003af41 	jmpi	8003af4 <udivmodsi4>

08003c40 <__muldi3>:
 8003c40:	2011883a 	mov	r8,r4
 8003c44:	427fffcc 	andi	r9,r8,65535
 8003c48:	4018d43a 	srli	r12,r8,16
 8003c4c:	32bfffcc 	andi	r10,r6,65535
 8003c50:	3016d43a 	srli	r11,r6,16
 8003c54:	4a85383a 	mul	r2,r9,r10
 8003c58:	6295383a 	mul	r10,r12,r10
 8003c5c:	4ad3383a 	mul	r9,r9,r11
 8003c60:	113fffcc 	andi	r4,r2,65535
 8003c64:	1004d43a 	srli	r2,r2,16
 8003c68:	4a93883a 	add	r9,r9,r10
 8003c6c:	3807883a 	mov	r3,r7
 8003c70:	1245883a 	add	r2,r2,r9
 8003c74:	280f883a 	mov	r7,r5
 8003c78:	180b883a 	mov	r5,r3
 8003c7c:	1006943a 	slli	r3,r2,16
 8003c80:	defffd04 	addi	sp,sp,-12
 8003c84:	dc800215 	stw	r18,8(sp)
 8003c88:	1907883a 	add	r3,r3,r4
 8003c8c:	dc400115 	stw	r17,4(sp)
 8003c90:	dc000015 	stw	r16,0(sp)
 8003c94:	4165383a 	mul	r18,r8,r5
 8003c98:	31e3383a 	mul	r17,r6,r7
 8003c9c:	1012d43a 	srli	r9,r2,16
 8003ca0:	62d9383a 	mul	r12,r12,r11
 8003ca4:	181f883a 	mov	r15,r3
 8003ca8:	1280022e 	bgeu	r2,r10,8003cb4 <__muldi3+0x74>
 8003cac:	00800074 	movhi	r2,1
 8003cb0:	6099883a 	add	r12,r12,r2
 8003cb4:	624d883a 	add	r6,r12,r9
 8003cb8:	9187883a 	add	r3,r18,r6
 8003cbc:	88c7883a 	add	r3,r17,r3
 8003cc0:	7805883a 	mov	r2,r15
 8003cc4:	dc800217 	ldw	r18,8(sp)
 8003cc8:	dc400117 	ldw	r17,4(sp)
 8003ccc:	dc000017 	ldw	r16,0(sp)
 8003cd0:	dec00304 	addi	sp,sp,12
 8003cd4:	f800283a 	ret

08003cd8 <__clzsi2>:
 8003cd8:	00bfffd4 	movui	r2,65535
 8003cdc:	11000e36 	bltu	r2,r4,8003d18 <__clzsi2+0x40>
 8003ce0:	00803fc4 	movi	r2,255
 8003ce4:	01400204 	movi	r5,8
 8003ce8:	0007883a 	mov	r3,zero
 8003cec:	11001036 	bltu	r2,r4,8003d30 <__clzsi2+0x58>
 8003cf0:	000b883a 	mov	r5,zero
 8003cf4:	20c6d83a 	srl	r3,r4,r3
 8003cf8:	00820074 	movhi	r2,2049
 8003cfc:	10a23f04 	addi	r2,r2,-30468
 8003d00:	1887883a 	add	r3,r3,r2
 8003d04:	18800003 	ldbu	r2,0(r3)
 8003d08:	00c00804 	movi	r3,32
 8003d0c:	2885883a 	add	r2,r5,r2
 8003d10:	1885c83a 	sub	r2,r3,r2
 8003d14:	f800283a 	ret
 8003d18:	01400404 	movi	r5,16
 8003d1c:	00804034 	movhi	r2,256
 8003d20:	10bfffc4 	addi	r2,r2,-1
 8003d24:	2807883a 	mov	r3,r5
 8003d28:	113ff22e 	bgeu	r2,r4,8003cf4 <__clzsi2+0x1c>
 8003d2c:	01400604 	movi	r5,24
 8003d30:	2807883a 	mov	r3,r5
 8003d34:	20c6d83a 	srl	r3,r4,r3
 8003d38:	00820074 	movhi	r2,2049
 8003d3c:	10a23f04 	addi	r2,r2,-30468
 8003d40:	1887883a 	add	r3,r3,r2
 8003d44:	18800003 	ldbu	r2,0(r3)
 8003d48:	00c00804 	movi	r3,32
 8003d4c:	2885883a 	add	r2,r5,r2
 8003d50:	1885c83a 	sub	r2,r3,r2
 8003d54:	f800283a 	ret

08003d58 <__pack_f>:
 8003d58:	20c00017 	ldw	r3,0(r4)
 8003d5c:	01c00044 	movi	r7,1
 8003d60:	21800317 	ldw	r6,12(r4)
 8003d64:	21400117 	ldw	r5,4(r4)
 8003d68:	38c02d2e 	bgeu	r7,r3,8003e20 <__pack_f+0xc8>
 8003d6c:	00800104 	movi	r2,4
 8003d70:	18802826 	beq	r3,r2,8003e14 <__pack_f+0xbc>
 8003d74:	00800084 	movi	r2,2
 8003d78:	18800126 	beq	r3,r2,8003d80 <__pack_f+0x28>
 8003d7c:	3000101e 	bne	r6,zero,8003dc0 <__pack_f+0x68>
 8003d80:	000d883a 	mov	r6,zero
 8003d84:	0007883a 	mov	r3,zero
 8003d88:	19003fcc 	andi	r4,r3,255
 8003d8c:	200895fa 	slli	r4,r4,23
 8003d90:	00c02034 	movhi	r3,128
 8003d94:	18ffffc4 	addi	r3,r3,-1
 8003d98:	30c6703a 	and	r3,r6,r3
 8003d9c:	10a0002c 	andhi	r2,r2,32768
 8003da0:	10c4b03a 	or	r2,r2,r3
 8003da4:	280a97fa 	slli	r5,r5,31
 8003da8:	1104b03a 	or	r2,r2,r4
 8003dac:	00e00034 	movhi	r3,32768
 8003db0:	18ffffc4 	addi	r3,r3,-1
 8003db4:	10c4703a 	and	r2,r2,r3
 8003db8:	1144b03a 	or	r2,r2,r5
 8003dbc:	f800283a 	ret
 8003dc0:	21000217 	ldw	r4,8(r4)
 8003dc4:	00bfe084 	movi	r2,-126
 8003dc8:	20801b16 	blt	r4,r2,8003e38 <__pack_f+0xe0>
 8003dcc:	00801fc4 	movi	r2,127
 8003dd0:	11001016 	blt	r2,r4,8003e14 <__pack_f+0xbc>
 8003dd4:	308e703a 	and	r7,r6,r2
 8003dd8:	2087883a 	add	r3,r4,r2
 8003ddc:	00801004 	movi	r2,64
 8003de0:	38800526 	beq	r7,r2,8003df8 <__pack_f+0xa0>
 8003de4:	31800fc4 	addi	r6,r6,63
 8003de8:	30000716 	blt	r6,zero,8003e08 <__pack_f+0xb0>
 8003dec:	300490ba 	slli	r2,r6,2
 8003df0:	100cd27a 	srli	r6,r2,9
 8003df4:	003fe406 	br	8003d88 <__pack_f+0x30>
 8003df8:	3080200c 	andi	r2,r6,128
 8003dfc:	103ffa26 	beq	r2,zero,8003de8 <__pack_f+0x90>
 8003e00:	31cd883a 	add	r6,r6,r7
 8003e04:	003ff806 	br	8003de8 <__pack_f+0x90>
 8003e08:	300cd07a 	srli	r6,r6,1
 8003e0c:	18c00044 	addi	r3,r3,1
 8003e10:	003ff606 	br	8003dec <__pack_f+0x94>
 8003e14:	000d883a 	mov	r6,zero
 8003e18:	00ffffc4 	movi	r3,-1
 8003e1c:	003fda06 	br	8003d88 <__pack_f+0x30>
 8003e20:	31800434 	orhi	r6,r6,16
 8003e24:	00802034 	movhi	r2,128
 8003e28:	10bfffc4 	addi	r2,r2,-1
 8003e2c:	308c703a 	and	r6,r6,r2
 8003e30:	00ffffc4 	movi	r3,-1
 8003e34:	003fd406 	br	8003d88 <__pack_f+0x30>
 8003e38:	1109c83a 	sub	r4,r2,r4
 8003e3c:	00800644 	movi	r2,25
 8003e40:	11001216 	blt	r2,r4,8003e8c <__pack_f+0x134>
 8003e44:	3904983a 	sll	r2,r7,r4
 8003e48:	3106d83a 	srl	r3,r6,r4
 8003e4c:	10bfffc4 	addi	r2,r2,-1
 8003e50:	3084703a 	and	r2,r6,r2
 8003e54:	1004c03a 	cmpne	r2,r2,zero
 8003e58:	1886b03a 	or	r3,r3,r2
 8003e5c:	19001fcc 	andi	r4,r3,127
 8003e60:	00801004 	movi	r2,64
 8003e64:	20800c26 	beq	r4,r2,8003e98 <__pack_f+0x140>
 8003e68:	18c00fc4 	addi	r3,r3,63
 8003e6c:	00900034 	movhi	r2,16384
 8003e70:	10bfffc4 	addi	r2,r2,-1
 8003e74:	180cd1fa 	srli	r6,r3,7
 8003e78:	10c7803a 	cmpltu	r3,r2,r3
 8003e7c:	00802034 	movhi	r2,128
 8003e80:	10bfffc4 	addi	r2,r2,-1
 8003e84:	308c703a 	and	r6,r6,r2
 8003e88:	003fbf06 	br	8003d88 <__pack_f+0x30>
 8003e8c:	0007883a 	mov	r3,zero
 8003e90:	000d883a 	mov	r6,zero
 8003e94:	003ff906 	br	8003e7c <__pack_f+0x124>
 8003e98:	1880200c 	andi	r2,r3,128
 8003e9c:	10000126 	beq	r2,zero,8003ea4 <__pack_f+0x14c>
 8003ea0:	1907883a 	add	r3,r3,r4
 8003ea4:	180cd1fa 	srli	r6,r3,7
 8003ea8:	00900034 	movhi	r2,16384
 8003eac:	10bfffc4 	addi	r2,r2,-1
 8003eb0:	10c7803a 	cmpltu	r3,r2,r3
 8003eb4:	003ff106 	br	8003e7c <__pack_f+0x124>

08003eb8 <__unpack_f>:
 8003eb8:	21800017 	ldw	r6,0(r4)
 8003ebc:	00c02034 	movhi	r3,128
 8003ec0:	18ffffc4 	addi	r3,r3,-1
 8003ec4:	3004d5fa 	srli	r2,r6,23
 8003ec8:	3008d7fa 	srli	r4,r6,31
 8003ecc:	30ce703a 	and	r7,r6,r3
 8003ed0:	10c03fcc 	andi	r3,r2,255
 8003ed4:	29000115 	stw	r4,4(r5)
 8003ed8:	1800131e 	bne	r3,zero,8003f28 <__unpack_f+0x70>
 8003edc:	38000f26 	beq	r7,zero,8003f1c <__unpack_f+0x64>
 8003ee0:	380691fa 	slli	r3,r7,7
 8003ee4:	01bfe084 	movi	r6,-126
 8003ee8:	008000c4 	movi	r2,3
 8003eec:	01100034 	movhi	r4,16384
 8003ef0:	213fffc4 	addi	r4,r4,-1
 8003ef4:	28800015 	stw	r2,0(r5)
 8003ef8:	29800215 	stw	r6,8(r5)
 8003efc:	20c00536 	bltu	r4,r3,8003f14 <__unpack_f+0x5c>
 8003f00:	3005883a 	mov	r2,r6
 8003f04:	18c7883a 	add	r3,r3,r3
 8003f08:	10bfffc4 	addi	r2,r2,-1
 8003f0c:	20fffd2e 	bgeu	r4,r3,8003f04 <__unpack_f+0x4c>
 8003f10:	28800215 	stw	r2,8(r5)
 8003f14:	28c00315 	stw	r3,12(r5)
 8003f18:	f800283a 	ret
 8003f1c:	00800084 	movi	r2,2
 8003f20:	28800015 	stw	r2,0(r5)
 8003f24:	f800283a 	ret
 8003f28:	00803fc4 	movi	r2,255
 8003f2c:	18800826 	beq	r3,r2,8003f50 <__unpack_f+0x98>
 8003f30:	380491fa 	slli	r2,r7,7
 8003f34:	18ffe044 	addi	r3,r3,-127
 8003f38:	28c00215 	stw	r3,8(r5)
 8003f3c:	10900034 	orhi	r2,r2,16384
 8003f40:	28800315 	stw	r2,12(r5)
 8003f44:	008000c4 	movi	r2,3
 8003f48:	28800015 	stw	r2,0(r5)
 8003f4c:	f800283a 	ret
 8003f50:	3800031e 	bne	r7,zero,8003f60 <__unpack_f+0xa8>
 8003f54:	00800104 	movi	r2,4
 8003f58:	28800015 	stw	r2,0(r5)
 8003f5c:	f800283a 	ret
 8003f60:	3080042c 	andhi	r2,r6,16
 8003f64:	10000426 	beq	r2,zero,8003f78 <__unpack_f+0xc0>
 8003f68:	00800044 	movi	r2,1
 8003f6c:	28800015 	stw	r2,0(r5)
 8003f70:	29c00315 	stw	r7,12(r5)
 8003f74:	f800283a 	ret
 8003f78:	28000015 	stw	zero,0(r5)
 8003f7c:	003ffc06 	br	8003f70 <__unpack_f+0xb8>

08003f80 <__fpcmp_parts_f>:
 8003f80:	21800017 	ldw	r6,0(r4)
 8003f84:	00c00044 	movi	r3,1
 8003f88:	19800a2e 	bgeu	r3,r6,8003fb4 <__fpcmp_parts_f+0x34>
 8003f8c:	28800017 	ldw	r2,0(r5)
 8003f90:	1880082e 	bgeu	r3,r2,8003fb4 <__fpcmp_parts_f+0x34>
 8003f94:	00c00104 	movi	r3,4
 8003f98:	30c01e26 	beq	r6,r3,8004014 <__fpcmp_parts_f+0x94>
 8003f9c:	10c01a26 	beq	r2,r3,8004008 <__fpcmp_parts_f+0x88>
 8003fa0:	00c00084 	movi	r3,2
 8003fa4:	30c00526 	beq	r6,r3,8003fbc <__fpcmp_parts_f+0x3c>
 8003fa8:	10c0071e 	bne	r2,r3,8003fc8 <__fpcmp_parts_f+0x48>
 8003fac:	20800117 	ldw	r2,4(r4)
 8003fb0:	1000091e 	bne	r2,zero,8003fd8 <__fpcmp_parts_f+0x58>
 8003fb4:	00800044 	movi	r2,1
 8003fb8:	f800283a 	ret
 8003fbc:	10c0121e 	bne	r2,r3,8004008 <__fpcmp_parts_f+0x88>
 8003fc0:	0005883a 	mov	r2,zero
 8003fc4:	f800283a 	ret
 8003fc8:	20c00117 	ldw	r3,4(r4)
 8003fcc:	28800117 	ldw	r2,4(r5)
 8003fd0:	18800326 	beq	r3,r2,8003fe0 <__fpcmp_parts_f+0x60>
 8003fd4:	183ff726 	beq	r3,zero,8003fb4 <__fpcmp_parts_f+0x34>
 8003fd8:	00bfffc4 	movi	r2,-1
 8003fdc:	f800283a 	ret
 8003fe0:	21800217 	ldw	r6,8(r4)
 8003fe4:	28800217 	ldw	r2,8(r5)
 8003fe8:	11bffa16 	blt	r2,r6,8003fd4 <__fpcmp_parts_f+0x54>
 8003fec:	30800416 	blt	r6,r2,8004000 <__fpcmp_parts_f+0x80>
 8003ff0:	21000317 	ldw	r4,12(r4)
 8003ff4:	29400317 	ldw	r5,12(r5)
 8003ff8:	293ff636 	bltu	r5,r4,8003fd4 <__fpcmp_parts_f+0x54>
 8003ffc:	217ff02e 	bgeu	r4,r5,8003fc0 <__fpcmp_parts_f+0x40>
 8004000:	183fec1e 	bne	r3,zero,8003fb4 <__fpcmp_parts_f+0x34>
 8004004:	003ff406 	br	8003fd8 <__fpcmp_parts_f+0x58>
 8004008:	28800117 	ldw	r2,4(r5)
 800400c:	103fe91e 	bne	r2,zero,8003fb4 <__fpcmp_parts_f+0x34>
 8004010:	003ff106 	br	8003fd8 <__fpcmp_parts_f+0x58>
 8004014:	11bfe51e 	bne	r2,r6,8003fac <__fpcmp_parts_f+0x2c>
 8004018:	28c00117 	ldw	r3,4(r5)
 800401c:	20800117 	ldw	r2,4(r4)
 8004020:	1885c83a 	sub	r2,r3,r2
 8004024:	f800283a 	ret

08004028 <__make_fp>:
 8004028:	defffb04 	addi	sp,sp,-20
 800402c:	d9000015 	stw	r4,0(sp)
 8004030:	d809883a 	mov	r4,sp
 8004034:	dfc00415 	stw	ra,16(sp)
 8004038:	d9400115 	stw	r5,4(sp)
 800403c:	d9800215 	stw	r6,8(sp)
 8004040:	d9c00315 	stw	r7,12(sp)
 8004044:	8003d580 	call	8003d58 <__pack_f>
 8004048:	dfc00417 	ldw	ra,16(sp)
 800404c:	dec00504 	addi	sp,sp,20
 8004050:	f800283a 	ret

08004054 <__pack_d>:
 8004054:	20c00017 	ldw	r3,0(r4)
 8004058:	defffd04 	addi	sp,sp,-12
 800405c:	dc000015 	stw	r16,0(sp)
 8004060:	dc800215 	stw	r18,8(sp)
 8004064:	dc400115 	stw	r17,4(sp)
 8004068:	00800044 	movi	r2,1
 800406c:	22000317 	ldw	r8,12(r4)
 8004070:	001f883a 	mov	r15,zero
 8004074:	22400417 	ldw	r9,16(r4)
 8004078:	24000117 	ldw	r16,4(r4)
 800407c:	10c0552e 	bgeu	r2,r3,80041d4 <__pack_d+0x180>
 8004080:	00800104 	movi	r2,4
 8004084:	18804f26 	beq	r3,r2,80041c4 <__pack_d+0x170>
 8004088:	00800084 	movi	r2,2
 800408c:	18800226 	beq	r3,r2,8004098 <__pack_d+0x44>
 8004090:	4244b03a 	or	r2,r8,r9
 8004094:	10001a1e 	bne	r2,zero,8004100 <__pack_d+0xac>
 8004098:	000d883a 	mov	r6,zero
 800409c:	000f883a 	mov	r7,zero
 80040a0:	0011883a 	mov	r8,zero
 80040a4:	00800434 	movhi	r2,16
 80040a8:	10bfffc4 	addi	r2,r2,-1
 80040ac:	301d883a 	mov	r14,r6
 80040b0:	3884703a 	and	r2,r7,r2
 80040b4:	400a953a 	slli	r5,r8,20
 80040b8:	79bffc2c 	andhi	r6,r15,65520
 80040bc:	308cb03a 	or	r6,r6,r2
 80040c0:	00e00434 	movhi	r3,32784
 80040c4:	18ffffc4 	addi	r3,r3,-1
 80040c8:	800497fa 	slli	r2,r16,31
 80040cc:	30c6703a 	and	r3,r6,r3
 80040d0:	1946b03a 	or	r3,r3,r5
 80040d4:	01600034 	movhi	r5,32768
 80040d8:	297fffc4 	addi	r5,r5,-1
 80040dc:	194a703a 	and	r5,r3,r5
 80040e0:	288ab03a 	or	r5,r5,r2
 80040e4:	2807883a 	mov	r3,r5
 80040e8:	7005883a 	mov	r2,r14
 80040ec:	dc800217 	ldw	r18,8(sp)
 80040f0:	dc400117 	ldw	r17,4(sp)
 80040f4:	dc000017 	ldw	r16,0(sp)
 80040f8:	dec00304 	addi	sp,sp,12
 80040fc:	f800283a 	ret
 8004100:	21000217 	ldw	r4,8(r4)
 8004104:	00bf0084 	movi	r2,-1022
 8004108:	20803f16 	blt	r4,r2,8004208 <__pack_d+0x1b4>
 800410c:	0080ffc4 	movi	r2,1023
 8004110:	11002c16 	blt	r2,r4,80041c4 <__pack_d+0x170>
 8004114:	00803fc4 	movi	r2,255
 8004118:	408c703a 	and	r6,r8,r2
 800411c:	00802004 	movi	r2,128
 8004120:	0007883a 	mov	r3,zero
 8004124:	000f883a 	mov	r7,zero
 8004128:	2280ffc4 	addi	r10,r4,1023
 800412c:	30801e26 	beq	r6,r2,80041a8 <__pack_d+0x154>
 8004130:	00801fc4 	movi	r2,127
 8004134:	4089883a 	add	r4,r8,r2
 8004138:	220d803a 	cmpltu	r6,r4,r8
 800413c:	324d883a 	add	r6,r6,r9
 8004140:	2011883a 	mov	r8,r4
 8004144:	3013883a 	mov	r9,r6
 8004148:	00880034 	movhi	r2,8192
 800414c:	10bfffc4 	addi	r2,r2,-1
 8004150:	12400d36 	bltu	r2,r9,8004188 <__pack_d+0x134>
 8004154:	4804963a 	slli	r2,r9,24
 8004158:	400cd23a 	srli	r6,r8,8
 800415c:	480ed23a 	srli	r7,r9,8
 8004160:	013fffc4 	movi	r4,-1
 8004164:	118cb03a 	or	r6,r2,r6
 8004168:	01400434 	movhi	r5,16
 800416c:	297fffc4 	addi	r5,r5,-1
 8004170:	3104703a 	and	r2,r6,r4
 8004174:	3946703a 	and	r3,r7,r5
 8004178:	5201ffcc 	andi	r8,r10,2047
 800417c:	100d883a 	mov	r6,r2
 8004180:	180f883a 	mov	r7,r3
 8004184:	003fc706 	br	80040a4 <__pack_d+0x50>
 8004188:	480897fa 	slli	r4,r9,31
 800418c:	4004d07a 	srli	r2,r8,1
 8004190:	4806d07a 	srli	r3,r9,1
 8004194:	52800044 	addi	r10,r10,1
 8004198:	2084b03a 	or	r2,r4,r2
 800419c:	1011883a 	mov	r8,r2
 80041a0:	1813883a 	mov	r9,r3
 80041a4:	003feb06 	br	8004154 <__pack_d+0x100>
 80041a8:	383fe11e 	bne	r7,zero,8004130 <__pack_d+0xdc>
 80041ac:	01004004 	movi	r4,256
 80041b0:	4104703a 	and	r2,r8,r4
 80041b4:	10c4b03a 	or	r2,r2,r3
 80041b8:	103fe326 	beq	r2,zero,8004148 <__pack_d+0xf4>
 80041bc:	3005883a 	mov	r2,r6
 80041c0:	003fdc06 	br	8004134 <__pack_d+0xe0>
 80041c4:	000d883a 	mov	r6,zero
 80041c8:	000f883a 	mov	r7,zero
 80041cc:	0201ffc4 	movi	r8,2047
 80041d0:	003fb406 	br	80040a4 <__pack_d+0x50>
 80041d4:	0005883a 	mov	r2,zero
 80041d8:	00c00234 	movhi	r3,8
 80041dc:	408cb03a 	or	r6,r8,r2
 80041e0:	48ceb03a 	or	r7,r9,r3
 80041e4:	013fffc4 	movi	r4,-1
 80041e8:	01400434 	movhi	r5,16
 80041ec:	297fffc4 	addi	r5,r5,-1
 80041f0:	3104703a 	and	r2,r6,r4
 80041f4:	3946703a 	and	r3,r7,r5
 80041f8:	100d883a 	mov	r6,r2
 80041fc:	180f883a 	mov	r7,r3
 8004200:	0201ffc4 	movi	r8,2047
 8004204:	003fa706 	br	80040a4 <__pack_d+0x50>
 8004208:	1109c83a 	sub	r4,r2,r4
 800420c:	00800e04 	movi	r2,56
 8004210:	11004316 	blt	r2,r4,8004320 <__pack_d+0x2cc>
 8004214:	21fff804 	addi	r7,r4,-32
 8004218:	38004516 	blt	r7,zero,8004330 <__pack_d+0x2dc>
 800421c:	49d8d83a 	srl	r12,r9,r7
 8004220:	001b883a 	mov	r13,zero
 8004224:	0023883a 	mov	r17,zero
 8004228:	01400044 	movi	r5,1
 800422c:	0025883a 	mov	r18,zero
 8004230:	38004716 	blt	r7,zero,8004350 <__pack_d+0x2fc>
 8004234:	29d6983a 	sll	r11,r5,r7
 8004238:	0015883a 	mov	r10,zero
 800423c:	00bfffc4 	movi	r2,-1
 8004240:	5089883a 	add	r4,r10,r2
 8004244:	588b883a 	add	r5,r11,r2
 8004248:	228d803a 	cmpltu	r6,r4,r10
 800424c:	314b883a 	add	r5,r6,r5
 8004250:	4104703a 	and	r2,r8,r4
 8004254:	4946703a 	and	r3,r9,r5
 8004258:	10c4b03a 	or	r2,r2,r3
 800425c:	10000226 	beq	r2,zero,8004268 <__pack_d+0x214>
 8004260:	04400044 	movi	r17,1
 8004264:	0025883a 	mov	r18,zero
 8004268:	00803fc4 	movi	r2,255
 800426c:	644eb03a 	or	r7,r12,r17
 8004270:	3892703a 	and	r9,r7,r2
 8004274:	00802004 	movi	r2,128
 8004278:	6c90b03a 	or	r8,r13,r18
 800427c:	0015883a 	mov	r10,zero
 8004280:	48801626 	beq	r9,r2,80042dc <__pack_d+0x288>
 8004284:	01001fc4 	movi	r4,127
 8004288:	3905883a 	add	r2,r7,r4
 800428c:	11cd803a 	cmpltu	r6,r2,r7
 8004290:	320d883a 	add	r6,r6,r8
 8004294:	100f883a 	mov	r7,r2
 8004298:	00840034 	movhi	r2,4096
 800429c:	10bfffc4 	addi	r2,r2,-1
 80042a0:	3011883a 	mov	r8,r6
 80042a4:	0007883a 	mov	r3,zero
 80042a8:	11801b36 	bltu	r2,r6,8004318 <__pack_d+0x2c4>
 80042ac:	4004963a 	slli	r2,r8,24
 80042b0:	3808d23a 	srli	r4,r7,8
 80042b4:	400ad23a 	srli	r5,r8,8
 80042b8:	1813883a 	mov	r9,r3
 80042bc:	1108b03a 	or	r4,r2,r4
 80042c0:	00bfffc4 	movi	r2,-1
 80042c4:	00c00434 	movhi	r3,16
 80042c8:	18ffffc4 	addi	r3,r3,-1
 80042cc:	208c703a 	and	r6,r4,r2
 80042d0:	28ce703a 	and	r7,r5,r3
 80042d4:	4a01ffcc 	andi	r8,r9,2047
 80042d8:	003f7206 	br	80040a4 <__pack_d+0x50>
 80042dc:	503fe91e 	bne	r10,zero,8004284 <__pack_d+0x230>
 80042e0:	01004004 	movi	r4,256
 80042e4:	3904703a 	and	r2,r7,r4
 80042e8:	0007883a 	mov	r3,zero
 80042ec:	10c4b03a 	or	r2,r2,r3
 80042f0:	10000626 	beq	r2,zero,800430c <__pack_d+0x2b8>
 80042f4:	3a45883a 	add	r2,r7,r9
 80042f8:	11cd803a 	cmpltu	r6,r2,r7
 80042fc:	320d883a 	add	r6,r6,r8
 8004300:	100f883a 	mov	r7,r2
 8004304:	3011883a 	mov	r8,r6
 8004308:	0007883a 	mov	r3,zero
 800430c:	00840034 	movhi	r2,4096
 8004310:	10bfffc4 	addi	r2,r2,-1
 8004314:	123fe52e 	bgeu	r2,r8,80042ac <__pack_d+0x258>
 8004318:	00c00044 	movi	r3,1
 800431c:	003fe306 	br	80042ac <__pack_d+0x258>
 8004320:	0009883a 	mov	r4,zero
 8004324:	0013883a 	mov	r9,zero
 8004328:	000b883a 	mov	r5,zero
 800432c:	003fe406 	br	80042c0 <__pack_d+0x26c>
 8004330:	4a47883a 	add	r3,r9,r9
 8004334:	008007c4 	movi	r2,31
 8004338:	1105c83a 	sub	r2,r2,r4
 800433c:	1886983a 	sll	r3,r3,r2
 8004340:	4118d83a 	srl	r12,r8,r4
 8004344:	491ad83a 	srl	r13,r9,r4
 8004348:	1b18b03a 	or	r12,r3,r12
 800434c:	003fb506 	br	8004224 <__pack_d+0x1d0>
 8004350:	2806d07a 	srli	r3,r5,1
 8004354:	008007c4 	movi	r2,31
 8004358:	1105c83a 	sub	r2,r2,r4
 800435c:	1896d83a 	srl	r11,r3,r2
 8004360:	2914983a 	sll	r10,r5,r4
 8004364:	003fb506 	br	800423c <__pack_d+0x1e8>

08004368 <__unpack_d>:
 8004368:	20c00117 	ldw	r3,4(r4)
 800436c:	22400017 	ldw	r9,0(r4)
 8004370:	00800434 	movhi	r2,16
 8004374:	10bfffc4 	addi	r2,r2,-1
 8004378:	1808d53a 	srli	r4,r3,20
 800437c:	180cd7fa 	srli	r6,r3,31
 8004380:	1894703a 	and	r10,r3,r2
 8004384:	2201ffcc 	andi	r8,r4,2047
 8004388:	281b883a 	mov	r13,r5
 800438c:	4817883a 	mov	r11,r9
 8004390:	29800115 	stw	r6,4(r5)
 8004394:	5019883a 	mov	r12,r10
 8004398:	40001e1e 	bne	r8,zero,8004414 <__unpack_d+0xac>
 800439c:	4a84b03a 	or	r2,r9,r10
 80043a0:	10001926 	beq	r2,zero,8004408 <__unpack_d+0xa0>
 80043a4:	4804d63a 	srli	r2,r9,24
 80043a8:	500c923a 	slli	r6,r10,8
 80043ac:	013f0084 	movi	r4,-1022
 80043b0:	00c40034 	movhi	r3,4096
 80043b4:	18ffffc4 	addi	r3,r3,-1
 80043b8:	118cb03a 	or	r6,r2,r6
 80043bc:	008000c4 	movi	r2,3
 80043c0:	480a923a 	slli	r5,r9,8
 80043c4:	68800015 	stw	r2,0(r13)
 80043c8:	69000215 	stw	r4,8(r13)
 80043cc:	19800b36 	bltu	r3,r6,80043fc <__unpack_d+0x94>
 80043d0:	200f883a 	mov	r7,r4
 80043d4:	1811883a 	mov	r8,r3
 80043d8:	2945883a 	add	r2,r5,r5
 80043dc:	1149803a 	cmpltu	r4,r2,r5
 80043e0:	3187883a 	add	r3,r6,r6
 80043e4:	20c9883a 	add	r4,r4,r3
 80043e8:	100b883a 	mov	r5,r2
 80043ec:	200d883a 	mov	r6,r4
 80043f0:	39ffffc4 	addi	r7,r7,-1
 80043f4:	413ff82e 	bgeu	r8,r4,80043d8 <__unpack_d+0x70>
 80043f8:	69c00215 	stw	r7,8(r13)
 80043fc:	69800415 	stw	r6,16(r13)
 8004400:	69400315 	stw	r5,12(r13)
 8004404:	f800283a 	ret
 8004408:	00800084 	movi	r2,2
 800440c:	28800015 	stw	r2,0(r5)
 8004410:	f800283a 	ret
 8004414:	0081ffc4 	movi	r2,2047
 8004418:	40800f26 	beq	r8,r2,8004458 <__unpack_d+0xf0>
 800441c:	480cd63a 	srli	r6,r9,24
 8004420:	5006923a 	slli	r3,r10,8
 8004424:	4804923a 	slli	r2,r9,8
 8004428:	0009883a 	mov	r4,zero
 800442c:	30c6b03a 	or	r3,r6,r3
 8004430:	01440034 	movhi	r5,4096
 8004434:	110cb03a 	or	r6,r2,r4
 8004438:	423f0044 	addi	r8,r8,-1023
 800443c:	194eb03a 	or	r7,r3,r5
 8004440:	008000c4 	movi	r2,3
 8004444:	69c00415 	stw	r7,16(r13)
 8004448:	6a000215 	stw	r8,8(r13)
 800444c:	68800015 	stw	r2,0(r13)
 8004450:	69800315 	stw	r6,12(r13)
 8004454:	f800283a 	ret
 8004458:	4a84b03a 	or	r2,r9,r10
 800445c:	1000031e 	bne	r2,zero,800446c <__unpack_d+0x104>
 8004460:	00800104 	movi	r2,4
 8004464:	28800015 	stw	r2,0(r5)
 8004468:	f800283a 	ret
 800446c:	0009883a 	mov	r4,zero
 8004470:	01400234 	movhi	r5,8
 8004474:	4904703a 	and	r2,r9,r4
 8004478:	5146703a 	and	r3,r10,r5
 800447c:	10c4b03a 	or	r2,r2,r3
 8004480:	10000526 	beq	r2,zero,8004498 <__unpack_d+0x130>
 8004484:	00800044 	movi	r2,1
 8004488:	68800015 	stw	r2,0(r13)
 800448c:	6b000415 	stw	r12,16(r13)
 8004490:	6ac00315 	stw	r11,12(r13)
 8004494:	f800283a 	ret
 8004498:	68000015 	stw	zero,0(r13)
 800449c:	003ffb06 	br	800448c <__unpack_d+0x124>

080044a0 <__fpcmp_parts_d>:
 80044a0:	21800017 	ldw	r6,0(r4)
 80044a4:	00c00044 	movi	r3,1
 80044a8:	19800a2e 	bgeu	r3,r6,80044d4 <__fpcmp_parts_d+0x34>
 80044ac:	28800017 	ldw	r2,0(r5)
 80044b0:	1880082e 	bgeu	r3,r2,80044d4 <__fpcmp_parts_d+0x34>
 80044b4:	00c00104 	movi	r3,4
 80044b8:	30c02626 	beq	r6,r3,8004554 <__fpcmp_parts_d+0xb4>
 80044bc:	10c02226 	beq	r2,r3,8004548 <__fpcmp_parts_d+0xa8>
 80044c0:	00c00084 	movi	r3,2
 80044c4:	30c00526 	beq	r6,r3,80044dc <__fpcmp_parts_d+0x3c>
 80044c8:	10c0071e 	bne	r2,r3,80044e8 <__fpcmp_parts_d+0x48>
 80044cc:	20800117 	ldw	r2,4(r4)
 80044d0:	1000091e 	bne	r2,zero,80044f8 <__fpcmp_parts_d+0x58>
 80044d4:	00800044 	movi	r2,1
 80044d8:	f800283a 	ret
 80044dc:	10c01a1e 	bne	r2,r3,8004548 <__fpcmp_parts_d+0xa8>
 80044e0:	0005883a 	mov	r2,zero
 80044e4:	f800283a 	ret
 80044e8:	22000117 	ldw	r8,4(r4)
 80044ec:	28800117 	ldw	r2,4(r5)
 80044f0:	40800326 	beq	r8,r2,8004500 <__fpcmp_parts_d+0x60>
 80044f4:	403ff726 	beq	r8,zero,80044d4 <__fpcmp_parts_d+0x34>
 80044f8:	00bfffc4 	movi	r2,-1
 80044fc:	f800283a 	ret
 8004500:	20c00217 	ldw	r3,8(r4)
 8004504:	28800217 	ldw	r2,8(r5)
 8004508:	10fffa16 	blt	r2,r3,80044f4 <__fpcmp_parts_d+0x54>
 800450c:	18800916 	blt	r3,r2,8004534 <__fpcmp_parts_d+0x94>
 8004510:	21c00417 	ldw	r7,16(r4)
 8004514:	28c00417 	ldw	r3,16(r5)
 8004518:	21800317 	ldw	r6,12(r4)
 800451c:	28800317 	ldw	r2,12(r5)
 8004520:	19fff436 	bltu	r3,r7,80044f4 <__fpcmp_parts_d+0x54>
 8004524:	38c00526 	beq	r7,r3,800453c <__fpcmp_parts_d+0x9c>
 8004528:	38c00236 	bltu	r7,r3,8004534 <__fpcmp_parts_d+0x94>
 800452c:	19ffec1e 	bne	r3,r7,80044e0 <__fpcmp_parts_d+0x40>
 8004530:	30bfeb2e 	bgeu	r6,r2,80044e0 <__fpcmp_parts_d+0x40>
 8004534:	403fe71e 	bne	r8,zero,80044d4 <__fpcmp_parts_d+0x34>
 8004538:	003fef06 	br	80044f8 <__fpcmp_parts_d+0x58>
 800453c:	11bffa2e 	bgeu	r2,r6,8004528 <__fpcmp_parts_d+0x88>
 8004540:	403fe426 	beq	r8,zero,80044d4 <__fpcmp_parts_d+0x34>
 8004544:	003fec06 	br	80044f8 <__fpcmp_parts_d+0x58>
 8004548:	28800117 	ldw	r2,4(r5)
 800454c:	103fe11e 	bne	r2,zero,80044d4 <__fpcmp_parts_d+0x34>
 8004550:	003fe906 	br	80044f8 <__fpcmp_parts_d+0x58>
 8004554:	11bfdd1e 	bne	r2,r6,80044cc <__fpcmp_parts_d+0x2c>
 8004558:	28c00117 	ldw	r3,4(r5)
 800455c:	20800117 	ldw	r2,4(r4)
 8004560:	1885c83a 	sub	r2,r3,r2
 8004564:	f800283a 	ret

08004568 <__errno>:
 8004568:	00c20074 	movhi	r3,2049
 800456c:	18e8ac04 	addi	r3,r3,-23888
 8004570:	18800017 	ldw	r2,0(r3)
 8004574:	f800283a 	ret

08004578 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 8004578:	defffe04 	addi	sp,sp,-8
 800457c:	dfc00115 	stw	ra,4(sp)
 8004580:	df000015 	stw	fp,0(sp)
 8004584:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 8004588:	01020074 	movhi	r4,2049
 800458c:	2128bb04 	addi	r4,r4,-23828
 8004590:	01420074 	movhi	r5,2049
 8004594:	2962d504 	addi	r5,r5,-29868
 8004598:	01820074 	movhi	r6,2049
 800459c:	31a8bb04 	addi	r6,r6,-23828
 80045a0:	80045f80 	call	80045f8 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 80045a4:	01020034 	movhi	r4,2048
 80045a8:	21000804 	addi	r4,r4,32
 80045ac:	01420034 	movhi	r5,2048
 80045b0:	29400804 	addi	r5,r5,32
 80045b4:	01820034 	movhi	r6,2048
 80045b8:	31806d04 	addi	r6,r6,436
 80045bc:	80045f80 	call	80045f8 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 80045c0:	01020074 	movhi	r4,2049
 80045c4:	21220c04 	addi	r4,r4,-30672
 80045c8:	01420074 	movhi	r5,2049
 80045cc:	29620c04 	addi	r5,r5,-30672
 80045d0:	01820074 	movhi	r6,2049
 80045d4:	31a2d504 	addi	r6,r6,-29868
 80045d8:	80045f80 	call	80045f8 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 80045dc:	80074a80 	call	80074a8 <alt_dcache_flush_all>
  alt_icache_flush_all();
 80045e0:	80077880 	call	8007788 <alt_icache_flush_all>
}
 80045e4:	e037883a 	mov	sp,fp
 80045e8:	dfc00117 	ldw	ra,4(sp)
 80045ec:	df000017 	ldw	fp,0(sp)
 80045f0:	dec00204 	addi	sp,sp,8
 80045f4:	f800283a 	ret

080045f8 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 80045f8:	defffc04 	addi	sp,sp,-16
 80045fc:	df000315 	stw	fp,12(sp)
 8004600:	df000304 	addi	fp,sp,12
 8004604:	e13ffd15 	stw	r4,-12(fp)
 8004608:	e17ffe15 	stw	r5,-8(fp)
 800460c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 8004610:	e0fffe17 	ldw	r3,-8(fp)
 8004614:	e0bffd17 	ldw	r2,-12(fp)
 8004618:	18800e26 	beq	r3,r2,8004654 <alt_load_section+0x5c>
  {
    while( to != end )
 800461c:	00000a06 	br	8004648 <alt_load_section+0x50>
    {
      *to++ = *from++;
 8004620:	e0bffd17 	ldw	r2,-12(fp)
 8004624:	10c00017 	ldw	r3,0(r2)
 8004628:	e0bffe17 	ldw	r2,-8(fp)
 800462c:	10c00015 	stw	r3,0(r2)
 8004630:	e0bffe17 	ldw	r2,-8(fp)
 8004634:	10800104 	addi	r2,r2,4
 8004638:	e0bffe15 	stw	r2,-8(fp)
 800463c:	e0bffd17 	ldw	r2,-12(fp)
 8004640:	10800104 	addi	r2,r2,4
 8004644:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 8004648:	e0fffe17 	ldw	r3,-8(fp)
 800464c:	e0bfff17 	ldw	r2,-4(fp)
 8004650:	18bff31e 	bne	r3,r2,8004620 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 8004654:	e037883a 	mov	sp,fp
 8004658:	df000017 	ldw	fp,0(sp)
 800465c:	dec00104 	addi	sp,sp,4
 8004660:	f800283a 	ret

08004664 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 8004664:	defffd04 	addi	sp,sp,-12
 8004668:	dfc00215 	stw	ra,8(sp)
 800466c:	df000115 	stw	fp,4(sp)
 8004670:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 8004674:	0009883a 	mov	r4,zero
 8004678:	80046d00 	call	80046d0 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 800467c:	80047040 	call	8004704 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 8004680:	01020074 	movhi	r4,2049
 8004684:	21228004 	addi	r4,r4,-30208
 8004688:	01420074 	movhi	r5,2049
 800468c:	29628004 	addi	r5,r5,-30208
 8004690:	01820074 	movhi	r6,2049
 8004694:	31a28004 	addi	r6,r6,-30208
 8004698:	8007b480 	call	8007b48 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 800469c:	800762c0 	call	800762c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 80046a0:	01020034 	movhi	r4,2048
 80046a4:	211da404 	addi	r4,r4,30352
 80046a8:	80083100 	call	8008310 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 80046ac:	d1260117 	ldw	r4,-26620(gp)
 80046b0:	d1660217 	ldw	r5,-26616(gp)
 80046b4:	d1a60317 	ldw	r6,-26612(gp)
 80046b8:	80002000 	call	8000200 <main>
 80046bc:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 80046c0:	01000044 	movi	r4,1
 80046c4:	800734c0 	call	800734c <close>
  exit (result);
 80046c8:	e13fff17 	ldw	r4,-4(fp)
 80046cc:	80083240 	call	8008324 <exit>

080046d0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 80046d0:	defffd04 	addi	sp,sp,-12
 80046d4:	dfc00215 	stw	ra,8(sp)
 80046d8:	df000115 	stw	fp,4(sp)
 80046dc:	df000104 	addi	fp,sp,4
 80046e0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU_0, cpu_0);
 80046e4:	80080880 	call	8008088 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 80046e8:	00800044 	movi	r2,1
 80046ec:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 80046f0:	e037883a 	mov	sp,fp
 80046f4:	dfc00117 	ldw	ra,4(sp)
 80046f8:	df000017 	ldw	fp,0(sp)
 80046fc:	dec00204 	addi	sp,sp,8
 8004700:	f800283a 	ret

08004704 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 8004704:	defffd04 	addi	sp,sp,-12
 8004708:	dfc00215 	stw	ra,8(sp)
 800470c:	df000115 	stw	fp,4(sp)
 8004710:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 8004714:	01020074 	movhi	r4,2049
 8004718:	2123df04 	addi	r4,r4,-28804
 800471c:	000b883a 	mov	r5,zero
 8004720:	000d883a 	mov	r6,zero
 8004724:	8004afc0 	call	8004afc <altera_avalon_jtag_uart_init>
 8004728:	01020074 	movhi	r4,2049
 800472c:	2123d504 	addi	r4,r4,-28844
 8004730:	800497c0 	call	800497c <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_0, mailbox_0);
 8004734:	01020074 	movhi	r4,2049
 8004738:	2127ed04 	addi	r4,r4,-24652
 800473c:	80054600 	call	8005460 <alt_avalon_mailbox_init>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_1, mailbox_1);
 8004740:	01020074 	movhi	r4,2049
 8004744:	2127fc04 	addi	r4,r4,-24592
 8004748:	80054600 	call	8005460 <alt_avalon_mailbox_init>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_2, mailbox_2);
 800474c:	01020074 	movhi	r4,2049
 8004750:	21280b04 	addi	r4,r4,-24532
 8004754:	80054600 	call	8005460 <alt_avalon_mailbox_init>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_3, mailbox_3);
 8004758:	01020074 	movhi	r4,2049
 800475c:	21281a04 	addi	r4,r4,-24472
 8004760:	80054600 	call	8005460 <alt_avalon_mailbox_init>
    ALTERA_AVALON_PERFORMANCE_COUNTER_INIT ( PERFORMANCE_COUNTER_0, performance_counter_0);
 8004764:	0007883a 	mov	r3,zero
 8004768:	00800044 	movi	r2,1
 800476c:	18800035 	stwio	r2,0(r3)
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA_0, video_pixel_buffer_dma_0);
 8004770:	00820074 	movhi	r2,2049
 8004774:	10a82904 	addi	r2,r2,-24412
 8004778:	10800a17 	ldw	r2,40(r2)
 800477c:	10800017 	ldw	r2,0(r2)
 8004780:	1007883a 	mov	r3,r2
 8004784:	00820074 	movhi	r2,2049
 8004788:	10a82904 	addi	r2,r2,-24412
 800478c:	10c00b15 	stw	r3,44(r2)
 8004790:	00820074 	movhi	r2,2049
 8004794:	10a82904 	addi	r2,r2,-24412
 8004798:	10800a17 	ldw	r2,40(r2)
 800479c:	10800104 	addi	r2,r2,4
 80047a0:	10800017 	ldw	r2,0(r2)
 80047a4:	1007883a 	mov	r3,r2
 80047a8:	00820074 	movhi	r2,2049
 80047ac:	10a82904 	addi	r2,r2,-24412
 80047b0:	10c00c15 	stw	r3,48(r2)
 80047b4:	00820074 	movhi	r2,2049
 80047b8:	10a82904 	addi	r2,r2,-24412
 80047bc:	10800a17 	ldw	r2,40(r2)
 80047c0:	10800204 	addi	r2,r2,8
 80047c4:	10800017 	ldw	r2,0(r2)
 80047c8:	10ffffcc 	andi	r3,r2,65535
 80047cc:	00820074 	movhi	r2,2049
 80047d0:	10a82904 	addi	r2,r2,-24412
 80047d4:	10c00f15 	stw	r3,60(r2)
 80047d8:	00820074 	movhi	r2,2049
 80047dc:	10a82904 	addi	r2,r2,-24412
 80047e0:	10800a17 	ldw	r2,40(r2)
 80047e4:	10800204 	addi	r2,r2,8
 80047e8:	10800017 	ldw	r2,0(r2)
 80047ec:	1005d43a 	srai	r2,r2,16
 80047f0:	10ffffcc 	andi	r3,r2,65535
 80047f4:	00820074 	movhi	r2,2049
 80047f8:	10a82904 	addi	r2,r2,-24412
 80047fc:	10c01015 	stw	r3,64(r2)
 8004800:	00820074 	movhi	r2,2049
 8004804:	10a82904 	addi	r2,r2,-24412
 8004808:	10800a17 	ldw	r2,40(r2)
 800480c:	10800304 	addi	r2,r2,12
 8004810:	10800017 	ldw	r2,0(r2)
 8004814:	1005d07a 	srai	r2,r2,1
 8004818:	10c0004c 	andi	r3,r2,1
 800481c:	00820074 	movhi	r2,2049
 8004820:	10a82904 	addi	r2,r2,-24412
 8004824:	10c00d15 	stw	r3,52(r2)
 8004828:	00820074 	movhi	r2,2049
 800482c:	10a82904 	addi	r2,r2,-24412
 8004830:	10800a17 	ldw	r2,40(r2)
 8004834:	10800304 	addi	r2,r2,12
 8004838:	10800017 	ldw	r2,0(r2)
 800483c:	1005d13a 	srai	r2,r2,4
 8004840:	10c003cc 	andi	r3,r2,15
 8004844:	00820074 	movhi	r2,2049
 8004848:	10a82904 	addi	r2,r2,-24412
 800484c:	10c00e15 	stw	r3,56(r2)
 8004850:	00820074 	movhi	r2,2049
 8004854:	10a82904 	addi	r2,r2,-24412
 8004858:	10800a17 	ldw	r2,40(r2)
 800485c:	10800304 	addi	r2,r2,12
 8004860:	10800017 	ldw	r2,0(r2)
 8004864:	1005d43a 	srai	r2,r2,16
 8004868:	1007883a 	mov	r3,r2
 800486c:	00bfffc4 	movi	r2,-1
 8004870:	1884703a 	and	r2,r3,r2
 8004874:	e0bfff45 	stb	r2,-3(fp)
 8004878:	00820074 	movhi	r2,2049
 800487c:	10a82904 	addi	r2,r2,-24412
 8004880:	10800a17 	ldw	r2,40(r2)
 8004884:	10800304 	addi	r2,r2,12
 8004888:	10800017 	ldw	r2,0(r2)
 800488c:	1005d63a 	srai	r2,r2,24
 8004890:	1007883a 	mov	r3,r2
 8004894:	00bfffc4 	movi	r2,-1
 8004898:	1884703a 	and	r2,r3,r2
 800489c:	e0bfff05 	stb	r2,-4(fp)
 80048a0:	00820074 	movhi	r2,2049
 80048a4:	10a82904 	addi	r2,r2,-24412
 80048a8:	10800e17 	ldw	r2,56(r2)
 80048ac:	10800058 	cmpnei	r2,r2,1
 80048b0:	1000041e 	bne	r2,zero,80048c4 <alt_sys_init+0x1c0>
 80048b4:	00820074 	movhi	r2,2049
 80048b8:	10a82904 	addi	r2,r2,-24412
 80048bc:	10001115 	stw	zero,68(r2)
 80048c0:	00000e06 	br	80048fc <alt_sys_init+0x1f8>
 80048c4:	00820074 	movhi	r2,2049
 80048c8:	10a82904 	addi	r2,r2,-24412
 80048cc:	10800e17 	ldw	r2,56(r2)
 80048d0:	10800098 	cmpnei	r2,r2,2
 80048d4:	1000051e 	bne	r2,zero,80048ec <alt_sys_init+0x1e8>
 80048d8:	00c20074 	movhi	r3,2049
 80048dc:	18e82904 	addi	r3,r3,-24412
 80048e0:	00800044 	movi	r2,1
 80048e4:	18801115 	stw	r2,68(r3)
 80048e8:	00000406 	br	80048fc <alt_sys_init+0x1f8>
 80048ec:	00c20074 	movhi	r3,2049
 80048f0:	18e82904 	addi	r3,r3,-24412
 80048f4:	00800084 	movi	r2,2
 80048f8:	18801115 	stw	r2,68(r3)
 80048fc:	e0ffff43 	ldbu	r3,-3(fp)
 8004900:	00800804 	movi	r2,32
 8004904:	10c7c83a 	sub	r3,r2,r3
 8004908:	00bfffc4 	movi	r2,-1
 800490c:	10c6d83a 	srl	r3,r2,r3
 8004910:	00820074 	movhi	r2,2049
 8004914:	10a82904 	addi	r2,r2,-24412
 8004918:	10c01215 	stw	r3,72(r2)
 800491c:	e0ffff43 	ldbu	r3,-3(fp)
 8004920:	00820074 	movhi	r2,2049
 8004924:	10a82904 	addi	r2,r2,-24412
 8004928:	10801117 	ldw	r2,68(r2)
 800492c:	1887883a 	add	r3,r3,r2
 8004930:	00820074 	movhi	r2,2049
 8004934:	10a82904 	addi	r2,r2,-24412
 8004938:	10c01315 	stw	r3,76(r2)
 800493c:	e0ffff03 	ldbu	r3,-4(fp)
 8004940:	00800804 	movi	r2,32
 8004944:	10c7c83a 	sub	r3,r2,r3
 8004948:	00bfffc4 	movi	r2,-1
 800494c:	10c6d83a 	srl	r3,r2,r3
 8004950:	00820074 	movhi	r2,2049
 8004954:	10a82904 	addi	r2,r2,-24412
 8004958:	10c01415 	stw	r3,80(r2)
 800495c:	01020074 	movhi	r4,2049
 8004960:	21282904 	addi	r4,r4,-24412
 8004964:	800497c0 	call	800497c <alt_dev_reg>
}
 8004968:	e037883a 	mov	sp,fp
 800496c:	dfc00117 	ldw	ra,4(sp)
 8004970:	df000017 	ldw	fp,0(sp)
 8004974:	dec00204 	addi	sp,sp,8
 8004978:	f800283a 	ret

0800497c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 800497c:	defffd04 	addi	sp,sp,-12
 8004980:	dfc00215 	stw	ra,8(sp)
 8004984:	df000115 	stw	fp,4(sp)
 8004988:	df000104 	addi	fp,sp,4
 800498c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 8004990:	e13fff17 	ldw	r4,-4(fp)
 8004994:	01420074 	movhi	r5,2049
 8004998:	2968b404 	addi	r5,r5,-23856
 800499c:	80075180 	call	8007518 <alt_dev_llist_insert>
}
 80049a0:	e037883a 	mov	sp,fp
 80049a4:	dfc00117 	ldw	ra,4(sp)
 80049a8:	df000017 	ldw	fp,0(sp)
 80049ac:	dec00204 	addi	sp,sp,8
 80049b0:	f800283a 	ret

080049b4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 80049b4:	defffa04 	addi	sp,sp,-24
 80049b8:	dfc00515 	stw	ra,20(sp)
 80049bc:	df000415 	stw	fp,16(sp)
 80049c0:	df000404 	addi	fp,sp,16
 80049c4:	e13ffd15 	stw	r4,-12(fp)
 80049c8:	e17ffe15 	stw	r5,-8(fp)
 80049cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 80049d0:	e0bffd17 	ldw	r2,-12(fp)
 80049d4:	10800017 	ldw	r2,0(r2)
 80049d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 80049dc:	e0bffc17 	ldw	r2,-16(fp)
 80049e0:	11000a04 	addi	r4,r2,40
 80049e4:	e0bffd17 	ldw	r2,-12(fp)
 80049e8:	11c00217 	ldw	r7,8(r2)
 80049ec:	e17ffe17 	ldw	r5,-8(fp)
 80049f0:	e1bfff17 	ldw	r6,-4(fp)
 80049f4:	8004ffc0 	call	8004ffc <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 80049f8:	e037883a 	mov	sp,fp
 80049fc:	dfc00117 	ldw	ra,4(sp)
 8004a00:	df000017 	ldw	fp,0(sp)
 8004a04:	dec00204 	addi	sp,sp,8
 8004a08:	f800283a 	ret

08004a0c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 8004a0c:	defffa04 	addi	sp,sp,-24
 8004a10:	dfc00515 	stw	ra,20(sp)
 8004a14:	df000415 	stw	fp,16(sp)
 8004a18:	df000404 	addi	fp,sp,16
 8004a1c:	e13ffd15 	stw	r4,-12(fp)
 8004a20:	e17ffe15 	stw	r5,-8(fp)
 8004a24:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8004a28:	e0bffd17 	ldw	r2,-12(fp)
 8004a2c:	10800017 	ldw	r2,0(r2)
 8004a30:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 8004a34:	e0bffc17 	ldw	r2,-16(fp)
 8004a38:	11000a04 	addi	r4,r2,40
 8004a3c:	e0bffd17 	ldw	r2,-12(fp)
 8004a40:	11c00217 	ldw	r7,8(r2)
 8004a44:	e17ffe17 	ldw	r5,-8(fp)
 8004a48:	e1bfff17 	ldw	r6,-4(fp)
 8004a4c:	80052200 	call	8005220 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 8004a50:	e037883a 	mov	sp,fp
 8004a54:	dfc00117 	ldw	ra,4(sp)
 8004a58:	df000017 	ldw	fp,0(sp)
 8004a5c:	dec00204 	addi	sp,sp,8
 8004a60:	f800283a 	ret

08004a64 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 8004a64:	defffc04 	addi	sp,sp,-16
 8004a68:	dfc00315 	stw	ra,12(sp)
 8004a6c:	df000215 	stw	fp,8(sp)
 8004a70:	df000204 	addi	fp,sp,8
 8004a74:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8004a78:	e0bfff17 	ldw	r2,-4(fp)
 8004a7c:	10800017 	ldw	r2,0(r2)
 8004a80:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 8004a84:	e0bffe17 	ldw	r2,-8(fp)
 8004a88:	11000a04 	addi	r4,r2,40
 8004a8c:	e0bfff17 	ldw	r2,-4(fp)
 8004a90:	11400217 	ldw	r5,8(r2)
 8004a94:	8004e940 	call	8004e94 <altera_avalon_jtag_uart_close>
}
 8004a98:	e037883a 	mov	sp,fp
 8004a9c:	dfc00117 	ldw	ra,4(sp)
 8004aa0:	df000017 	ldw	fp,0(sp)
 8004aa4:	dec00204 	addi	sp,sp,8
 8004aa8:	f800283a 	ret

08004aac <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 8004aac:	defffa04 	addi	sp,sp,-24
 8004ab0:	dfc00515 	stw	ra,20(sp)
 8004ab4:	df000415 	stw	fp,16(sp)
 8004ab8:	df000404 	addi	fp,sp,16
 8004abc:	e13ffd15 	stw	r4,-12(fp)
 8004ac0:	e17ffe15 	stw	r5,-8(fp)
 8004ac4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 8004ac8:	e0bffd17 	ldw	r2,-12(fp)
 8004acc:	10800017 	ldw	r2,0(r2)
 8004ad0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 8004ad4:	e0bffc17 	ldw	r2,-16(fp)
 8004ad8:	11000a04 	addi	r4,r2,40
 8004adc:	e17ffe17 	ldw	r5,-8(fp)
 8004ae0:	e1bfff17 	ldw	r6,-4(fp)
 8004ae4:	8004f080 	call	8004f08 <altera_avalon_jtag_uart_ioctl>
}
 8004ae8:	e037883a 	mov	sp,fp
 8004aec:	dfc00117 	ldw	ra,4(sp)
 8004af0:	df000017 	ldw	fp,0(sp)
 8004af4:	dec00204 	addi	sp,sp,8
 8004af8:	f800283a 	ret

08004afc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 8004afc:	defffa04 	addi	sp,sp,-24
 8004b00:	dfc00515 	stw	ra,20(sp)
 8004b04:	df000415 	stw	fp,16(sp)
 8004b08:	df000404 	addi	fp,sp,16
 8004b0c:	e13ffd15 	stw	r4,-12(fp)
 8004b10:	e17ffe15 	stw	r5,-8(fp)
 8004b14:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 8004b18:	e0fffd17 	ldw	r3,-12(fp)
 8004b1c:	00800044 	movi	r2,1
 8004b20:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 8004b24:	e0bffd17 	ldw	r2,-12(fp)
 8004b28:	10800017 	ldw	r2,0(r2)
 8004b2c:	11000104 	addi	r4,r2,4
 8004b30:	e0bffd17 	ldw	r2,-12(fp)
 8004b34:	10800817 	ldw	r2,32(r2)
 8004b38:	1007883a 	mov	r3,r2
 8004b3c:	2005883a 	mov	r2,r4
 8004b40:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 8004b44:	e13ffe17 	ldw	r4,-8(fp)
 8004b48:	e17fff17 	ldw	r5,-4(fp)
 8004b4c:	d8000015 	stw	zero,0(sp)
 8004b50:	01820034 	movhi	r6,2048
 8004b54:	3192ef04 	addi	r6,r6,19388
 8004b58:	e1fffd17 	ldw	r7,-12(fp)
 8004b5c:	80077b80 	call	80077b8 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 8004b60:	e0bffd17 	ldw	r2,-12(fp)
 8004b64:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 8004b68:	e0bffd17 	ldw	r2,-12(fp)
 8004b6c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 8004b70:	00820074 	movhi	r2,2049
 8004b74:	10aead04 	addi	r2,r2,-17740
 8004b78:	10800017 	ldw	r2,0(r2)
 8004b7c:	100b883a 	mov	r5,r2
 8004b80:	01820034 	movhi	r6,2048
 8004b84:	31937904 	addi	r6,r6,19940
 8004b88:	e1fffd17 	ldw	r7,-12(fp)
 8004b8c:	80071f80 	call	80071f8 <alt_alarm_start>
 8004b90:	1004403a 	cmpge	r2,r2,zero
 8004b94:	1000041e 	bne	r2,zero,8004ba8 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 8004b98:	e0fffd17 	ldw	r3,-12(fp)
 8004b9c:	00a00034 	movhi	r2,32768
 8004ba0:	10bfffc4 	addi	r2,r2,-1
 8004ba4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 8004ba8:	e037883a 	mov	sp,fp
 8004bac:	dfc00117 	ldw	ra,4(sp)
 8004bb0:	df000017 	ldw	fp,0(sp)
 8004bb4:	dec00204 	addi	sp,sp,8
 8004bb8:	f800283a 	ret

08004bbc <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 8004bbc:	defff804 	addi	sp,sp,-32
 8004bc0:	df000715 	stw	fp,28(sp)
 8004bc4:	df000704 	addi	fp,sp,28
 8004bc8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 8004bcc:	e0bfff17 	ldw	r2,-4(fp)
 8004bd0:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 8004bd4:	e0bffe17 	ldw	r2,-8(fp)
 8004bd8:	10800017 	ldw	r2,0(r2)
 8004bdc:	e0bffd15 	stw	r2,-12(fp)
 8004be0:	00000006 	br	8004be4 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 8004be4:	e0bffd17 	ldw	r2,-12(fp)
 8004be8:	10800104 	addi	r2,r2,4
 8004bec:	10800037 	ldwio	r2,0(r2)
 8004bf0:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 8004bf4:	e0bffc17 	ldw	r2,-16(fp)
 8004bf8:	1080c00c 	andi	r2,r2,768
 8004bfc:	1005003a 	cmpeq	r2,r2,zero
 8004c00:	1000741e 	bne	r2,zero,8004dd4 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 8004c04:	e0bffc17 	ldw	r2,-16(fp)
 8004c08:	1080400c 	andi	r2,r2,256
 8004c0c:	1005003a 	cmpeq	r2,r2,zero
 8004c10:	1000351e 	bne	r2,zero,8004ce8 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 8004c14:	00800074 	movhi	r2,1
 8004c18:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8004c1c:	e0bffe17 	ldw	r2,-8(fp)
 8004c20:	10800a17 	ldw	r2,40(r2)
 8004c24:	10800044 	addi	r2,r2,1
 8004c28:	1081ffcc 	andi	r2,r2,2047
 8004c2c:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 8004c30:	e0bffe17 	ldw	r2,-8(fp)
 8004c34:	10c00b17 	ldw	r3,44(r2)
 8004c38:	e0bffa17 	ldw	r2,-24(fp)
 8004c3c:	18801626 	beq	r3,r2,8004c98 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 8004c40:	e0bffd17 	ldw	r2,-12(fp)
 8004c44:	10800037 	ldwio	r2,0(r2)
 8004c48:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 8004c4c:	e0bffb17 	ldw	r2,-20(fp)
 8004c50:	10a0000c 	andi	r2,r2,32768
 8004c54:	1005003a 	cmpeq	r2,r2,zero
 8004c58:	10000f1e 	bne	r2,zero,8004c98 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 8004c5c:	e0bffe17 	ldw	r2,-8(fp)
 8004c60:	10c00a17 	ldw	r3,40(r2)
 8004c64:	e0bffb17 	ldw	r2,-20(fp)
 8004c68:	1009883a 	mov	r4,r2
 8004c6c:	e0bffe17 	ldw	r2,-8(fp)
 8004c70:	1885883a 	add	r2,r3,r2
 8004c74:	10800e04 	addi	r2,r2,56
 8004c78:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8004c7c:	e0bffe17 	ldw	r2,-8(fp)
 8004c80:	10800a17 	ldw	r2,40(r2)
 8004c84:	10800044 	addi	r2,r2,1
 8004c88:	10c1ffcc 	andi	r3,r2,2047
 8004c8c:	e0bffe17 	ldw	r2,-8(fp)
 8004c90:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 8004c94:	003fe106 	br	8004c1c <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 8004c98:	e0bffb17 	ldw	r2,-20(fp)
 8004c9c:	10bfffec 	andhi	r2,r2,65535
 8004ca0:	1005003a 	cmpeq	r2,r2,zero
 8004ca4:	1000101e 	bne	r2,zero,8004ce8 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 8004ca8:	e0bffe17 	ldw	r2,-8(fp)
 8004cac:	10c00817 	ldw	r3,32(r2)
 8004cb0:	00bfff84 	movi	r2,-2
 8004cb4:	1886703a 	and	r3,r3,r2
 8004cb8:	e0bffe17 	ldw	r2,-8(fp)
 8004cbc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 8004cc0:	e0bffd17 	ldw	r2,-12(fp)
 8004cc4:	11000104 	addi	r4,r2,4
 8004cc8:	e0bffe17 	ldw	r2,-8(fp)
 8004ccc:	10800817 	ldw	r2,32(r2)
 8004cd0:	1007883a 	mov	r3,r2
 8004cd4:	2005883a 	mov	r2,r4
 8004cd8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 8004cdc:	e0bffd17 	ldw	r2,-12(fp)
 8004ce0:	10800104 	addi	r2,r2,4
 8004ce4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 8004ce8:	e0bffc17 	ldw	r2,-16(fp)
 8004cec:	1080800c 	andi	r2,r2,512
 8004cf0:	1005003a 	cmpeq	r2,r2,zero
 8004cf4:	103fbb1e 	bne	r2,zero,8004be4 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 8004cf8:	e0bffc17 	ldw	r2,-16(fp)
 8004cfc:	10bfffec 	andhi	r2,r2,65535
 8004d00:	1004d43a 	srli	r2,r2,16
 8004d04:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 8004d08:	00001506 	br	8004d60 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 8004d0c:	e13ffd17 	ldw	r4,-12(fp)
 8004d10:	e0bffe17 	ldw	r2,-8(fp)
 8004d14:	10c00d17 	ldw	r3,52(r2)
 8004d18:	e0bffe17 	ldw	r2,-8(fp)
 8004d1c:	1885883a 	add	r2,r3,r2
 8004d20:	10820e04 	addi	r2,r2,2104
 8004d24:	10800003 	ldbu	r2,0(r2)
 8004d28:	10c03fcc 	andi	r3,r2,255
 8004d2c:	18c0201c 	xori	r3,r3,128
 8004d30:	18ffe004 	addi	r3,r3,-128
 8004d34:	2005883a 	mov	r2,r4
 8004d38:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8004d3c:	e0bffe17 	ldw	r2,-8(fp)
 8004d40:	10800d17 	ldw	r2,52(r2)
 8004d44:	10800044 	addi	r2,r2,1
 8004d48:	10c1ffcc 	andi	r3,r2,2047
 8004d4c:	e0bffe17 	ldw	r2,-8(fp)
 8004d50:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 8004d54:	e0bff917 	ldw	r2,-28(fp)
 8004d58:	10bfffc4 	addi	r2,r2,-1
 8004d5c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 8004d60:	e0bff917 	ldw	r2,-28(fp)
 8004d64:	1005003a 	cmpeq	r2,r2,zero
 8004d68:	1000051e 	bne	r2,zero,8004d80 <altera_avalon_jtag_uart_irq+0x1c4>
 8004d6c:	e0bffe17 	ldw	r2,-8(fp)
 8004d70:	10c00d17 	ldw	r3,52(r2)
 8004d74:	e0bffe17 	ldw	r2,-8(fp)
 8004d78:	10800c17 	ldw	r2,48(r2)
 8004d7c:	18bfe31e 	bne	r3,r2,8004d0c <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 8004d80:	e0bff917 	ldw	r2,-28(fp)
 8004d84:	1005003a 	cmpeq	r2,r2,zero
 8004d88:	103f961e 	bne	r2,zero,8004be4 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 8004d8c:	e0bffe17 	ldw	r2,-8(fp)
 8004d90:	10c00817 	ldw	r3,32(r2)
 8004d94:	00bfff44 	movi	r2,-3
 8004d98:	1886703a 	and	r3,r3,r2
 8004d9c:	e0bffe17 	ldw	r2,-8(fp)
 8004da0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 8004da4:	e0bffe17 	ldw	r2,-8(fp)
 8004da8:	10800017 	ldw	r2,0(r2)
 8004dac:	11000104 	addi	r4,r2,4
 8004db0:	e0bffe17 	ldw	r2,-8(fp)
 8004db4:	10800817 	ldw	r2,32(r2)
 8004db8:	1007883a 	mov	r3,r2
 8004dbc:	2005883a 	mov	r2,r4
 8004dc0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 8004dc4:	e0bffd17 	ldw	r2,-12(fp)
 8004dc8:	10800104 	addi	r2,r2,4
 8004dcc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 8004dd0:	003f8406 	br	8004be4 <altera_avalon_jtag_uart_irq+0x28>
}
 8004dd4:	e037883a 	mov	sp,fp
 8004dd8:	df000017 	ldw	fp,0(sp)
 8004ddc:	dec00104 	addi	sp,sp,4
 8004de0:	f800283a 	ret

08004de4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 8004de4:	defffc04 	addi	sp,sp,-16
 8004de8:	df000315 	stw	fp,12(sp)
 8004dec:	df000304 	addi	fp,sp,12
 8004df0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 8004df4:	e0bfff17 	ldw	r2,-4(fp)
 8004df8:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 8004dfc:	e0bffe17 	ldw	r2,-8(fp)
 8004e00:	10800017 	ldw	r2,0(r2)
 8004e04:	10800104 	addi	r2,r2,4
 8004e08:	10800037 	ldwio	r2,0(r2)
 8004e0c:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 8004e10:	e0bffd17 	ldw	r2,-12(fp)
 8004e14:	1081000c 	andi	r2,r2,1024
 8004e18:	1005003a 	cmpeq	r2,r2,zero
 8004e1c:	10000c1e 	bne	r2,zero,8004e50 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 8004e20:	e0bffe17 	ldw	r2,-8(fp)
 8004e24:	10800017 	ldw	r2,0(r2)
 8004e28:	11000104 	addi	r4,r2,4
 8004e2c:	e0bffe17 	ldw	r2,-8(fp)
 8004e30:	10800817 	ldw	r2,32(r2)
 8004e34:	10810014 	ori	r2,r2,1024
 8004e38:	1007883a 	mov	r3,r2
 8004e3c:	2005883a 	mov	r2,r4
 8004e40:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 8004e44:	e0bffe17 	ldw	r2,-8(fp)
 8004e48:	10000915 	stw	zero,36(r2)
 8004e4c:	00000a06 	br	8004e78 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 8004e50:	e0bffe17 	ldw	r2,-8(fp)
 8004e54:	10c00917 	ldw	r3,36(r2)
 8004e58:	00a00034 	movhi	r2,32768
 8004e5c:	10bfff04 	addi	r2,r2,-4
 8004e60:	10c00536 	bltu	r2,r3,8004e78 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 8004e64:	e0bffe17 	ldw	r2,-8(fp)
 8004e68:	10800917 	ldw	r2,36(r2)
 8004e6c:	10c00044 	addi	r3,r2,1
 8004e70:	e0bffe17 	ldw	r2,-8(fp)
 8004e74:	10c00915 	stw	r3,36(r2)
 8004e78:	00820074 	movhi	r2,2049
 8004e7c:	10aead04 	addi	r2,r2,-17740
 8004e80:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 8004e84:	e037883a 	mov	sp,fp
 8004e88:	df000017 	ldw	fp,0(sp)
 8004e8c:	dec00104 	addi	sp,sp,4
 8004e90:	f800283a 	ret

08004e94 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 8004e94:	defffc04 	addi	sp,sp,-16
 8004e98:	df000315 	stw	fp,12(sp)
 8004e9c:	df000304 	addi	fp,sp,12
 8004ea0:	e13ffd15 	stw	r4,-12(fp)
 8004ea4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 8004ea8:	00000706 	br	8004ec8 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 8004eac:	e0bffe17 	ldw	r2,-8(fp)
 8004eb0:	1090000c 	andi	r2,r2,16384
 8004eb4:	1005003a 	cmpeq	r2,r2,zero
 8004eb8:	1000031e 	bne	r2,zero,8004ec8 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 8004ebc:	00bffd44 	movi	r2,-11
 8004ec0:	e0bfff15 	stw	r2,-4(fp)
 8004ec4:	00000b06 	br	8004ef4 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 8004ec8:	e0bffd17 	ldw	r2,-12(fp)
 8004ecc:	10c00d17 	ldw	r3,52(r2)
 8004ed0:	e0bffd17 	ldw	r2,-12(fp)
 8004ed4:	10800c17 	ldw	r2,48(r2)
 8004ed8:	18800526 	beq	r3,r2,8004ef0 <altera_avalon_jtag_uart_close+0x5c>
 8004edc:	e0bffd17 	ldw	r2,-12(fp)
 8004ee0:	10c00917 	ldw	r3,36(r2)
 8004ee4:	e0bffd17 	ldw	r2,-12(fp)
 8004ee8:	10800117 	ldw	r2,4(r2)
 8004eec:	18bfef36 	bltu	r3,r2,8004eac <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 8004ef0:	e03fff15 	stw	zero,-4(fp)
 8004ef4:	e0bfff17 	ldw	r2,-4(fp)
}
 8004ef8:	e037883a 	mov	sp,fp
 8004efc:	df000017 	ldw	fp,0(sp)
 8004f00:	dec00104 	addi	sp,sp,4
 8004f04:	f800283a 	ret

08004f08 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 8004f08:	defff804 	addi	sp,sp,-32
 8004f0c:	df000715 	stw	fp,28(sp)
 8004f10:	df000704 	addi	fp,sp,28
 8004f14:	e13ffb15 	stw	r4,-20(fp)
 8004f18:	e17ffc15 	stw	r5,-16(fp)
 8004f1c:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 8004f20:	00bff9c4 	movi	r2,-25
 8004f24:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 8004f28:	e0bffc17 	ldw	r2,-16(fp)
 8004f2c:	e0bfff15 	stw	r2,-4(fp)
 8004f30:	e0ffff17 	ldw	r3,-4(fp)
 8004f34:	189a8060 	cmpeqi	r2,r3,27137
 8004f38:	1000041e 	bne	r2,zero,8004f4c <altera_avalon_jtag_uart_ioctl+0x44>
 8004f3c:	e0ffff17 	ldw	r3,-4(fp)
 8004f40:	189a80a0 	cmpeqi	r2,r3,27138
 8004f44:	10001b1e 	bne	r2,zero,8004fb4 <altera_avalon_jtag_uart_ioctl+0xac>
 8004f48:	00002706 	br	8004fe8 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 8004f4c:	e0bffb17 	ldw	r2,-20(fp)
 8004f50:	10c00117 	ldw	r3,4(r2)
 8004f54:	00a00034 	movhi	r2,32768
 8004f58:	10bfffc4 	addi	r2,r2,-1
 8004f5c:	18802226 	beq	r3,r2,8004fe8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 8004f60:	e0bffd17 	ldw	r2,-12(fp)
 8004f64:	10800017 	ldw	r2,0(r2)
 8004f68:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 8004f6c:	e0bff917 	ldw	r2,-28(fp)
 8004f70:	10800090 	cmplti	r2,r2,2
 8004f74:	1000071e 	bne	r2,zero,8004f94 <altera_avalon_jtag_uart_ioctl+0x8c>
 8004f78:	e0fff917 	ldw	r3,-28(fp)
 8004f7c:	00a00034 	movhi	r2,32768
 8004f80:	10bfffc4 	addi	r2,r2,-1
 8004f84:	18800326 	beq	r3,r2,8004f94 <altera_avalon_jtag_uart_ioctl+0x8c>
 8004f88:	e0bff917 	ldw	r2,-28(fp)
 8004f8c:	e0bffe15 	stw	r2,-8(fp)
 8004f90:	00000306 	br	8004fa0 <altera_avalon_jtag_uart_ioctl+0x98>
 8004f94:	00e00034 	movhi	r3,32768
 8004f98:	18ffff84 	addi	r3,r3,-2
 8004f9c:	e0fffe15 	stw	r3,-8(fp)
 8004fa0:	e0bffb17 	ldw	r2,-20(fp)
 8004fa4:	e0fffe17 	ldw	r3,-8(fp)
 8004fa8:	10c00115 	stw	r3,4(r2)
      rc = 0;
 8004fac:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 8004fb0:	00000d06 	br	8004fe8 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 8004fb4:	e0bffb17 	ldw	r2,-20(fp)
 8004fb8:	10c00117 	ldw	r3,4(r2)
 8004fbc:	00a00034 	movhi	r2,32768
 8004fc0:	10bfffc4 	addi	r2,r2,-1
 8004fc4:	18800826 	beq	r3,r2,8004fe8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 8004fc8:	e13ffd17 	ldw	r4,-12(fp)
 8004fcc:	e0bffb17 	ldw	r2,-20(fp)
 8004fd0:	10c00917 	ldw	r3,36(r2)
 8004fd4:	e0bffb17 	ldw	r2,-20(fp)
 8004fd8:	10800117 	ldw	r2,4(r2)
 8004fdc:	1885803a 	cmpltu	r2,r3,r2
 8004fe0:	20800015 	stw	r2,0(r4)
      rc = 0;
 8004fe4:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 8004fe8:	e0bffa17 	ldw	r2,-24(fp)
}
 8004fec:	e037883a 	mov	sp,fp
 8004ff0:	df000017 	ldw	fp,0(sp)
 8004ff4:	dec00104 	addi	sp,sp,4
 8004ff8:	f800283a 	ret

08004ffc <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 8004ffc:	defff204 	addi	sp,sp,-56
 8005000:	dfc00d15 	stw	ra,52(sp)
 8005004:	df000c15 	stw	fp,48(sp)
 8005008:	df000c04 	addi	fp,sp,48
 800500c:	e13ffb15 	stw	r4,-20(fp)
 8005010:	e17ffc15 	stw	r5,-16(fp)
 8005014:	e1bffd15 	stw	r6,-12(fp)
 8005018:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 800501c:	e0bffc17 	ldw	r2,-16(fp)
 8005020:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 8005024:	00004806 	br	8005148 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 8005028:	e0bffb17 	ldw	r2,-20(fp)
 800502c:	10800a17 	ldw	r2,40(r2)
 8005030:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 8005034:	e0bffb17 	ldw	r2,-20(fp)
 8005038:	10800b17 	ldw	r2,44(r2)
 800503c:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 8005040:	e0fff717 	ldw	r3,-36(fp)
 8005044:	e0bff617 	ldw	r2,-40(fp)
 8005048:	18800536 	bltu	r3,r2,8005060 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 800504c:	e0bff717 	ldw	r2,-36(fp)
 8005050:	e0fff617 	ldw	r3,-40(fp)
 8005054:	10c5c83a 	sub	r2,r2,r3
 8005058:	e0bff815 	stw	r2,-32(fp)
 800505c:	00000406 	br	8005070 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 8005060:	00820004 	movi	r2,2048
 8005064:	e0fff617 	ldw	r3,-40(fp)
 8005068:	10c5c83a 	sub	r2,r2,r3
 800506c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 8005070:	e0bff817 	ldw	r2,-32(fp)
 8005074:	1005003a 	cmpeq	r2,r2,zero
 8005078:	10001f1e 	bne	r2,zero,80050f8 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 800507c:	e0fffd17 	ldw	r3,-12(fp)
 8005080:	e0bff817 	ldw	r2,-32(fp)
 8005084:	1880022e 	bgeu	r3,r2,8005090 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 8005088:	e0bffd17 	ldw	r2,-12(fp)
 800508c:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 8005090:	e0bffb17 	ldw	r2,-20(fp)
 8005094:	10c00e04 	addi	r3,r2,56
 8005098:	e0bff617 	ldw	r2,-40(fp)
 800509c:	1887883a 	add	r3,r3,r2
 80050a0:	e0bffa17 	ldw	r2,-24(fp)
 80050a4:	1009883a 	mov	r4,r2
 80050a8:	180b883a 	mov	r5,r3
 80050ac:	e1bff817 	ldw	r6,-32(fp)
 80050b0:	80083d00 	call	80083d0 <memcpy>
      ptr   += n;
 80050b4:	e0fff817 	ldw	r3,-32(fp)
 80050b8:	e0bffa17 	ldw	r2,-24(fp)
 80050bc:	10c5883a 	add	r2,r2,r3
 80050c0:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 80050c4:	e0fffd17 	ldw	r3,-12(fp)
 80050c8:	e0bff817 	ldw	r2,-32(fp)
 80050cc:	1885c83a 	sub	r2,r3,r2
 80050d0:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 80050d4:	e0fff617 	ldw	r3,-40(fp)
 80050d8:	e0bff817 	ldw	r2,-32(fp)
 80050dc:	1885883a 	add	r2,r3,r2
 80050e0:	10c1ffcc 	andi	r3,r2,2047
 80050e4:	e0bffb17 	ldw	r2,-20(fp)
 80050e8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 80050ec:	e0bffd17 	ldw	r2,-12(fp)
 80050f0:	10800048 	cmpgei	r2,r2,1
 80050f4:	103fcc1e 	bne	r2,zero,8005028 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 80050f8:	e0fffa17 	ldw	r3,-24(fp)
 80050fc:	e0bffc17 	ldw	r2,-16(fp)
 8005100:	1880141e 	bne	r3,r2,8005154 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 8005104:	e0bffe17 	ldw	r2,-8(fp)
 8005108:	1090000c 	andi	r2,r2,16384
 800510c:	1004c03a 	cmpne	r2,r2,zero
 8005110:	1000101e 	bne	r2,zero,8005154 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 8005114:	e0bffb17 	ldw	r2,-20(fp)
 8005118:	10c00a17 	ldw	r3,40(r2)
 800511c:	e0bff717 	ldw	r2,-36(fp)
 8005120:	1880051e 	bne	r3,r2,8005138 <altera_avalon_jtag_uart_read+0x13c>
 8005124:	e0bffb17 	ldw	r2,-20(fp)
 8005128:	10c00917 	ldw	r3,36(r2)
 800512c:	e0bffb17 	ldw	r2,-20(fp)
 8005130:	10800117 	ldw	r2,4(r2)
 8005134:	18bff736 	bltu	r3,r2,8005114 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 8005138:	e0bffb17 	ldw	r2,-20(fp)
 800513c:	10c00a17 	ldw	r3,40(r2)
 8005140:	e0bff717 	ldw	r2,-36(fp)
 8005144:	18800326 	beq	r3,r2,8005154 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 8005148:	e0bffd17 	ldw	r2,-12(fp)
 800514c:	10800048 	cmpgei	r2,r2,1
 8005150:	103fb51e 	bne	r2,zero,8005028 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 8005154:	e0fffa17 	ldw	r3,-24(fp)
 8005158:	e0bffc17 	ldw	r2,-16(fp)
 800515c:	18801926 	beq	r3,r2,80051c4 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8005160:	0005303a 	rdctl	r2,status
 8005164:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8005168:	e0fff517 	ldw	r3,-44(fp)
 800516c:	00bfff84 	movi	r2,-2
 8005170:	1884703a 	and	r2,r3,r2
 8005174:	1001703a 	wrctl	status,r2
  
  return context;
 8005178:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 800517c:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 8005180:	e0bffb17 	ldw	r2,-20(fp)
 8005184:	10800817 	ldw	r2,32(r2)
 8005188:	10c00054 	ori	r3,r2,1
 800518c:	e0bffb17 	ldw	r2,-20(fp)
 8005190:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 8005194:	e0bffb17 	ldw	r2,-20(fp)
 8005198:	10800017 	ldw	r2,0(r2)
 800519c:	11000104 	addi	r4,r2,4
 80051a0:	e0bffb17 	ldw	r2,-20(fp)
 80051a4:	10800817 	ldw	r2,32(r2)
 80051a8:	1007883a 	mov	r3,r2
 80051ac:	2005883a 	mov	r2,r4
 80051b0:	10c00035 	stwio	r3,0(r2)
 80051b4:	e0bff917 	ldw	r2,-28(fp)
 80051b8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 80051bc:	e0bff417 	ldw	r2,-48(fp)
 80051c0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 80051c4:	e0fffa17 	ldw	r3,-24(fp)
 80051c8:	e0bffc17 	ldw	r2,-16(fp)
 80051cc:	18800526 	beq	r3,r2,80051e4 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 80051d0:	e0fffa17 	ldw	r3,-24(fp)
 80051d4:	e0bffc17 	ldw	r2,-16(fp)
 80051d8:	1887c83a 	sub	r3,r3,r2
 80051dc:	e0ffff15 	stw	r3,-4(fp)
 80051e0:	00000906 	br	8005208 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 80051e4:	e0bffe17 	ldw	r2,-8(fp)
 80051e8:	1090000c 	andi	r2,r2,16384
 80051ec:	1005003a 	cmpeq	r2,r2,zero
 80051f0:	1000031e 	bne	r2,zero,8005200 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 80051f4:	00bffd44 	movi	r2,-11
 80051f8:	e0bfff15 	stw	r2,-4(fp)
 80051fc:	00000206 	br	8005208 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 8005200:	00bffec4 	movi	r2,-5
 8005204:	e0bfff15 	stw	r2,-4(fp)
 8005208:	e0bfff17 	ldw	r2,-4(fp)
}
 800520c:	e037883a 	mov	sp,fp
 8005210:	dfc00117 	ldw	ra,4(sp)
 8005214:	df000017 	ldw	fp,0(sp)
 8005218:	dec00204 	addi	sp,sp,8
 800521c:	f800283a 	ret

08005220 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 8005220:	defff204 	addi	sp,sp,-56
 8005224:	dfc00d15 	stw	ra,52(sp)
 8005228:	df000c15 	stw	fp,48(sp)
 800522c:	df000c04 	addi	fp,sp,48
 8005230:	e13ffb15 	stw	r4,-20(fp)
 8005234:	e17ffc15 	stw	r5,-16(fp)
 8005238:	e1bffd15 	stw	r6,-12(fp)
 800523c:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 8005240:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 8005244:	e0bffc17 	ldw	r2,-16(fp)
 8005248:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 800524c:	00003a06 	br	8005338 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 8005250:	e0bffb17 	ldw	r2,-20(fp)
 8005254:	10800c17 	ldw	r2,48(r2)
 8005258:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 800525c:	e0bffb17 	ldw	r2,-20(fp)
 8005260:	10800d17 	ldw	r2,52(r2)
 8005264:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 8005268:	e0fffa17 	ldw	r3,-24(fp)
 800526c:	e0bff917 	ldw	r2,-28(fp)
 8005270:	1880062e 	bgeu	r3,r2,800528c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 8005274:	e0fff917 	ldw	r3,-28(fp)
 8005278:	e0bffa17 	ldw	r2,-24(fp)
 800527c:	1885c83a 	sub	r2,r3,r2
 8005280:	10bfffc4 	addi	r2,r2,-1
 8005284:	e0bff815 	stw	r2,-32(fp)
 8005288:	00000c06 	br	80052bc <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 800528c:	e0bff917 	ldw	r2,-28(fp)
 8005290:	1005003a 	cmpeq	r2,r2,zero
 8005294:	1000051e 	bne	r2,zero,80052ac <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 8005298:	00820004 	movi	r2,2048
 800529c:	e0fffa17 	ldw	r3,-24(fp)
 80052a0:	10c5c83a 	sub	r2,r2,r3
 80052a4:	e0bff815 	stw	r2,-32(fp)
 80052a8:	00000406 	br	80052bc <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 80052ac:	0081ffc4 	movi	r2,2047
 80052b0:	e0fffa17 	ldw	r3,-24(fp)
 80052b4:	10c5c83a 	sub	r2,r2,r3
 80052b8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 80052bc:	e0bff817 	ldw	r2,-32(fp)
 80052c0:	1005003a 	cmpeq	r2,r2,zero
 80052c4:	10001f1e 	bne	r2,zero,8005344 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 80052c8:	e0fffd17 	ldw	r3,-12(fp)
 80052cc:	e0bff817 	ldw	r2,-32(fp)
 80052d0:	1880022e 	bgeu	r3,r2,80052dc <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 80052d4:	e0bffd17 	ldw	r2,-12(fp)
 80052d8:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 80052dc:	e0bffb17 	ldw	r2,-20(fp)
 80052e0:	10c20e04 	addi	r3,r2,2104
 80052e4:	e0bffa17 	ldw	r2,-24(fp)
 80052e8:	1885883a 	add	r2,r3,r2
 80052ec:	e0fffc17 	ldw	r3,-16(fp)
 80052f0:	1009883a 	mov	r4,r2
 80052f4:	180b883a 	mov	r5,r3
 80052f8:	e1bff817 	ldw	r6,-32(fp)
 80052fc:	80083d00 	call	80083d0 <memcpy>
      ptr   += n;
 8005300:	e0fff817 	ldw	r3,-32(fp)
 8005304:	e0bffc17 	ldw	r2,-16(fp)
 8005308:	10c5883a 	add	r2,r2,r3
 800530c:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 8005310:	e0fffd17 	ldw	r3,-12(fp)
 8005314:	e0bff817 	ldw	r2,-32(fp)
 8005318:	1885c83a 	sub	r2,r3,r2
 800531c:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8005320:	e0fffa17 	ldw	r3,-24(fp)
 8005324:	e0bff817 	ldw	r2,-32(fp)
 8005328:	1885883a 	add	r2,r3,r2
 800532c:	10c1ffcc 	andi	r3,r2,2047
 8005330:	e0bffb17 	ldw	r2,-20(fp)
 8005334:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 8005338:	e0bffd17 	ldw	r2,-12(fp)
 800533c:	10800048 	cmpgei	r2,r2,1
 8005340:	103fc31e 	bne	r2,zero,8005250 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8005344:	0005303a 	rdctl	r2,status
 8005348:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 800534c:	e0fff517 	ldw	r3,-44(fp)
 8005350:	00bfff84 	movi	r2,-2
 8005354:	1884703a 	and	r2,r3,r2
 8005358:	1001703a 	wrctl	status,r2
  
  return context;
 800535c:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 8005360:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 8005364:	e0bffb17 	ldw	r2,-20(fp)
 8005368:	10800817 	ldw	r2,32(r2)
 800536c:	10c00094 	ori	r3,r2,2
 8005370:	e0bffb17 	ldw	r2,-20(fp)
 8005374:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 8005378:	e0bffb17 	ldw	r2,-20(fp)
 800537c:	10800017 	ldw	r2,0(r2)
 8005380:	11000104 	addi	r4,r2,4
 8005384:	e0bffb17 	ldw	r2,-20(fp)
 8005388:	10800817 	ldw	r2,32(r2)
 800538c:	1007883a 	mov	r3,r2
 8005390:	2005883a 	mov	r2,r4
 8005394:	10c00035 	stwio	r3,0(r2)
 8005398:	e0bff717 	ldw	r2,-36(fp)
 800539c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 80053a0:	e0bff417 	ldw	r2,-48(fp)
 80053a4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 80053a8:	e0bffd17 	ldw	r2,-12(fp)
 80053ac:	10800050 	cmplti	r2,r2,1
 80053b0:	1000111e 	bne	r2,zero,80053f8 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 80053b4:	e0bffe17 	ldw	r2,-8(fp)
 80053b8:	1090000c 	andi	r2,r2,16384
 80053bc:	1004c03a 	cmpne	r2,r2,zero
 80053c0:	1000101e 	bne	r2,zero,8005404 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 80053c4:	e0bffb17 	ldw	r2,-20(fp)
 80053c8:	10c00d17 	ldw	r3,52(r2)
 80053cc:	e0bff917 	ldw	r2,-28(fp)
 80053d0:	1880051e 	bne	r3,r2,80053e8 <altera_avalon_jtag_uart_write+0x1c8>
 80053d4:	e0bffb17 	ldw	r2,-20(fp)
 80053d8:	10c00917 	ldw	r3,36(r2)
 80053dc:	e0bffb17 	ldw	r2,-20(fp)
 80053e0:	10800117 	ldw	r2,4(r2)
 80053e4:	18bff736 	bltu	r3,r2,80053c4 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 80053e8:	e0bffb17 	ldw	r2,-20(fp)
 80053ec:	10c00d17 	ldw	r3,52(r2)
 80053f0:	e0bff917 	ldw	r2,-28(fp)
 80053f4:	18800326 	beq	r3,r2,8005404 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
 80053f8:	e0bffd17 	ldw	r2,-12(fp)
 80053fc:	10800048 	cmpgei	r2,r2,1
 8005400:	103fcd1e 	bne	r2,zero,8005338 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 8005404:	e0fffc17 	ldw	r3,-16(fp)
 8005408:	e0bff617 	ldw	r2,-40(fp)
 800540c:	18800526 	beq	r3,r2,8005424 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 8005410:	e0fffc17 	ldw	r3,-16(fp)
 8005414:	e0bff617 	ldw	r2,-40(fp)
 8005418:	1887c83a 	sub	r3,r3,r2
 800541c:	e0ffff15 	stw	r3,-4(fp)
 8005420:	00000906 	br	8005448 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 8005424:	e0bffe17 	ldw	r2,-8(fp)
 8005428:	1090000c 	andi	r2,r2,16384
 800542c:	1005003a 	cmpeq	r2,r2,zero
 8005430:	1000031e 	bne	r2,zero,8005440 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 8005434:	00bffd44 	movi	r2,-11
 8005438:	e0bfff15 	stw	r2,-4(fp)
 800543c:	00000206 	br	8005448 <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
 8005440:	00bffec4 	movi	r2,-5
 8005444:	e0bfff15 	stw	r2,-4(fp)
 8005448:	e0bfff17 	ldw	r2,-4(fp)
}
 800544c:	e037883a 	mov	sp,fp
 8005450:	dfc00117 	ldw	ra,4(sp)
 8005454:	df000017 	ldw	fp,0(sp)
 8005458:	dec00204 	addi	sp,sp,8
 800545c:	f800283a 	ret

08005460 <alt_avalon_mailbox_init>:

/*
 * Register a Mutex device
 */
int alt_avalon_mailbox_init (alt_mailbox_dev* dev)
{
 8005460:	defffa04 	addi	sp,sp,-24
 8005464:	dfc00515 	stw	ra,20(sp)
 8005468:	df000415 	stw	fp,16(sp)
 800546c:	df000404 	addi	fp,sp,16
 8005470:	e13fff15 	stw	r4,-4(fp)
  int ret_code;
  alt_mutex_dev* write_mutex, *read_mutex;
  extern alt_llist alt_mailbox_list;

  ret_code = alt_avalon_mutex_reg( &dev->write_mutex );
 8005474:	e0bfff17 	ldw	r2,-4(fp)
 8005478:	11000704 	addi	r4,r2,28
 800547c:	80055b80 	call	80055b8 <alt_avalon_mutex_reg>
 8005480:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code)
 8005484:	e0bffe17 	ldw	r2,-8(fp)
 8005488:	1004c03a 	cmpne	r2,r2,zero
 800548c:	1000041e 	bne	r2,zero,80054a0 <alt_avalon_mailbox_init+0x40>
  {
    ret_code = alt_avalon_mutex_reg( &dev->read_mutex );
 8005490:	e0bfff17 	ldw	r2,-4(fp)
 8005494:	11000b04 	addi	r4,r2,44
 8005498:	80055b80 	call	80055b8 <alt_avalon_mutex_reg>
 800549c:	e0bffe15 	stw	r2,-8(fp)
  }

  if (!ret_code)
 80054a0:	e0bffe17 	ldw	r2,-8(fp)
 80054a4:	1004c03a 	cmpne	r2,r2,zero
 80054a8:	1000041e 	bne	r2,zero,80054bc <alt_avalon_mailbox_init+0x5c>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_list);
 80054ac:	e13fff17 	ldw	r4,-4(fp)
 80054b0:	d1600604 	addi	r5,gp,-32744
 80054b4:	80075180 	call	8007518 <alt_dev_llist_insert>
 80054b8:	e0bffe15 	stw	r2,-8(fp)
  }

  if (!ret_code)
 80054bc:	e0bffe17 	ldw	r2,-8(fp)
 80054c0:	1004c03a 	cmpne	r2,r2,zero
 80054c4:	1000361e 	bne	r2,zero,80055a0 <alt_avalon_mailbox_init+0x140>
  {
    write_mutex = altera_avalon_mutex_open(dev->write_mutex.name);
 80054c8:	e0bfff17 	ldw	r2,-4(fp)
 80054cc:	11000917 	ldw	r4,36(r2)
 80054d0:	8005a040 	call	8005a04 <altera_avalon_mutex_open>
 80054d4:	e0bffd15 	stw	r2,-12(fp)
    if (write_mutex)
 80054d8:	e0bffd17 	ldw	r2,-12(fp)
 80054dc:	1005003a 	cmpeq	r2,r2,zero
 80054e0:	10002f1e 	bne	r2,zero,80055a0 <alt_avalon_mailbox_init+0x140>
    {
      read_mutex = altera_avalon_mutex_open(dev->read_mutex.name);
 80054e4:	e0bfff17 	ldw	r2,-4(fp)
 80054e8:	11000d17 	ldw	r4,52(r2)
 80054ec:	8005a040 	call	8005a04 <altera_avalon_mutex_open>
 80054f0:	e0bffc15 	stw	r2,-16(fp)
      if (read_mutex)
 80054f4:	e0bffc17 	ldw	r2,-16(fp)
 80054f8:	1005003a 	cmpeq	r2,r2,zero
 80054fc:	1000281e 	bne	r2,zero,80055a0 <alt_avalon_mailbox_init+0x140>
      {
        while (altera_avalon_mutex_first_lock(write_mutex))
 8005500:	00000f06 	br	8005540 <alt_avalon_mailbox_init+0xe0>
        {
          if (!altera_avalon_mutex_trylock(write_mutex, 1))
 8005504:	e13ffd17 	ldw	r4,-12(fp)
 8005508:	01400044 	movi	r5,1
 800550c:	8005b1c0 	call	8005b1c <altera_avalon_mutex_trylock>
 8005510:	1004c03a 	cmpne	r2,r2,zero
 8005514:	10000a1e 	bne	r2,zero,8005540 <alt_avalon_mailbox_init+0xe0>
          {
            IOWR((alt_u32)(dev->write_ptr), 0,
 8005518:	e0bfff17 	ldw	r2,-4(fp)
 800551c:	10800317 	ldw	r2,12(r2)
 8005520:	1009883a 	mov	r4,r2
 8005524:	e0bfff17 	ldw	r2,-4(fp)
 8005528:	10800517 	ldw	r2,20(r2)
 800552c:	1007883a 	mov	r3,r2
 8005530:	2005883a 	mov	r2,r4
 8005534:	10c00035 	stwio	r3,0(r2)
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(write_mutex);
 8005538:	e13ffd17 	ldw	r4,-12(fp)
 800553c:	8005b5c0 	call	8005b5c <altera_avalon_mutex_unlock>
    if (write_mutex)
    {
      read_mutex = altera_avalon_mutex_open(dev->read_mutex.name);
      if (read_mutex)
      {
        while (altera_avalon_mutex_first_lock(write_mutex))
 8005540:	e13ffd17 	ldw	r4,-12(fp)
 8005544:	8005c340 	call	8005c34 <altera_avalon_mutex_first_lock>
 8005548:	1004c03a 	cmpne	r2,r2,zero
 800554c:	103fed1e 	bne	r2,zero,8005504 <alt_avalon_mailbox_init+0xa4>
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(write_mutex);
          }
        }

        while (altera_avalon_mutex_first_lock(read_mutex))
 8005550:	00000f06 	br	8005590 <alt_avalon_mailbox_init+0x130>
        {
          if (!altera_avalon_mutex_trylock(read_mutex, 1))
 8005554:	e13ffc17 	ldw	r4,-16(fp)
 8005558:	01400044 	movi	r5,1
 800555c:	8005b1c0 	call	8005b1c <altera_avalon_mutex_trylock>
 8005560:	1004c03a 	cmpne	r2,r2,zero
 8005564:	10000a1e 	bne	r2,zero,8005590 <alt_avalon_mailbox_init+0x130>
          {
            IOWR((alt_u32)(dev->read_ptr), 0,
 8005568:	e0bfff17 	ldw	r2,-4(fp)
 800556c:	10800417 	ldw	r2,16(r2)
 8005570:	1009883a 	mov	r4,r2
 8005574:	e0bfff17 	ldw	r2,-4(fp)
 8005578:	10800517 	ldw	r2,20(r2)
 800557c:	1007883a 	mov	r3,r2
 8005580:	2005883a 	mov	r2,r4
 8005584:	10c00035 	stwio	r3,0(r2)
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(read_mutex);
 8005588:	e13ffc17 	ldw	r4,-16(fp)
 800558c:	8005b5c0 	call	8005b5c <altera_avalon_mutex_unlock>
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(write_mutex);
          }
        }

        while (altera_avalon_mutex_first_lock(read_mutex))
 8005590:	e13ffc17 	ldw	r4,-16(fp)
 8005594:	8005c340 	call	8005c34 <altera_avalon_mutex_first_lock>
 8005598:	1004c03a 	cmpne	r2,r2,zero
 800559c:	103fed1e 	bne	r2,zero,8005554 <alt_avalon_mailbox_init+0xf4>
          }
        }
      }
    }
  }
  return ret_code;
 80055a0:	e0bffe17 	ldw	r2,-8(fp)
}
 80055a4:	e037883a 	mov	sp,fp
 80055a8:	dfc00117 	ldw	ra,4(sp)
 80055ac:	df000017 	ldw	fp,0(sp)
 80055b0:	dec00204 	addi	sp,sp,8
 80055b4:	f800283a 	ret

080055b8 <alt_avalon_mutex_reg>:
/*
 * Register a Mutex device
 */

static ALT_INLINE int alt_avalon_mutex_reg (alt_mutex_dev* dev)
{
 80055b8:	defffc04 	addi	sp,sp,-16
 80055bc:	dfc00315 	stw	ra,12(sp)
 80055c0:	df000215 	stw	fp,8(sp)
 80055c4:	df000204 	addi	fp,sp,8
 80055c8:	e13fff15 	stw	r4,-4(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 80055cc:	0005883a 	mov	r2,zero
  int ret_code;
  extern alt_llist alt_mutex_list;
  ret_code = ALT_SEM_CREATE (&dev->lock, 1);
 80055d0:	e0bffe15 	stw	r2,-8(fp)
  if (!ret_code)
 80055d4:	e0bffe17 	ldw	r2,-8(fp)
 80055d8:	1004c03a 	cmpne	r2,r2,zero
 80055dc:	1000061e 	bne	r2,zero,80055f8 <alt_avalon_mutex_reg+0x40>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mutex_list);
 80055e0:	e13fff17 	ldw	r4,-4(fp)
 80055e4:	01420074 	movhi	r5,2049
 80055e8:	2968b004 	addi	r5,r5,-23872
 80055ec:	80075180 	call	8007518 <alt_dev_llist_insert>
 80055f0:	e0bffe15 	stw	r2,-8(fp)
 80055f4:	00000506 	br	800560c <alt_avalon_mutex_reg+0x54>
  }
  else
  {
    ALT_ERRNO = ENOMEM;
 80055f8:	80056240 	call	8005624 <alt_get_errno>
 80055fc:	00c00304 	movi	r3,12
 8005600:	10c00015 	stw	r3,0(r2)
    ret_code = -ENOMEM;
 8005604:	00bffd04 	movi	r2,-12
 8005608:	e0bffe15 	stw	r2,-8(fp)
  }

  return ret_code;
 800560c:	e0bffe17 	ldw	r2,-8(fp)
}
 8005610:	e037883a 	mov	sp,fp
 8005614:	dfc00117 	ldw	ra,4(sp)
 8005618:	df000017 	ldw	fp,0(sp)
 800561c:	dec00204 	addi	sp,sp,8
 8005620:	f800283a 	ret

08005624 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8005624:	defffd04 	addi	sp,sp,-12
 8005628:	dfc00215 	stw	ra,8(sp)
 800562c:	df000115 	stw	fp,4(sp)
 8005630:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8005634:	00820074 	movhi	r2,2049
 8005638:	10a8b704 	addi	r2,r2,-23844
 800563c:	10800017 	ldw	r2,0(r2)
 8005640:	1005003a 	cmpeq	r2,r2,zero
 8005644:	1000061e 	bne	r2,zero,8005660 <alt_get_errno+0x3c>
 8005648:	00820074 	movhi	r2,2049
 800564c:	10a8b704 	addi	r2,r2,-23844
 8005650:	10800017 	ldw	r2,0(r2)
 8005654:	103ee83a 	callr	r2
 8005658:	e0bfff15 	stw	r2,-4(fp)
 800565c:	00000306 	br	800566c <alt_get_errno+0x48>
 8005660:	00820074 	movhi	r2,2049
 8005664:	10aeaf04 	addi	r2,r2,-17732
 8005668:	e0bfff15 	stw	r2,-4(fp)
 800566c:	e0bfff17 	ldw	r2,-4(fp)
}
 8005670:	e037883a 	mov	sp,fp
 8005674:	dfc00117 	ldw	ra,4(sp)
 8005678:	df000017 	ldw	fp,0(sp)
 800567c:	dec00204 	addi	sp,sp,8
 8005680:	f800283a 	ret

08005684 <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mailbox_dev* altera_avalon_mailbox_open (const char* name)
{
 8005684:	defffc04 	addi	sp,sp,-16
 8005688:	dfc00315 	stw	ra,12(sp)
 800568c:	df000215 	stw	fp,8(sp)
 8005690:	df000204 	addi	fp,sp,8
 8005694:	e13fff15 	stw	r4,-4(fp)
  alt_mailbox_dev* dev;

  dev = (alt_mailbox_dev*) alt_find_dev (name, &alt_mailbox_list);
 8005698:	e13fff17 	ldw	r4,-4(fp)
 800569c:	d1600604 	addi	r5,gp,-32744
 80056a0:	80076f40 	call	80076f4 <alt_find_dev>
 80056a4:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
 80056a8:	e0bffe17 	ldw	r2,-8(fp)
 80056ac:	1004c03a 	cmpne	r2,r2,zero
 80056b0:	1000041e 	bne	r2,zero,80056c4 <altera_avalon_mailbox_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 80056b4:	80056240 	call	8005624 <alt_get_errno>
 80056b8:	1007883a 	mov	r3,r2
 80056bc:	008004c4 	movi	r2,19
 80056c0:	18800015 	stw	r2,0(r3)
  }

  return dev;
 80056c4:	e0bffe17 	ldw	r2,-8(fp)

}
 80056c8:	e037883a 	mov	sp,fp
 80056cc:	dfc00117 	ldw	ra,4(sp)
 80056d0:	df000017 	ldw	fp,0(sp)
 80056d4:	dec00204 	addi	sp,sp,8
 80056d8:	f800283a 	ret

080056dc <altera_avalon_mailbox_close>:
 * altera_avalon_mailbox_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mailbox_close (alt_mailbox_dev* dev)
{
 80056dc:	defffe04 	addi	sp,sp,-8
 80056e0:	df000115 	stw	fp,4(sp)
 80056e4:	df000104 	addi	fp,sp,4
 80056e8:	e13fff15 	stw	r4,-4(fp)
  return;
}
 80056ec:	e037883a 	mov	sp,fp
 80056f0:	df000017 	ldw	fp,0(sp)
 80056f4:	dec00104 	addi	sp,sp,4
 80056f8:	f800283a 	ret

080056fc <altera_avalon_mailbox_post>:
 * 
 * Post a message to the mailbox
 *
 */
int altera_avalon_mailbox_post (alt_mailbox_dev* dev, alt_u32 msg)
{
 80056fc:	defff904 	addi	sp,sp,-28
 8005700:	dfc00615 	stw	ra,24(sp)
 8005704:	df000515 	stw	fp,20(sp)
 8005708:	df000504 	addi	fp,sp,20
 800570c:	e13ffe15 	stw	r4,-8(fp)
 8005710:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 8005714:	e03ffd15 	stw	zero,-12(fp)
  *   Claim the Mutex on the write pointer 
  *
  *   The mutex function takes care of the thread sempahore if running
  *   in a multi-threaded environment
  */
  altera_avalon_mutex_lock( &dev->write_mutex, 1 );
 8005718:	e0bffe17 	ldw	r2,-8(fp)
 800571c:	11000704 	addi	r4,r2,28
 8005720:	01400044 	movi	r5,1
 8005724:	8005adc0 	call	8005adc <altera_avalon_mutex_lock>

  temp = (alt_u32 *) IORD(dev->write_ptr, 0);
 8005728:	e0bffe17 	ldw	r2,-8(fp)
 800572c:	10800317 	ldw	r2,12(r2)
 8005730:	10800037 	ldwio	r2,0(r2)
 8005734:	e0bffc15 	stw	r2,-16(fp)
  next_write = alt_mailbox_increment_ptr(dev, temp);
 8005738:	e13ffe17 	ldw	r4,-8(fp)
 800573c:	e17ffc17 	ldw	r5,-16(fp)
 8005740:	80057b80 	call	80057b8 <alt_mailbox_increment_ptr>
 8005744:	e0bffb15 	stw	r2,-20(fp)

  if (next_write == ((alt_u32 *)IORD(dev->read_ptr, 0)) )
 8005748:	e0bffe17 	ldw	r2,-8(fp)
 800574c:	10800417 	ldw	r2,16(r2)
 8005750:	10800037 	ldwio	r2,0(r2)
 8005754:	1007883a 	mov	r3,r2
 8005758:	e0bffb17 	ldw	r2,-20(fp)
 800575c:	1880061e 	bne	r3,r2,8005778 <altera_avalon_mailbox_post+0x7c>
  {
    ALT_ERRNO = EWOULDBLOCK;
 8005760:	80056240 	call	8005624 <alt_get_errno>
 8005764:	00c002c4 	movi	r3,11
 8005768:	10c00015 	stw	r3,0(r2)
    ret_code = -EWOULDBLOCK;
 800576c:	00bffd44 	movi	r2,-11
 8005770:	e0bffd15 	stw	r2,-12(fp)
 8005774:	00000706 	br	8005794 <altera_avalon_mailbox_post+0x98>
  }
  else
  {
    IOWR(temp, 0, msg);
 8005778:	e0bffc17 	ldw	r2,-16(fp)
 800577c:	e0ffff17 	ldw	r3,-4(fp)
 8005780:	10c00035 	stwio	r3,0(r2)
    IOWR((alt_u32)(dev->write_ptr), 0, (alt_u32)next_write);
 8005784:	e0bffe17 	ldw	r2,-8(fp)
 8005788:	10800317 	ldw	r2,12(r2)
 800578c:	e0fffb17 	ldw	r3,-20(fp)
 8005790:	10c00035 	stwio	r3,0(r2)
  }

  altera_avalon_mutex_unlock( &dev->write_mutex );
 8005794:	e0bffe17 	ldw	r2,-8(fp)
 8005798:	11000704 	addi	r4,r2,28
 800579c:	8005b5c0 	call	8005b5c <altera_avalon_mutex_unlock>

  return ret_code;
 80057a0:	e0bffd17 	ldw	r2,-12(fp)

}
 80057a4:	e037883a 	mov	sp,fp
 80057a8:	dfc00117 	ldw	ra,4(sp)
 80057ac:	df000017 	ldw	fp,0(sp)
 80057b0:	dec00204 	addi	sp,sp,8
 80057b4:	f800283a 	ret

080057b8 <alt_mailbox_increment_ptr>:
 *
 * Increment one of the pointers and if that would take it beyond the end
 * of the shared memory put it at the start
 */
static inline alt_u32* alt_mailbox_increment_ptr(alt_mailbox_dev* dev, alt_u32* ptr)
{
 80057b8:	defffd04 	addi	sp,sp,-12
 80057bc:	df000215 	stw	fp,8(sp)
 80057c0:	df000204 	addi	fp,sp,8
 80057c4:	e13ffe15 	stw	r4,-8(fp)
 80057c8:	e17fff15 	stw	r5,-4(fp)
  ptr += 1;
 80057cc:	e0bfff17 	ldw	r2,-4(fp)
 80057d0:	10800104 	addi	r2,r2,4
 80057d4:	e0bfff15 	stw	r2,-4(fp)

  if (ptr > dev->mailbox_mem_end_ptr)
 80057d8:	e0bffe17 	ldw	r2,-8(fp)
 80057dc:	10c00617 	ldw	r3,24(r2)
 80057e0:	e0bfff17 	ldw	r2,-4(fp)
 80057e4:	1880032e 	bgeu	r3,r2,80057f4 <alt_mailbox_increment_ptr+0x3c>
  {
    ptr = dev->mailbox_mem_start_ptr;
 80057e8:	e0bffe17 	ldw	r2,-8(fp)
 80057ec:	10800517 	ldw	r2,20(r2)
 80057f0:	e0bfff15 	stw	r2,-4(fp)
  }

  return ptr;
 80057f4:	e0bfff17 	ldw	r2,-4(fp)
}
 80057f8:	e037883a 	mov	sp,fp
 80057fc:	df000017 	ldw	fp,0(sp)
 8005800:	dec00104 	addi	sp,sp,4
 8005804:	f800283a 	ret

08005808 <altera_avalon_mailbox_pend>:
 * 
 * Block until a message is available in the mailbox
 *
 */
alt_u32 altera_avalon_mailbox_pend (alt_mailbox_dev* dev)
{
 8005808:	defffa04 	addi	sp,sp,-24
 800580c:	dfc00515 	stw	ra,20(sp)
 8005810:	df000415 	stw	fp,16(sp)
 8005814:	dc000315 	stw	r16,12(sp)
 8005818:	df000304 	addi	fp,sp,12
 800581c:	e13fff15 	stw	r4,-4(fp)
  *   Claim the Mutex on the read pointer
  *
  *   The mutex function takes care of the thread sempahore if running
  *   in a multi-threaded environment
  */
  altera_avalon_mutex_lock( &dev->read_mutex, 1 );
 8005820:	e0bfff17 	ldw	r2,-4(fp)
 8005824:	11000b04 	addi	r4,r2,44
 8005828:	01400044 	movi	r5,1
 800582c:	8005adc0 	call	8005adc <altera_avalon_mutex_lock>

  temp = (alt_u32 *)IORD(dev->read_ptr, 0);
 8005830:	e0bfff17 	ldw	r2,-4(fp)
 8005834:	10800417 	ldw	r2,16(r2)
 8005838:	10800037 	ldwio	r2,0(r2)
 800583c:	e0bffd15 	stw	r2,-12(fp)

  while ( (alt_u32 *)(IORD(dev->write_ptr, 0)) == temp );
 8005840:	e0bfff17 	ldw	r2,-4(fp)
 8005844:	10800317 	ldw	r2,12(r2)
 8005848:	10800037 	ldwio	r2,0(r2)
 800584c:	1007883a 	mov	r3,r2
 8005850:	e0bffd17 	ldw	r2,-12(fp)
 8005854:	18bffa26 	beq	r3,r2,8005840 <altera_avalon_mailbox_pend+0x38>

  msg = IORD(temp, 0);
 8005858:	e0bffd17 	ldw	r2,-12(fp)
 800585c:	10800037 	ldwio	r2,0(r2)
 8005860:	e0bffe15 	stw	r2,-8(fp)

  IOWR( (alt_u32)(dev->read_ptr), 0,
 8005864:	e0bfff17 	ldw	r2,-4(fp)
 8005868:	10800417 	ldw	r2,16(r2)
 800586c:	1021883a 	mov	r16,r2
 8005870:	e13fff17 	ldw	r4,-4(fp)
 8005874:	e17ffd17 	ldw	r5,-12(fp)
 8005878:	80057b80 	call	80057b8 <alt_mailbox_increment_ptr>
 800587c:	1007883a 	mov	r3,r2
 8005880:	8005883a 	mov	r2,r16
 8005884:	10c00035 	stwio	r3,0(r2)
    (alt_u32)(alt_mailbox_increment_ptr(dev, temp)) );

  altera_avalon_mutex_unlock( &dev->read_mutex );
 8005888:	e0bfff17 	ldw	r2,-4(fp)
 800588c:	11000b04 	addi	r4,r2,44
 8005890:	8005b5c0 	call	8005b5c <altera_avalon_mutex_unlock>

  return msg;
 8005894:	e0bffe17 	ldw	r2,-8(fp)

}
 8005898:	e037883a 	mov	sp,fp
 800589c:	dfc00217 	ldw	ra,8(sp)
 80058a0:	df000117 	ldw	fp,4(sp)
 80058a4:	dc000017 	ldw	r16,0(sp)
 80058a8:	dec00304 	addi	sp,sp,12
 80058ac:	f800283a 	ret

080058b0 <altera_avalon_mailbox_get>:
 * If a message is available in the mailbox return it otherwise return NULL
 * i.e. this is Non-Blocking
 *
 */
alt_u32 altera_avalon_mailbox_get (alt_mailbox_dev* dev, int* err)
{
 80058b0:	defff904 	addi	sp,sp,-28
 80058b4:	dfc00615 	stw	ra,24(sp)
 80058b8:	df000515 	stw	fp,20(sp)
 80058bc:	dc000415 	stw	r16,16(sp)
 80058c0:	df000404 	addi	fp,sp,16
 80058c4:	e13ffe15 	stw	r4,-8(fp)
 80058c8:	e17fff15 	stw	r5,-4(fp)
  alt_u32 msg;
  alt_u32* temp;
  *err = 0;
 80058cc:	e0bfff17 	ldw	r2,-4(fp)
 80058d0:	10000015 	stw	zero,0(r2)
  *   Claim the Mutex on the read pointer 
  *
  *   The mutex function takes care of the thread sempahore if running
  *   in a multi-threaded environment
  */
  altera_avalon_mutex_lock( &dev->read_mutex, 1 );
 80058d4:	e0bffe17 	ldw	r2,-8(fp)
 80058d8:	11000b04 	addi	r4,r2,44
 80058dc:	01400044 	movi	r5,1
 80058e0:	8005adc0 	call	8005adc <altera_avalon_mutex_lock>

  temp = (alt_u32 *)IORD(dev->read_ptr, 0);
 80058e4:	e0bffe17 	ldw	r2,-8(fp)
 80058e8:	10800417 	ldw	r2,16(r2)
 80058ec:	10800037 	ldwio	r2,0(r2)
 80058f0:	e0bffc15 	stw	r2,-16(fp)

  if ( (alt_u32 *)(IORD(dev->write_ptr, 0)) == temp )
 80058f4:	e0bffe17 	ldw	r2,-8(fp)
 80058f8:	10800317 	ldw	r2,12(r2)
 80058fc:	10800037 	ldwio	r2,0(r2)
 8005900:	1007883a 	mov	r3,r2
 8005904:	e0bffc17 	ldw	r2,-16(fp)
 8005908:	1880091e 	bne	r3,r2,8005930 <altera_avalon_mailbox_get+0x80>
  {
    *err = -EWOULDBLOCK;
 800590c:	e0ffff17 	ldw	r3,-4(fp)
 8005910:	00bffd44 	movi	r2,-11
 8005914:	18800015 	stw	r2,0(r3)
    ALT_ERRNO = EWOULDBLOCK;
 8005918:	80056240 	call	8005624 <alt_get_errno>
 800591c:	1007883a 	mov	r3,r2
 8005920:	008002c4 	movi	r2,11
 8005924:	18800015 	stw	r2,0(r3)
    msg = 0;
 8005928:	e03ffd15 	stw	zero,-12(fp)
 800592c:	00000c06 	br	8005960 <altera_avalon_mailbox_get+0xb0>
  }
  else
  {
    msg = IORD(temp, 0);
 8005930:	e0bffc17 	ldw	r2,-16(fp)
 8005934:	10800037 	ldwio	r2,0(r2)
 8005938:	e0bffd15 	stw	r2,-12(fp)
    IOWR(dev->read_ptr, 0,
 800593c:	e0bffe17 	ldw	r2,-8(fp)
 8005940:	10800417 	ldw	r2,16(r2)
 8005944:	1021883a 	mov	r16,r2
 8005948:	e13ffe17 	ldw	r4,-8(fp)
 800594c:	e17ffc17 	ldw	r5,-16(fp)
 8005950:	80057b80 	call	80057b8 <alt_mailbox_increment_ptr>
 8005954:	1007883a 	mov	r3,r2
 8005958:	8005883a 	mov	r2,r16
 800595c:	10c00035 	stwio	r3,0(r2)
      (alt_u32)(alt_mailbox_increment_ptr(dev, temp)) );
  }

  altera_avalon_mutex_unlock( &dev->read_mutex );
 8005960:	e0bffe17 	ldw	r2,-8(fp)
 8005964:	11000b04 	addi	r4,r2,44
 8005968:	8005b5c0 	call	8005b5c <altera_avalon_mutex_unlock>

  return msg;
 800596c:	e0bffd17 	ldw	r2,-12(fp)

}
 8005970:	e037883a 	mov	sp,fp
 8005974:	dfc00217 	ldw	ra,8(sp)
 8005978:	df000117 	ldw	fp,4(sp)
 800597c:	dc000017 	ldw	r16,0(sp)
 8005980:	dec00304 	addi	sp,sp,12
 8005984:	f800283a 	ret

08005988 <alt_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
static int alt_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 8005988:	defff904 	addi	sp,sp,-28
 800598c:	df000615 	stw	fp,24(sp)
 8005990:	df000604 	addi	fp,sp,24
 8005994:	e13ffe15 	stw	r4,-8(fp)
 8005998:	e17fff15 	stw	r5,-4(fp)
  alt_u32 id, data, check;
  int ret_code = -1;
 800599c:	00bfffc4 	movi	r2,-1
 80059a0:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_READ_CPUID(id);
 80059a4:	0005317a 	rdctl	r2,cpuid
 80059a8:	e0bffd15 	stw	r2,-12(fp)

  /* the data we want the mutex to hold */
  data = (id << ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST) | value;
 80059ac:	e0bffd17 	ldw	r2,-12(fp)
 80059b0:	1006943a 	slli	r3,r2,16
 80059b4:	e0bfff17 	ldw	r2,-4(fp)
 80059b8:	1884b03a 	or	r2,r3,r2
 80059bc:	e0bffc15 	stw	r2,-16(fp)

  /* attempt to write to the mutex */
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, data);
 80059c0:	e0bffe17 	ldw	r2,-8(fp)
 80059c4:	10800317 	ldw	r2,12(r2)
 80059c8:	e0fffc17 	ldw	r3,-16(fp)
 80059cc:	10c00035 	stwio	r3,0(r2)
  
  check = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 80059d0:	e0bffe17 	ldw	r2,-8(fp)
 80059d4:	10800317 	ldw	r2,12(r2)
 80059d8:	10800037 	ldwio	r2,0(r2)
 80059dc:	e0bffb15 	stw	r2,-20(fp)

  if ( check == data)
 80059e0:	e0fffb17 	ldw	r3,-20(fp)
 80059e4:	e0bffc17 	ldw	r2,-16(fp)
 80059e8:	1880011e 	bne	r3,r2,80059f0 <alt_mutex_trylock+0x68>
  {
    ret_code = 0;
 80059ec:	e03ffa15 	stw	zero,-24(fp)
  }

  return ret_code;
 80059f0:	e0bffa17 	ldw	r2,-24(fp)
}
 80059f4:	e037883a 	mov	sp,fp
 80059f8:	df000017 	ldw	fp,0(sp)
 80059fc:	dec00104 	addi	sp,sp,4
 8005a00:	f800283a 	ret

08005a04 <altera_avalon_mutex_open>:
 * Search the list of registered mutexes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mutex_dev* altera_avalon_mutex_open (const char* name)
{
 8005a04:	defffc04 	addi	sp,sp,-16
 8005a08:	dfc00315 	stw	ra,12(sp)
 8005a0c:	df000215 	stw	fp,8(sp)
 8005a10:	df000204 	addi	fp,sp,8
 8005a14:	e13fff15 	stw	r4,-4(fp)
  alt_mutex_dev* dev;

  dev = (alt_mutex_dev*) alt_find_dev (name, &alt_mutex_list);
 8005a18:	e13fff17 	ldw	r4,-4(fp)
 8005a1c:	d1600804 	addi	r5,gp,-32736
 8005a20:	80076f40 	call	80076f4 <alt_find_dev>
 8005a24:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
 8005a28:	e0bffe17 	ldw	r2,-8(fp)
 8005a2c:	1004c03a 	cmpne	r2,r2,zero
 8005a30:	1000041e 	bne	r2,zero,8005a44 <altera_avalon_mutex_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 8005a34:	8005a5c0 	call	8005a5c <alt_get_errno>
 8005a38:	1007883a 	mov	r3,r2
 8005a3c:	008004c4 	movi	r2,19
 8005a40:	18800015 	stw	r2,0(r3)
  }

  return dev;
 8005a44:	e0bffe17 	ldw	r2,-8(fp)
}
 8005a48:	e037883a 	mov	sp,fp
 8005a4c:	dfc00117 	ldw	ra,4(sp)
 8005a50:	df000017 	ldw	fp,0(sp)
 8005a54:	dec00204 	addi	sp,sp,8
 8005a58:	f800283a 	ret

08005a5c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8005a5c:	defffd04 	addi	sp,sp,-12
 8005a60:	dfc00215 	stw	ra,8(sp)
 8005a64:	df000115 	stw	fp,4(sp)
 8005a68:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8005a6c:	00820074 	movhi	r2,2049
 8005a70:	10a8b704 	addi	r2,r2,-23844
 8005a74:	10800017 	ldw	r2,0(r2)
 8005a78:	1005003a 	cmpeq	r2,r2,zero
 8005a7c:	1000061e 	bne	r2,zero,8005a98 <alt_get_errno+0x3c>
 8005a80:	00820074 	movhi	r2,2049
 8005a84:	10a8b704 	addi	r2,r2,-23844
 8005a88:	10800017 	ldw	r2,0(r2)
 8005a8c:	103ee83a 	callr	r2
 8005a90:	e0bfff15 	stw	r2,-4(fp)
 8005a94:	00000306 	br	8005aa4 <alt_get_errno+0x48>
 8005a98:	00820074 	movhi	r2,2049
 8005a9c:	10aeaf04 	addi	r2,r2,-17732
 8005aa0:	e0bfff15 	stw	r2,-4(fp)
 8005aa4:	e0bfff17 	ldw	r2,-4(fp)
}
 8005aa8:	e037883a 	mov	sp,fp
 8005aac:	dfc00117 	ldw	ra,4(sp)
 8005ab0:	df000017 	ldw	fp,0(sp)
 8005ab4:	dec00204 	addi	sp,sp,8
 8005ab8:	f800283a 	ret

08005abc <altera_avalon_mutex_close>:
 * altera_avalon_mutex_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mutex_close (alt_mutex_dev* dev)
{
 8005abc:	defffe04 	addi	sp,sp,-8
 8005ac0:	df000115 	stw	fp,4(sp)
 8005ac4:	df000104 	addi	fp,sp,4
 8005ac8:	e13fff15 	stw	r4,-4(fp)
  return;
}
 8005acc:	e037883a 	mov	sp,fp
 8005ad0:	df000017 	ldw	fp,0(sp)
 8005ad4:	dec00104 	addi	sp,sp,4
 8005ad8:	f800283a 	ret

08005adc <altera_avalon_mutex_lock>:
/*
 * altera_avalon_mutex_lock - Lock the hardware mutex
 *
 */
void altera_avalon_mutex_lock( alt_mutex_dev* dev, alt_u32 value )
{
 8005adc:	defffc04 	addi	sp,sp,-16
 8005ae0:	dfc00315 	stw	ra,12(sp)
 8005ae4:	df000215 	stw	fp,8(sp)
 8005ae8:	df000204 	addi	fp,sp,8
 8005aec:	e13ffe15 	stw	r4,-8(fp)
 8005af0:	e17fff15 	stw	r5,-4(fp)
   * semaphore. This ensures that reading from the device is thread-safe.
   */

  ALT_SEM_PEND (dev->lock, 0);

  while ( alt_mutex_trylock( dev, value ) != 0);
 8005af4:	e13ffe17 	ldw	r4,-8(fp)
 8005af8:	e17fff17 	ldw	r5,-4(fp)
 8005afc:	80059880 	call	8005988 <alt_mutex_trylock>
 8005b00:	1004c03a 	cmpne	r2,r2,zero
 8005b04:	103ffb1e 	bne	r2,zero,8005af4 <altera_avalon_mutex_lock+0x18>
}
 8005b08:	e037883a 	mov	sp,fp
 8005b0c:	dfc00117 	ldw	ra,4(sp)
 8005b10:	df000017 	ldw	fp,0(sp)
 8005b14:	dec00204 	addi	sp,sp,8
 8005b18:	f800283a 	ret

08005b1c <altera_avalon_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
int altera_avalon_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 8005b1c:	defffb04 	addi	sp,sp,-20
 8005b20:	dfc00415 	stw	ra,16(sp)
 8005b24:	df000315 	stw	fp,12(sp)
 8005b28:	df000304 	addi	fp,sp,12
 8005b2c:	e13ffe15 	stw	r4,-8(fp)
 8005b30:	e17fff15 	stw	r5,-4(fp)
  int ret_code;

  ALT_SEM_PEND (dev->lock, 0);

  ret_code = alt_mutex_trylock( dev, value);
 8005b34:	e13ffe17 	ldw	r4,-8(fp)
 8005b38:	e17fff17 	ldw	r5,-4(fp)
 8005b3c:	80059880 	call	8005988 <alt_mutex_trylock>
 8005b40:	e0bffd15 	stw	r2,-12(fp)
  if (ret_code)
  {
    ALT_SEM_POST (dev->lock);
  }

  return ret_code;
 8005b44:	e0bffd17 	ldw	r2,-12(fp)
}
 8005b48:	e037883a 	mov	sp,fp
 8005b4c:	dfc00117 	ldw	ra,4(sp)
 8005b50:	df000017 	ldw	fp,0(sp)
 8005b54:	dec00204 	addi	sp,sp,8
 8005b58:	f800283a 	ret

08005b5c <altera_avalon_mutex_unlock>:
 * This function does not check that you own the Mutex if you try to release
 * a Mutex you do not own the behaviour is undefined
 *
 */
void altera_avalon_mutex_unlock( alt_mutex_dev* dev )
{
 8005b5c:	defffd04 	addi	sp,sp,-12
 8005b60:	df000215 	stw	fp,8(sp)
 8005b64:	df000204 	addi	fp,sp,8
 8005b68:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id;
  NIOS2_READ_CPUID(id);
 8005b6c:	0005317a 	rdctl	r2,cpuid
 8005b70:	e0bffe15 	stw	r2,-8(fp)

  /*
  * This Mutex has been claimed and released since Reset so clear the Reset bit
  * This MUST happen before we release the MUTEX
  */
  IOWR_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base, 
 8005b74:	e0bfff17 	ldw	r2,-4(fp)
 8005b78:	10800317 	ldw	r2,12(r2)
 8005b7c:	10800104 	addi	r2,r2,4
 8005b80:	1007883a 	mov	r3,r2
 8005b84:	00800044 	movi	r2,1
 8005b88:	18800035 	stwio	r2,0(r3)
                                  ALTERA_AVALON_MUTEX_RESET_RESET_MSK);
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, 
 8005b8c:	e0bfff17 	ldw	r2,-4(fp)
 8005b90:	11000317 	ldw	r4,12(r2)
 8005b94:	e0bffe17 	ldw	r2,-8(fp)
 8005b98:	1004943a 	slli	r2,r2,16
 8005b9c:	1007883a 	mov	r3,r2
 8005ba0:	2005883a 	mov	r2,r4
 8005ba4:	10c00035 	stwio	r3,0(r2)

  /*
  * Now that access to the hardware Mutex is complete, release the thread lock
  */
  ALT_SEM_POST (dev->lock);
}
 8005ba8:	e037883a 	mov	sp,fp
 8005bac:	df000017 	ldw	fp,0(sp)
 8005bb0:	dec00104 	addi	sp,sp,4
 8005bb4:	f800283a 	ret

08005bb8 <altera_avalon_mutex_is_mine>:
 * altera_avalon_mutex_is_mine - Do I own the Mutex?
 *
 *  returns non zero if the mutex is owned by this CPU
 */
int altera_avalon_mutex_is_mine( alt_mutex_dev* dev )
{
 8005bb8:	defff904 	addi	sp,sp,-28
 8005bbc:	df000615 	stw	fp,24(sp)
 8005bc0:	df000604 	addi	fp,sp,24
 8005bc4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id, data, owner, value;
  int ret_code = 0;
 8005bc8:	e03ffa15 	stw	zero,-24(fp)

  NIOS2_READ_CPUID(id);
 8005bcc:	0005317a 	rdctl	r2,cpuid
 8005bd0:	e0bffe15 	stw	r2,-8(fp)

  /* retrieve the contents of the mutex */
  data = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 8005bd4:	e0bfff17 	ldw	r2,-4(fp)
 8005bd8:	10800317 	ldw	r2,12(r2)
 8005bdc:	10800037 	ldwio	r2,0(r2)
 8005be0:	e0bffd15 	stw	r2,-12(fp)
  owner = (data & ALTERA_AVALON_MUTEX_MUTEX_OWNER_MSK) >> 
 8005be4:	e0bffd17 	ldw	r2,-12(fp)
 8005be8:	10bfffec 	andhi	r2,r2,65535
 8005bec:	1004d43a 	srli	r2,r2,16
 8005bf0:	e0bffc15 	stw	r2,-16(fp)
              ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST;

  if (owner == id) 
 8005bf4:	e0fffc17 	ldw	r3,-16(fp)
 8005bf8:	e0bffe17 	ldw	r2,-8(fp)
 8005bfc:	1880081e 	bne	r3,r2,8005c20 <altera_avalon_mutex_is_mine+0x68>
  {
    value = (data & ALTERA_AVALON_MUTEX_MUTEX_VALUE_MSK) >> 
 8005c00:	e0bffd17 	ldw	r2,-12(fp)
 8005c04:	10bfffcc 	andi	r2,r2,65535
 8005c08:	e0bffb15 	stw	r2,-20(fp)
                  ALTERA_AVALON_MUTEX_MUTEX_VALUE_OFST;
    if (value != 0)
 8005c0c:	e0bffb17 	ldw	r2,-20(fp)
 8005c10:	1005003a 	cmpeq	r2,r2,zero
 8005c14:	1000021e 	bne	r2,zero,8005c20 <altera_avalon_mutex_is_mine+0x68>
    {
      ret_code = 1;
 8005c18:	00800044 	movi	r2,1
 8005c1c:	e0bffa15 	stw	r2,-24(fp)
    }
  }

  return ret_code;
 8005c20:	e0bffa17 	ldw	r2,-24(fp)
}
 8005c24:	e037883a 	mov	sp,fp
 8005c28:	df000017 	ldw	fp,0(sp)
 8005c2c:	dec00104 	addi	sp,sp,4
 8005c30:	f800283a 	ret

08005c34 <altera_avalon_mutex_first_lock>:
 *
 * Has this Mutex been released since reset if not return 1
 * otherwise return 0
 */
int altera_avalon_mutex_first_lock( alt_mutex_dev* dev )
{
 8005c34:	defffc04 	addi	sp,sp,-16
 8005c38:	df000315 	stw	fp,12(sp)
 8005c3c:	df000304 	addi	fp,sp,12
 8005c40:	e13fff15 	stw	r4,-4(fp)
  alt_u32 data;
  int ret_code = 0;
 8005c44:	e03ffd15 	stw	zero,-12(fp)

  data = IORD_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base);
 8005c48:	e0bfff17 	ldw	r2,-4(fp)
 8005c4c:	10800317 	ldw	r2,12(r2)
 8005c50:	10800104 	addi	r2,r2,4
 8005c54:	10800037 	ldwio	r2,0(r2)
 8005c58:	e0bffe15 	stw	r2,-8(fp)

  if (data & ALTERA_AVALON_MUTEX_RESET_RESET_MSK) 
 8005c5c:	e0bffe17 	ldw	r2,-8(fp)
 8005c60:	1080004c 	andi	r2,r2,1
 8005c64:	10803fcc 	andi	r2,r2,255
 8005c68:	1005003a 	cmpeq	r2,r2,zero
 8005c6c:	1000021e 	bne	r2,zero,8005c78 <altera_avalon_mutex_first_lock+0x44>
  {
    ret_code = 1;
 8005c70:	00800044 	movi	r2,1
 8005c74:	e0bffd15 	stw	r2,-12(fp)
  }

  return ret_code;
 8005c78:	e0bffd17 	ldw	r2,-12(fp)
}
 8005c7c:	e037883a 	mov	sp,fp
 8005c80:	df000017 	ldw	fp,0(sp)
 8005c84:	dec00104 	addi	sp,sp,4
 8005c88:	f800283a 	ret

08005c8c <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
 8005c8c:	defffc04 	addi	sp,sp,-16
 8005c90:	dfc00315 	stw	ra,12(sp)
 8005c94:	df000215 	stw	fp,8(sp)
 8005c98:	df000204 	addi	fp,sp,8
 8005c9c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
 8005ca0:	e13fff17 	ldw	r4,-4(fp)
 8005ca4:	01420074 	movhi	r5,2049
 8005ca8:	2968b404 	addi	r5,r5,-23856
 8005cac:	80076f40 	call	80076f4 <alt_find_dev>
 8005cb0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 8005cb4:	e0bffe17 	ldw	r2,-8(fp)
}
 8005cb8:	e037883a 	mov	sp,fp
 8005cbc:	dfc00117 	ldw	ra,4(sp)
 8005cc0:	df000017 	ldw	fp,0(sp)
 8005cc4:	dec00204 	addi	sp,sp,8
 8005cc8:	f800283a 	ret

08005ccc <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
 8005ccc:	defff904 	addi	sp,sp,-28
 8005cd0:	df000615 	stw	fp,24(sp)
 8005cd4:	df000604 	addi	fp,sp,24
 8005cd8:	e13ffb15 	stw	r4,-20(fp)
 8005cdc:	e17ffc15 	stw	r5,-16(fp)
 8005ce0:	e1bffd15 	stw	r6,-12(fp)
 8005ce4:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
 8005ce8:	e0bffb17 	ldw	r2,-20(fp)
 8005cec:	10c00f17 	ldw	r3,60(r2)
 8005cf0:	e0bffd17 	ldw	r2,-12(fp)
 8005cf4:	10c0042e 	bgeu	r2,r3,8005d08 <alt_up_pixel_buffer_dma_draw+0x3c>
 8005cf8:	e0bffb17 	ldw	r2,-20(fp)
 8005cfc:	10c01017 	ldw	r3,64(r2)
 8005d00:	e0bffe17 	ldw	r2,-8(fp)
 8005d04:	10c00336 	bltu	r2,r3,8005d14 <alt_up_pixel_buffer_dma_draw+0x48>
		return -1;
 8005d08:	00bfffc4 	movi	r2,-1
 8005d0c:	e0bfff15 	stw	r2,-4(fp)
 8005d10:	00005106 	br	8005e58 <alt_up_pixel_buffer_dma_draw+0x18c>

	unsigned int addr = 0;
 8005d14:	e03ffa15 	stw	zero,-24(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 8005d18:	e0bffb17 	ldw	r2,-20(fp)
 8005d1c:	10800d17 	ldw	r2,52(r2)
 8005d20:	1004c03a 	cmpne	r2,r2,zero
 8005d24:	1000151e 	bne	r2,zero,8005d7c <alt_up_pixel_buffer_dma_draw+0xb0>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr |= ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
 8005d28:	e0bffb17 	ldw	r2,-20(fp)
 8005d2c:	10c01217 	ldw	r3,72(r2)
 8005d30:	e0bffd17 	ldw	r2,-12(fp)
 8005d34:	1886703a 	and	r3,r3,r2
 8005d38:	e0bffb17 	ldw	r2,-20(fp)
 8005d3c:	10801117 	ldw	r2,68(r2)
 8005d40:	1886983a 	sll	r3,r3,r2
 8005d44:	e0bffa17 	ldw	r2,-24(fp)
 8005d48:	10c4b03a 	or	r2,r2,r3
 8005d4c:	e0bffa15 	stw	r2,-24(fp)
		addr |= ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
 8005d50:	e0bffb17 	ldw	r2,-20(fp)
 8005d54:	10c01417 	ldw	r3,80(r2)
 8005d58:	e0bffe17 	ldw	r2,-8(fp)
 8005d5c:	1886703a 	and	r3,r3,r2
 8005d60:	e0bffb17 	ldw	r2,-20(fp)
 8005d64:	10801317 	ldw	r2,76(r2)
 8005d68:	1886983a 	sll	r3,r3,r2
 8005d6c:	e0bffa17 	ldw	r2,-24(fp)
 8005d70:	10c4b03a 	or	r2,r2,r3
 8005d74:	e0bffa15 	stw	r2,-24(fp)
 8005d78:	00001706 	br	8005dd8 <alt_up_pixel_buffer_dma_draw+0x10c>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
 8005d7c:	e0bffb17 	ldw	r2,-20(fp)
 8005d80:	10c01217 	ldw	r3,72(r2)
 8005d84:	e0bffd17 	ldw	r2,-12(fp)
 8005d88:	1886703a 	and	r3,r3,r2
 8005d8c:	e0bffb17 	ldw	r2,-20(fp)
 8005d90:	10801117 	ldw	r2,68(r2)
 8005d94:	1886983a 	sll	r3,r3,r2
 8005d98:	e0bffa17 	ldw	r2,-24(fp)
 8005d9c:	10c5883a 	add	r2,r2,r3
 8005da0:	e0bffa15 	stw	r2,-24(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
 8005da4:	e0bffb17 	ldw	r2,-20(fp)
 8005da8:	10c01417 	ldw	r3,80(r2)
 8005dac:	e0bffe17 	ldw	r2,-8(fp)
 8005db0:	1886703a 	and	r3,r3,r2
 8005db4:	e0bffb17 	ldw	r2,-20(fp)
 8005db8:	10800f17 	ldw	r2,60(r2)
 8005dbc:	1887383a 	mul	r3,r3,r2
 8005dc0:	e0bffb17 	ldw	r2,-20(fp)
 8005dc4:	10801117 	ldw	r2,68(r2)
 8005dc8:	1886983a 	sll	r3,r3,r2
 8005dcc:	e0bffa17 	ldw	r2,-24(fp)
 8005dd0:	10c5883a 	add	r2,r2,r3
 8005dd4:	e0bffa15 	stw	r2,-24(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8005dd8:	e0bffb17 	ldw	r2,-20(fp)
 8005ddc:	10800e17 	ldw	r2,56(r2)
 8005de0:	10800058 	cmpnei	r2,r2,1
 8005de4:	1000081e 	bne	r2,zero,8005e08 <alt_up_pixel_buffer_dma_draw+0x13c>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 8005de8:	e0bffb17 	ldw	r2,-20(fp)
 8005dec:	10800c17 	ldw	r2,48(r2)
 8005df0:	1007883a 	mov	r3,r2
 8005df4:	e0bffa17 	ldw	r2,-24(fp)
 8005df8:	1885883a 	add	r2,r3,r2
 8005dfc:	e0fffc17 	ldw	r3,-16(fp)
 8005e00:	10c00025 	stbio	r3,0(r2)
 8005e04:	00001306 	br	8005e54 <alt_up_pixel_buffer_dma_draw+0x188>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8005e08:	e0bffb17 	ldw	r2,-20(fp)
 8005e0c:	10800e17 	ldw	r2,56(r2)
 8005e10:	10800098 	cmpnei	r2,r2,2
 8005e14:	1000081e 	bne	r2,zero,8005e38 <alt_up_pixel_buffer_dma_draw+0x16c>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 8005e18:	e0bffb17 	ldw	r2,-20(fp)
 8005e1c:	10800c17 	ldw	r2,48(r2)
 8005e20:	1007883a 	mov	r3,r2
 8005e24:	e0bffa17 	ldw	r2,-24(fp)
 8005e28:	1885883a 	add	r2,r3,r2
 8005e2c:	e0fffc17 	ldw	r3,-16(fp)
 8005e30:	10c0002d 	sthio	r3,0(r2)
 8005e34:	00000706 	br	8005e54 <alt_up_pixel_buffer_dma_draw+0x188>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 8005e38:	e0bffb17 	ldw	r2,-20(fp)
 8005e3c:	10800c17 	ldw	r2,48(r2)
 8005e40:	1007883a 	mov	r3,r2
 8005e44:	e0bffa17 	ldw	r2,-24(fp)
 8005e48:	1885883a 	add	r2,r3,r2
 8005e4c:	e0fffc17 	ldw	r3,-16(fp)
 8005e50:	10c00035 	stwio	r3,0(r2)
	}

	return 0;
 8005e54:	e03fff15 	stw	zero,-4(fp)
 8005e58:	e0bfff17 	ldw	r2,-4(fp)
}
 8005e5c:	e037883a 	mov	sp,fp
 8005e60:	df000017 	ldw	fp,0(sp)
 8005e64:	dec00104 	addi	sp,sp,4
 8005e68:	f800283a 	ret

08005e6c <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
 8005e6c:	defffd04 	addi	sp,sp,-12
 8005e70:	df000215 	stw	fp,8(sp)
 8005e74:	df000204 	addi	fp,sp,8
 8005e78:	e13ffe15 	stw	r4,-8(fp)
 8005e7c:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
 8005e80:	e0bffe17 	ldw	r2,-8(fp)
 8005e84:	10800a17 	ldw	r2,40(r2)
 8005e88:	10800104 	addi	r2,r2,4
 8005e8c:	e0ffff17 	ldw	r3,-4(fp)
 8005e90:	10c00035 	stwio	r3,0(r2)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
 8005e94:	e0bffe17 	ldw	r2,-8(fp)
 8005e98:	10800a17 	ldw	r2,40(r2)
 8005e9c:	10800104 	addi	r2,r2,4
 8005ea0:	10800037 	ldwio	r2,0(r2)
 8005ea4:	1007883a 	mov	r3,r2
 8005ea8:	e0bffe17 	ldw	r2,-8(fp)
 8005eac:	10c00c15 	stw	r3,48(r2)
	return 0;
 8005eb0:	0005883a 	mov	r2,zero
}
 8005eb4:	e037883a 	mov	sp,fp
 8005eb8:	df000017 	ldw	fp,0(sp)
 8005ebc:	dec00104 	addi	sp,sp,4
 8005ec0:	f800283a 	ret

08005ec4 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
 8005ec4:	defffe04 	addi	sp,sp,-8
 8005ec8:	df000115 	stw	fp,4(sp)
 8005ecc:	df000104 	addi	fp,sp,4
 8005ed0:	e13fff15 	stw	r4,-4(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
 8005ed4:	e0bfff17 	ldw	r2,-4(fp)
 8005ed8:	11000c17 	ldw	r4,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
 8005edc:	e0bfff17 	ldw	r2,-4(fp)
 8005ee0:	10800a17 	ldw	r2,40(r2)
 8005ee4:	1007883a 	mov	r3,r2
 8005ee8:	00800044 	movi	r2,1
 8005eec:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
 8005ef0:	e0bfff17 	ldw	r2,-4(fp)
 8005ef4:	10c00b17 	ldw	r3,44(r2)
 8005ef8:	e0bfff17 	ldw	r2,-4(fp)
 8005efc:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
 8005f00:	e0bfff17 	ldw	r2,-4(fp)
 8005f04:	11000b15 	stw	r4,44(r2)
	return 0;
 8005f08:	0005883a 	mov	r2,zero
}
 8005f0c:	e037883a 	mov	sp,fp
 8005f10:	df000017 	ldw	fp,0(sp)
 8005f14:	dec00104 	addi	sp,sp,4
 8005f18:	f800283a 	ret

08005f1c <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
 8005f1c:	defffe04 	addi	sp,sp,-8
 8005f20:	df000115 	stw	fp,4(sp)
 8005f24:	df000104 	addi	fp,sp,4
 8005f28:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
 8005f2c:	e0bfff17 	ldw	r2,-4(fp)
 8005f30:	10800a17 	ldw	r2,40(r2)
 8005f34:	10800304 	addi	r2,r2,12
 8005f38:	10800037 	ldwio	r2,0(r2)
 8005f3c:	1080004c 	andi	r2,r2,1
}
 8005f40:	e037883a 	mov	sp,fp
 8005f44:	df000017 	ldw	fp,0(sp)
 8005f48:	dec00104 	addi	sp,sp,4
 8005f4c:	f800283a 	ret

08005f50 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
 8005f50:	defff604 	addi	sp,sp,-40
 8005f54:	df000915 	stw	fp,36(sp)
 8005f58:	df000904 	addi	fp,sp,36
 8005f5c:	e13ff715 	stw	r4,-36(fp)
 8005f60:	e17ff815 	stw	r5,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 8005f64:	e0bff817 	ldw	r2,-32(fp)
 8005f68:	10800058 	cmpnei	r2,r2,1
 8005f6c:	1000041e 	bne	r2,zero,8005f80 <alt_up_pixel_buffer_dma_clear_screen+0x30>
		addr = pixel_buffer->back_buffer_start_address;
 8005f70:	e0bff717 	ldw	r2,-36(fp)
 8005f74:	10800c17 	ldw	r2,48(r2)
 8005f78:	e0bfff15 	stw	r2,-4(fp)
 8005f7c:	00000306 	br	8005f8c <alt_up_pixel_buffer_dma_clear_screen+0x3c>
	else
		addr = pixel_buffer->buffer_start_address;
 8005f80:	e0bff717 	ldw	r2,-36(fp)
 8005f84:	10800b17 	ldw	r2,44(r2)
 8005f88:	e0bfff15 	stw	r2,-4(fp)
	limit_x = pixel_buffer->x_resolution;
 8005f8c:	e0bff717 	ldw	r2,-36(fp)
 8005f90:	10800f17 	ldw	r2,60(r2)
 8005f94:	e0bffe15 	stw	r2,-8(fp)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8005f98:	e0bff717 	ldw	r2,-36(fp)
 8005f9c:	10800e17 	ldw	r2,56(r2)
 8005fa0:	10800098 	cmpnei	r2,r2,2
 8005fa4:	1000051e 	bne	r2,zero,8005fbc <alt_up_pixel_buffer_dma_clear_screen+0x6c>
		limit_x = limit_x << 1;
 8005fa8:	e0fffe17 	ldw	r3,-8(fp)
 8005fac:	e0fffe17 	ldw	r3,-8(fp)
 8005fb0:	18c5883a 	add	r2,r3,r3
 8005fb4:	e0bffe15 	stw	r2,-8(fp)
 8005fb8:	00000506 	br	8005fd0 <alt_up_pixel_buffer_dma_clear_screen+0x80>
	} else {
		limit_x = limit_x << 2;
 8005fbc:	e13ffe17 	ldw	r4,-8(fp)
 8005fc0:	e13ffe17 	ldw	r4,-8(fp)
 8005fc4:	2105883a 	add	r2,r4,r4
 8005fc8:	1085883a 	add	r2,r2,r2
 8005fcc:	e0bffe15 	stw	r2,-8(fp)
	}	
	limit_y = pixel_buffer->y_resolution;
 8005fd0:	e0bff717 	ldw	r2,-36(fp)
 8005fd4:	10801017 	ldw	r2,64(r2)
 8005fd8:	e0bffd15 	stw	r2,-12(fp)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 8005fdc:	e0bff717 	ldw	r2,-36(fp)
 8005fe0:	10800d17 	ldw	r2,52(r2)
 8005fe4:	1004c03a 	cmpne	r2,r2,zero
 8005fe8:	10001e1e 	bne	r2,zero,8006064 <alt_up_pixel_buffer_dma_clear_screen+0x114>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 8005fec:	e0bff717 	ldw	r2,-36(fp)
 8005ff0:	10801317 	ldw	r2,76(r2)
 8005ff4:	e0bffa15 	stw	r2,-24(fp)

		for (y = 0; y < limit_y; y++)
 8005ff8:	e03ffb15 	stw	zero,-20(fp)
 8005ffc:	00001506 	br	8006054 <alt_up_pixel_buffer_dma_clear_screen+0x104>
		{
			for (x = 0; x < limit_x; x = x + 4)
 8006000:	e03ffc15 	stw	zero,-16(fp)
 8006004:	00000706 	br	8006024 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
			{
				IOWR_32DIRECT(addr, x, 0);
 8006008:	e0ffff17 	ldw	r3,-4(fp)
 800600c:	e0bffc17 	ldw	r2,-16(fp)
 8006010:	1885883a 	add	r2,r3,r2
 8006014:	10000035 	stwio	zero,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
 8006018:	e0bffc17 	ldw	r2,-16(fp)
 800601c:	10800104 	addi	r2,r2,4
 8006020:	e0bffc15 	stw	r2,-16(fp)
 8006024:	e0fffc17 	ldw	r3,-16(fp)
 8006028:	e13ffe17 	ldw	r4,-8(fp)
 800602c:	193ff636 	bltu	r3,r4,8006008 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
 8006030:	e0fffa17 	ldw	r3,-24(fp)
 8006034:	00800044 	movi	r2,1
 8006038:	10c4983a 	sll	r2,r2,r3
 800603c:	e0ffff17 	ldw	r3,-4(fp)
 8006040:	1887883a 	add	r3,r3,r2
 8006044:	e0ffff15 	stw	r3,-4(fp)
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
 8006048:	e13ffb17 	ldw	r4,-20(fp)
 800604c:	21000044 	addi	r4,r4,1
 8006050:	e13ffb15 	stw	r4,-20(fp)
 8006054:	e0bffb17 	ldw	r2,-20(fp)
 8006058:	e0fffd17 	ldw	r3,-12(fp)
 800605c:	10ffe836 	bltu	r2,r3,8006000 <alt_up_pixel_buffer_dma_clear_screen+0xb0>
 8006060:	00001006 	br	80060a4 <alt_up_pixel_buffer_dma_clear_screen+0x154>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
 8006064:	e13ffd17 	ldw	r4,-12(fp)
 8006068:	e0bffe17 	ldw	r2,-8(fp)
 800606c:	2089383a 	mul	r4,r4,r2
 8006070:	e13ffd15 	stw	r4,-12(fp)

		for (x = 0; x < limit_y; x = x + 4)
 8006074:	e03ff915 	stw	zero,-28(fp)
 8006078:	00000706 	br	8006098 <alt_up_pixel_buffer_dma_clear_screen+0x148>
		{
			IOWR_32DIRECT(addr, x, 0);
 800607c:	e0ffff17 	ldw	r3,-4(fp)
 8006080:	e0bff917 	ldw	r2,-28(fp)
 8006084:	1885883a 	add	r2,r3,r2
 8006088:	10000035 	stwio	zero,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
 800608c:	e0fff917 	ldw	r3,-28(fp)
 8006090:	18c00104 	addi	r3,r3,4
 8006094:	e0fff915 	stw	r3,-28(fp)
 8006098:	e0bff917 	ldw	r2,-28(fp)
 800609c:	e13ffd17 	ldw	r4,-12(fp)
 80060a0:	113ff636 	bltu	r2,r4,800607c <alt_up_pixel_buffer_dma_clear_screen+0x12c>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
 80060a4:	e037883a 	mov	sp,fp
 80060a8:	df000017 	ldw	fp,0(sp)
 80060ac:	dec00104 	addi	sp,sp,4
 80060b0:	f800283a 	ret

080060b4 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
 80060b4:	deffed04 	addi	sp,sp,-76
 80060b8:	df001215 	stw	fp,72(sp)
 80060bc:	df001204 	addi	fp,sp,72
 80060c0:	e13fee15 	stw	r4,-72(fp)
 80060c4:	e17fef15 	stw	r5,-68(fp)
 80060c8:	e1bff015 	stw	r6,-64(fp)
 80060cc:	e1fff115 	stw	r7,-60(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 80060d0:	e0bfee17 	ldw	r2,-72(fp)
 80060d4:	10800f17 	ldw	r2,60(r2)
 80060d8:	e0bffe15 	stw	r2,-8(fp)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 80060dc:	e0bfee17 	ldw	r2,-72(fp)
 80060e0:	10801017 	ldw	r2,64(r2)
 80060e4:	e0bffd15 	stw	r2,-12(fp)
	register unsigned int temp;
	register unsigned int l_x = x0;
 80060e8:	e0bfef17 	ldw	r2,-68(fp)
 80060ec:	e0bffb15 	stw	r2,-20(fp)
	register unsigned int r_x = x1;
 80060f0:	e0fff117 	ldw	r3,-60(fp)
 80060f4:	e0fffa15 	stw	r3,-24(fp)
	register unsigned int t_y = y0;
 80060f8:	e13ff017 	ldw	r4,-64(fp)
 80060fc:	e13ff915 	stw	r4,-28(fp)
	register unsigned int b_y = y1;
 8006100:	e0800117 	ldw	r2,4(fp)
 8006104:	e0bff815 	stw	r2,-32(fp)
	register unsigned int local_color = color;
 8006108:	e0c00217 	ldw	r3,8(fp)
 800610c:	e0fff715 	stw	r3,-36(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
 8006110:	e13ffa17 	ldw	r4,-24(fp)
 8006114:	e0bffb17 	ldw	r2,-20(fp)
 8006118:	2080062e 	bgeu	r4,r2,8006134 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = l_x;
 800611c:	e0fffb17 	ldw	r3,-20(fp)
 8006120:	e0fffc15 	stw	r3,-16(fp)
		l_x = r_x;
 8006124:	e13ffa17 	ldw	r4,-24(fp)
 8006128:	e13ffb15 	stw	r4,-20(fp)
		r_x = temp;
 800612c:	e0bffc17 	ldw	r2,-16(fp)
 8006130:	e0bffa15 	stw	r2,-24(fp)
	}
	if (t_y > b_y)
 8006134:	e0fff817 	ldw	r3,-32(fp)
 8006138:	e13ff917 	ldw	r4,-28(fp)
 800613c:	1900062e 	bgeu	r3,r4,8006158 <alt_up_pixel_buffer_dma_draw_box+0xa4>
	{
		temp = t_y;
 8006140:	e0bff917 	ldw	r2,-28(fp)
 8006144:	e0bffc15 	stw	r2,-16(fp)
		t_y = b_y;
 8006148:	e0fff817 	ldw	r3,-32(fp)
 800614c:	e0fff915 	stw	r3,-28(fp)
		b_y = temp;
 8006150:	e13ffc17 	ldw	r4,-16(fp)
 8006154:	e13ff815 	stw	r4,-32(fp)
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
 8006158:	e0bffb17 	ldw	r2,-20(fp)
 800615c:	e0fffe17 	ldw	r3,-8(fp)
 8006160:	10c10d2e 	bgeu	r2,r3,8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
 8006164:	e13ff917 	ldw	r4,-28(fp)
 8006168:	e0bffd17 	ldw	r2,-12(fp)
 800616c:	20800136 	bltu	r4,r2,8006174 <alt_up_pixel_buffer_dma_draw_box+0xc0>
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 8006170:	00010906 	br	8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
 8006174:	e0fffa17 	ldw	r3,-24(fp)
 8006178:	e13ffe17 	ldw	r4,-8(fp)
 800617c:	19000336 	bltu	r3,r4,800618c <alt_up_pixel_buffer_dma_draw_box+0xd8>
	{
		r_x = limit_x - 1;
 8006180:	e0bffe17 	ldw	r2,-8(fp)
 8006184:	10bfffc4 	addi	r2,r2,-1
 8006188:	e0bffa15 	stw	r2,-24(fp)
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
 800618c:	e0fff817 	ldw	r3,-32(fp)
 8006190:	e13ffd17 	ldw	r4,-12(fp)
 8006194:	19000336 	bltu	r3,r4,80061a4 <alt_up_pixel_buffer_dma_draw_box+0xf0>
	{
		b_y = limit_y - 1;
 8006198:	e0bffd17 	ldw	r2,-12(fp)
 800619c:	10bfffc4 	addi	r2,r2,-1
 80061a0:	e0bff815 	stw	r2,-32(fp)
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 80061a4:	e0800317 	ldw	r2,12(fp)
 80061a8:	10800058 	cmpnei	r2,r2,1
 80061ac:	1000041e 	bne	r2,zero,80061c0 <alt_up_pixel_buffer_dma_draw_box+0x10c>
		addr = pixel_buffer->back_buffer_start_address;
 80061b0:	e0bfee17 	ldw	r2,-72(fp)
 80061b4:	10800c17 	ldw	r2,48(r2)
 80061b8:	e0bfff15 	stw	r2,-4(fp)
 80061bc:	00000306 	br	80061cc <alt_up_pixel_buffer_dma_draw_box+0x118>
	else
		addr = pixel_buffer->buffer_start_address;
 80061c0:	e0bfee17 	ldw	r2,-72(fp)
 80061c4:	10800b17 	ldw	r2,44(r2)
 80061c8:	e0bfff15 	stw	r2,-4(fp)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 80061cc:	e0bfee17 	ldw	r2,-72(fp)
 80061d0:	10800d17 	ldw	r2,52(r2)
 80061d4:	1004c03a 	cmpne	r2,r2,zero
 80061d8:	1000721e 	bne	r2,zero,80063a4 <alt_up_pixel_buffer_dma_draw_box+0x2f0>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 80061dc:	e0bfee17 	ldw	r2,-72(fp)
 80061e0:	10801317 	ldw	r2,76(r2)
 80061e4:	e0bff415 	stw	r2,-48(fp)
		addr = addr + (t_y << offset_y);
 80061e8:	e0bff417 	ldw	r2,-48(fp)
 80061ec:	e0fff917 	ldw	r3,-28(fp)
 80061f0:	1884983a 	sll	r2,r3,r2
 80061f4:	e13fff17 	ldw	r4,-4(fp)
 80061f8:	2089883a 	add	r4,r4,r2
 80061fc:	e13fff15 	stw	r4,-4(fp)
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8006200:	e0bfee17 	ldw	r2,-72(fp)
 8006204:	10800e17 	ldw	r2,56(r2)
 8006208:	10800058 	cmpnei	r2,r2,1
 800620c:	10001e1e 	bne	r2,zero,8006288 <alt_up_pixel_buffer_dma_draw_box+0x1d4>
			for (y = t_y; y <= b_y; y++)
 8006210:	e0bff917 	ldw	r2,-28(fp)
 8006214:	e0bff515 	stw	r2,-44(fp)
 8006218:	00001706 	br	8006278 <alt_up_pixel_buffer_dma_draw_box+0x1c4>
			{
				for (x = l_x; x <= r_x; x++)
 800621c:	e0fffb17 	ldw	r3,-20(fp)
 8006220:	e0fff615 	stw	r3,-40(fp)
 8006224:	00000806 	br	8006248 <alt_up_pixel_buffer_dma_draw_box+0x194>
				{
					IOWR_8DIRECT(addr, x, local_color);
 8006228:	e0ffff17 	ldw	r3,-4(fp)
 800622c:	e0bff617 	ldw	r2,-40(fp)
 8006230:	1885883a 	add	r2,r3,r2
 8006234:	e0fff717 	ldw	r3,-36(fp)
 8006238:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 800623c:	e13ff617 	ldw	r4,-40(fp)
 8006240:	21000044 	addi	r4,r4,1
 8006244:	e13ff615 	stw	r4,-40(fp)
 8006248:	e0bffa17 	ldw	r2,-24(fp)
 800624c:	e0fff617 	ldw	r3,-40(fp)
 8006250:	10fff52e 	bgeu	r2,r3,8006228 <alt_up_pixel_buffer_dma_draw_box+0x174>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
 8006254:	e0fff417 	ldw	r3,-48(fp)
 8006258:	00800044 	movi	r2,1
 800625c:	10c4983a 	sll	r2,r2,r3
 8006260:	e13fff17 	ldw	r4,-4(fp)
 8006264:	2089883a 	add	r4,r4,r2
 8006268:	e13fff15 	stw	r4,-4(fp)
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 800626c:	e0bff517 	ldw	r2,-44(fp)
 8006270:	10800044 	addi	r2,r2,1
 8006274:	e0bff515 	stw	r2,-44(fp)
 8006278:	e0fff817 	ldw	r3,-32(fp)
 800627c:	e13ff517 	ldw	r4,-44(fp)
 8006280:	193fe62e 	bgeu	r3,r4,800621c <alt_up_pixel_buffer_dma_draw_box+0x168>
 8006284:	0000c406 	br	8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8006288:	e0bfee17 	ldw	r2,-72(fp)
 800628c:	10800e17 	ldw	r2,56(r2)
 8006290:	10800098 	cmpnei	r2,r2,2
 8006294:	1000211e 	bne	r2,zero,800631c <alt_up_pixel_buffer_dma_draw_box+0x268>
			for (y = t_y; y <= b_y; y++)
 8006298:	e0bff917 	ldw	r2,-28(fp)
 800629c:	e0bff515 	stw	r2,-44(fp)
 80062a0:	00001a06 	br	800630c <alt_up_pixel_buffer_dma_draw_box+0x258>
			{
				for (x = l_x; x <= r_x; x++)
 80062a4:	e0fffb17 	ldw	r3,-20(fp)
 80062a8:	e0fff615 	stw	r3,-40(fp)
 80062ac:	00000b06 	br	80062dc <alt_up_pixel_buffer_dma_draw_box+0x228>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
 80062b0:	e13ff617 	ldw	r4,-40(fp)
 80062b4:	e13ff617 	ldw	r4,-40(fp)
 80062b8:	2105883a 	add	r2,r4,r4
 80062bc:	1007883a 	mov	r3,r2
 80062c0:	e0bfff17 	ldw	r2,-4(fp)
 80062c4:	1885883a 	add	r2,r3,r2
 80062c8:	e0fff717 	ldw	r3,-36(fp)
 80062cc:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 80062d0:	e0bff617 	ldw	r2,-40(fp)
 80062d4:	10800044 	addi	r2,r2,1
 80062d8:	e0bff615 	stw	r2,-40(fp)
 80062dc:	e0fffa17 	ldw	r3,-24(fp)
 80062e0:	e13ff617 	ldw	r4,-40(fp)
 80062e4:	193ff22e 	bgeu	r3,r4,80062b0 <alt_up_pixel_buffer_dma_draw_box+0x1fc>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
 80062e8:	e0fff417 	ldw	r3,-48(fp)
 80062ec:	00800044 	movi	r2,1
 80062f0:	10c4983a 	sll	r2,r2,r3
 80062f4:	e0ffff17 	ldw	r3,-4(fp)
 80062f8:	1887883a 	add	r3,r3,r2
 80062fc:	e0ffff15 	stw	r3,-4(fp)
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 8006300:	e13ff517 	ldw	r4,-44(fp)
 8006304:	21000044 	addi	r4,r4,1
 8006308:	e13ff515 	stw	r4,-44(fp)
 800630c:	e0bff817 	ldw	r2,-32(fp)
 8006310:	e0fff517 	ldw	r3,-44(fp)
 8006314:	10ffe32e 	bgeu	r2,r3,80062a4 <alt_up_pixel_buffer_dma_draw_box+0x1f0>
 8006318:	00009f06 	br	8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 800631c:	e13ff917 	ldw	r4,-28(fp)
 8006320:	e13ff515 	stw	r4,-44(fp)
 8006324:	00001b06 	br	8006394 <alt_up_pixel_buffer_dma_draw_box+0x2e0>
			{
				for (x = l_x; x <= r_x; x++)
 8006328:	e0bffb17 	ldw	r2,-20(fp)
 800632c:	e0bff615 	stw	r2,-40(fp)
 8006330:	00000c06 	br	8006364 <alt_up_pixel_buffer_dma_draw_box+0x2b0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
 8006334:	e0fff617 	ldw	r3,-40(fp)
 8006338:	e0fff617 	ldw	r3,-40(fp)
 800633c:	18c5883a 	add	r2,r3,r3
 8006340:	1085883a 	add	r2,r2,r2
 8006344:	1007883a 	mov	r3,r2
 8006348:	e0bfff17 	ldw	r2,-4(fp)
 800634c:	1885883a 	add	r2,r3,r2
 8006350:	e0fff717 	ldw	r3,-36(fp)
 8006354:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 8006358:	e13ff617 	ldw	r4,-40(fp)
 800635c:	21000044 	addi	r4,r4,1
 8006360:	e13ff615 	stw	r4,-40(fp)
 8006364:	e0bffa17 	ldw	r2,-24(fp)
 8006368:	e0fff617 	ldw	r3,-40(fp)
 800636c:	10fff12e 	bgeu	r2,r3,8006334 <alt_up_pixel_buffer_dma_draw_box+0x280>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
 8006370:	e0fff417 	ldw	r3,-48(fp)
 8006374:	00800044 	movi	r2,1
 8006378:	10c4983a 	sll	r2,r2,r3
 800637c:	e13fff17 	ldw	r4,-4(fp)
 8006380:	2089883a 	add	r4,r4,r2
 8006384:	e13fff15 	stw	r4,-4(fp)
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 8006388:	e0bff517 	ldw	r2,-44(fp)
 800638c:	10800044 	addi	r2,r2,1
 8006390:	e0bff515 	stw	r2,-44(fp)
 8006394:	e0fff817 	ldw	r3,-32(fp)
 8006398:	e13ff517 	ldw	r4,-44(fp)
 800639c:	193fe22e 	bgeu	r3,r4,8006328 <alt_up_pixel_buffer_dma_draw_box+0x274>
 80063a0:	00007d06 	br	8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 80063a4:	e0bfee17 	ldw	r2,-72(fp)
 80063a8:	10800e17 	ldw	r2,56(r2)
 80063ac:	10800058 	cmpnei	r2,r2,1
 80063b0:	1000221e 	bne	r2,zero,800643c <alt_up_pixel_buffer_dma_draw_box+0x388>
			addr = addr + t_y * limit_x;
 80063b4:	e0fff917 	ldw	r3,-28(fp)
 80063b8:	e13ffe17 	ldw	r4,-8(fp)
 80063bc:	1905383a 	mul	r2,r3,r4
 80063c0:	e0ffff17 	ldw	r3,-4(fp)
 80063c4:	1887883a 	add	r3,r3,r2
 80063c8:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 80063cc:	e13ff917 	ldw	r4,-28(fp)
 80063d0:	e13ff215 	stw	r4,-56(fp)
 80063d4:	00001506 	br	800642c <alt_up_pixel_buffer_dma_draw_box+0x378>
			{
				for (x = l_x; x <= r_x; x++)
 80063d8:	e0bffb17 	ldw	r2,-20(fp)
 80063dc:	e0bff315 	stw	r2,-52(fp)
 80063e0:	00000806 	br	8006404 <alt_up_pixel_buffer_dma_draw_box+0x350>
				{
					IOWR_8DIRECT(addr, x, local_color);
 80063e4:	e0ffff17 	ldw	r3,-4(fp)
 80063e8:	e0bff317 	ldw	r2,-52(fp)
 80063ec:	1885883a 	add	r2,r3,r2
 80063f0:	e0fff717 	ldw	r3,-36(fp)
 80063f4:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 80063f8:	e0fff317 	ldw	r3,-52(fp)
 80063fc:	18c00044 	addi	r3,r3,1
 8006400:	e0fff315 	stw	r3,-52(fp)
 8006404:	e13ffa17 	ldw	r4,-24(fp)
 8006408:	e0bff317 	ldw	r2,-52(fp)
 800640c:	20bff52e 	bgeu	r4,r2,80063e4 <alt_up_pixel_buffer_dma_draw_box+0x330>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
 8006410:	e0ffff17 	ldw	r3,-4(fp)
 8006414:	e13ffe17 	ldw	r4,-8(fp)
 8006418:	1907883a 	add	r3,r3,r4
 800641c:	e0ffff15 	stw	r3,-4(fp)
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8006420:	e0bff217 	ldw	r2,-56(fp)
 8006424:	10800044 	addi	r2,r2,1
 8006428:	e0bff215 	stw	r2,-56(fp)
 800642c:	e0fff817 	ldw	r3,-32(fp)
 8006430:	e13ff217 	ldw	r4,-56(fp)
 8006434:	193fe82e 	bgeu	r3,r4,80063d8 <alt_up_pixel_buffer_dma_draw_box+0x324>
 8006438:	00005706 	br	8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 800643c:	e0bfee17 	ldw	r2,-72(fp)
 8006440:	10800e17 	ldw	r2,56(r2)
 8006444:	10800098 	cmpnei	r2,r2,2
 8006448:	1000291e 	bne	r2,zero,80064f0 <alt_up_pixel_buffer_dma_draw_box+0x43c>
			limit_x = limit_x << 1;
 800644c:	e0fffe17 	ldw	r3,-8(fp)
 8006450:	e0fffe17 	ldw	r3,-8(fp)
 8006454:	18c5883a 	add	r2,r3,r3
 8006458:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 800645c:	e13ff917 	ldw	r4,-28(fp)
 8006460:	e0fffe17 	ldw	r3,-8(fp)
 8006464:	20c5383a 	mul	r2,r4,r3
 8006468:	e13fff17 	ldw	r4,-4(fp)
 800646c:	2089883a 	add	r4,r4,r2
 8006470:	e13fff15 	stw	r4,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8006474:	e0bff917 	ldw	r2,-28(fp)
 8006478:	e0bff215 	stw	r2,-56(fp)
 800647c:	00001806 	br	80064e0 <alt_up_pixel_buffer_dma_draw_box+0x42c>
			{
				for (x = l_x; x <= r_x; x++)
 8006480:	e0fffb17 	ldw	r3,-20(fp)
 8006484:	e0fff315 	stw	r3,-52(fp)
 8006488:	00000b06 	br	80064b8 <alt_up_pixel_buffer_dma_draw_box+0x404>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
 800648c:	e13ff317 	ldw	r4,-52(fp)
 8006490:	e13ff317 	ldw	r4,-52(fp)
 8006494:	2105883a 	add	r2,r4,r4
 8006498:	1007883a 	mov	r3,r2
 800649c:	e0bfff17 	ldw	r2,-4(fp)
 80064a0:	1885883a 	add	r2,r3,r2
 80064a4:	e0fff717 	ldw	r3,-36(fp)
 80064a8:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 80064ac:	e0bff317 	ldw	r2,-52(fp)
 80064b0:	10800044 	addi	r2,r2,1
 80064b4:	e0bff315 	stw	r2,-52(fp)
 80064b8:	e0fffa17 	ldw	r3,-24(fp)
 80064bc:	e13ff317 	ldw	r4,-52(fp)
 80064c0:	193ff22e 	bgeu	r3,r4,800648c <alt_up_pixel_buffer_dma_draw_box+0x3d8>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
 80064c4:	e0bfff17 	ldw	r2,-4(fp)
 80064c8:	e0fffe17 	ldw	r3,-8(fp)
 80064cc:	10c5883a 	add	r2,r2,r3
 80064d0:	e0bfff15 	stw	r2,-4(fp)
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 80064d4:	e13ff217 	ldw	r4,-56(fp)
 80064d8:	21000044 	addi	r4,r4,1
 80064dc:	e13ff215 	stw	r4,-56(fp)
 80064e0:	e0bff817 	ldw	r2,-32(fp)
 80064e4:	e0fff217 	ldw	r3,-56(fp)
 80064e8:	10ffe52e 	bgeu	r2,r3,8006480 <alt_up_pixel_buffer_dma_draw_box+0x3cc>
 80064ec:	00002a06 	br	8006598 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
 80064f0:	e13ffe17 	ldw	r4,-8(fp)
 80064f4:	e13ffe17 	ldw	r4,-8(fp)
 80064f8:	2105883a 	add	r2,r4,r4
 80064fc:	1085883a 	add	r2,r2,r2
 8006500:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8006504:	e0fff917 	ldw	r3,-28(fp)
 8006508:	e13ffe17 	ldw	r4,-8(fp)
 800650c:	1905383a 	mul	r2,r3,r4
 8006510:	e0ffff17 	ldw	r3,-4(fp)
 8006514:	1887883a 	add	r3,r3,r2
 8006518:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 800651c:	e13ff917 	ldw	r4,-28(fp)
 8006520:	e13ff215 	stw	r4,-56(fp)
 8006524:	00001906 	br	800658c <alt_up_pixel_buffer_dma_draw_box+0x4d8>
			{
				for (x = l_x; x <= r_x; x++)
 8006528:	e0bffb17 	ldw	r2,-20(fp)
 800652c:	e0bff315 	stw	r2,-52(fp)
 8006530:	00000c06 	br	8006564 <alt_up_pixel_buffer_dma_draw_box+0x4b0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
 8006534:	e0fff317 	ldw	r3,-52(fp)
 8006538:	e0fff317 	ldw	r3,-52(fp)
 800653c:	18c5883a 	add	r2,r3,r3
 8006540:	1085883a 	add	r2,r2,r2
 8006544:	1007883a 	mov	r3,r2
 8006548:	e0bfff17 	ldw	r2,-4(fp)
 800654c:	1885883a 	add	r2,r3,r2
 8006550:	e0fff717 	ldw	r3,-36(fp)
 8006554:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 8006558:	e13ff317 	ldw	r4,-52(fp)
 800655c:	21000044 	addi	r4,r4,1
 8006560:	e13ff315 	stw	r4,-52(fp)
 8006564:	e0bffa17 	ldw	r2,-24(fp)
 8006568:	e0fff317 	ldw	r3,-52(fp)
 800656c:	10fff12e 	bgeu	r2,r3,8006534 <alt_up_pixel_buffer_dma_draw_box+0x480>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
 8006570:	e13fff17 	ldw	r4,-4(fp)
 8006574:	e0bffe17 	ldw	r2,-8(fp)
 8006578:	2089883a 	add	r4,r4,r2
 800657c:	e13fff15 	stw	r4,-4(fp)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8006580:	e0fff217 	ldw	r3,-56(fp)
 8006584:	18c00044 	addi	r3,r3,1
 8006588:	e0fff215 	stw	r3,-56(fp)
 800658c:	e13ff817 	ldw	r4,-32(fp)
 8006590:	e0bff217 	ldw	r2,-56(fp)
 8006594:	20bfe42e 	bgeu	r4,r2,8006528 <alt_up_pixel_buffer_dma_draw_box+0x474>
				}
				addr = addr + limit_x;
			}
		}
	}
}
 8006598:	e037883a 	mov	sp,fp
 800659c:	df000017 	ldw	fp,0(sp)
 80065a0:	dec00104 	addi	sp,sp,4
 80065a4:	f800283a 	ret

080065a8 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
 80065a8:	defff204 	addi	sp,sp,-56
 80065ac:	df000d15 	stw	fp,52(sp)
 80065b0:	df000d04 	addi	fp,sp,52
 80065b4:	e13ff315 	stw	r4,-52(fp)
 80065b8:	e17ff415 	stw	r5,-48(fp)
 80065bc:	e1bff515 	stw	r6,-44(fp)
 80065c0:	e1fff615 	stw	r7,-40(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 80065c4:	e0bff317 	ldw	r2,-52(fp)
 80065c8:	10800f17 	ldw	r2,60(r2)
 80065cc:	e0bffe15 	stw	r2,-8(fp)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 80065d0:	e0bff317 	ldw	r2,-52(fp)
 80065d4:	10801017 	ldw	r2,64(r2)
 80065d8:	e0bffd15 	stw	r2,-12(fp)
	register unsigned int temp;
	register unsigned int l_x = x0;
 80065dc:	e0bff417 	ldw	r2,-48(fp)
 80065e0:	e0bffc15 	stw	r2,-16(fp)
	register unsigned int r_x = x1;
 80065e4:	e0fff517 	ldw	r3,-44(fp)
 80065e8:	e0fffb15 	stw	r3,-20(fp)
	register unsigned int line_y = y;
 80065ec:	e13ff617 	ldw	r4,-40(fp)
 80065f0:	e13ffa15 	stw	r4,-24(fp)
	register unsigned int local_color = color;
 80065f4:	e0800117 	ldw	r2,4(fp)
 80065f8:	e0bff915 	stw	r2,-28(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
 80065fc:	e0fffb17 	ldw	r3,-20(fp)
 8006600:	e13ffc17 	ldw	r4,-16(fp)
 8006604:	1900042e 	bgeu	r3,r4,8006618 <alt_up_pixel_buffer_dma_draw_hline+0x70>
	{
		temp = l_x;
 8006608:	e0bffc17 	ldw	r2,-16(fp)
		l_x = r_x;
 800660c:	e0fffb17 	ldw	r3,-20(fp)
 8006610:	e0fffc15 	stw	r3,-16(fp)
		r_x = temp;
 8006614:	e0bffb15 	stw	r2,-20(fp)
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
 8006618:	e13ffc17 	ldw	r4,-16(fp)
 800661c:	e0bffe17 	ldw	r2,-8(fp)
 8006620:	2080b12e 	bgeu	r4,r2,80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
 8006624:	e0fffa17 	ldw	r3,-24(fp)
 8006628:	e13ffd17 	ldw	r4,-12(fp)
 800662c:	19000136 	bltu	r3,r4,8006634 <alt_up_pixel_buffer_dma_draw_hline+0x8c>
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 8006630:	0000ad06 	br	80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
 8006634:	e0bffb17 	ldw	r2,-20(fp)
 8006638:	e0fffe17 	ldw	r3,-8(fp)
 800663c:	10c00336 	bltu	r2,r3,800664c <alt_up_pixel_buffer_dma_draw_hline+0xa4>
	{
		r_x = limit_x - 1;
 8006640:	e13ffe17 	ldw	r4,-8(fp)
 8006644:	213fffc4 	addi	r4,r4,-1
 8006648:	e13ffb15 	stw	r4,-20(fp)
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 800664c:	e0800217 	ldw	r2,8(fp)
 8006650:	10800058 	cmpnei	r2,r2,1
 8006654:	1000041e 	bne	r2,zero,8006668 <alt_up_pixel_buffer_dma_draw_hline+0xc0>
		addr = pixel_buffer->back_buffer_start_address;
 8006658:	e0bff317 	ldw	r2,-52(fp)
 800665c:	10800c17 	ldw	r2,48(r2)
 8006660:	e0bfff15 	stw	r2,-4(fp)
 8006664:	00000306 	br	8006674 <alt_up_pixel_buffer_dma_draw_hline+0xcc>
	else
		addr = pixel_buffer->buffer_start_address;
 8006668:	e0bff317 	ldw	r2,-52(fp)
 800666c:	10800b17 	ldw	r2,44(r2)
 8006670:	e0bfff15 	stw	r2,-4(fp)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 8006674:	e0bff317 	ldw	r2,-52(fp)
 8006678:	10800d17 	ldw	r2,52(r2)
 800667c:	1004c03a 	cmpne	r2,r2,zero
 8006680:	1000431e 	bne	r2,zero,8006790 <alt_up_pixel_buffer_dma_draw_hline+0x1e8>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 8006684:	e0bff317 	ldw	r2,-52(fp)
 8006688:	10801317 	ldw	r2,76(r2)
		addr = addr + (line_y << offset_y);
 800668c:	e0fffa17 	ldw	r3,-24(fp)
 8006690:	1884983a 	sll	r2,r3,r2
 8006694:	e13fff17 	ldw	r4,-4(fp)
 8006698:	2089883a 	add	r4,r4,r2
 800669c:	e13fff15 	stw	r4,-4(fp)
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 80066a0:	e0bff317 	ldw	r2,-52(fp)
 80066a4:	10800e17 	ldw	r2,56(r2)
 80066a8:	10800058 	cmpnei	r2,r2,1
 80066ac:	10000f1e 	bne	r2,zero,80066ec <alt_up_pixel_buffer_dma_draw_hline+0x144>
			for (x = l_x; x <= r_x; x++)
 80066b0:	e0bffc17 	ldw	r2,-16(fp)
 80066b4:	e0bff815 	stw	r2,-32(fp)
 80066b8:	00000806 	br	80066dc <alt_up_pixel_buffer_dma_draw_hline+0x134>
			{
				IOWR_8DIRECT(addr, x, local_color);
 80066bc:	e0ffff17 	ldw	r3,-4(fp)
 80066c0:	e0bff817 	ldw	r2,-32(fp)
 80066c4:	1885883a 	add	r2,r3,r2
 80066c8:	e0fff917 	ldw	r3,-28(fp)
 80066cc:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
 80066d0:	e0fff817 	ldw	r3,-32(fp)
 80066d4:	18c00044 	addi	r3,r3,1
 80066d8:	e0fff815 	stw	r3,-32(fp)
 80066dc:	e13ffb17 	ldw	r4,-20(fp)
 80066e0:	e0bff817 	ldw	r2,-32(fp)
 80066e4:	20bff52e 	bgeu	r4,r2,80066bc <alt_up_pixel_buffer_dma_draw_hline+0x114>
 80066e8:	00007f06 	br	80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 80066ec:	e0bff317 	ldw	r2,-52(fp)
 80066f0:	10800e17 	ldw	r2,56(r2)
 80066f4:	10800098 	cmpnei	r2,r2,2
 80066f8:	1000121e 	bne	r2,zero,8006744 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			for (x = l_x; x <= r_x; x++)
 80066fc:	e0fffc17 	ldw	r3,-16(fp)
 8006700:	e0fff815 	stw	r3,-32(fp)
 8006704:	00000b06 	br	8006734 <alt_up_pixel_buffer_dma_draw_hline+0x18c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
 8006708:	e13ff817 	ldw	r4,-32(fp)
 800670c:	e13ff817 	ldw	r4,-32(fp)
 8006710:	2105883a 	add	r2,r4,r4
 8006714:	1007883a 	mov	r3,r2
 8006718:	e0bfff17 	ldw	r2,-4(fp)
 800671c:	1885883a 	add	r2,r3,r2
 8006720:	e0fff917 	ldw	r3,-28(fp)
 8006724:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
 8006728:	e0bff817 	ldw	r2,-32(fp)
 800672c:	10800044 	addi	r2,r2,1
 8006730:	e0bff815 	stw	r2,-32(fp)
 8006734:	e0fffb17 	ldw	r3,-20(fp)
 8006738:	e13ff817 	ldw	r4,-32(fp)
 800673c:	193ff22e 	bgeu	r3,r4,8006708 <alt_up_pixel_buffer_dma_draw_hline+0x160>
 8006740:	00006906 	br	80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
 8006744:	e0bffc17 	ldw	r2,-16(fp)
 8006748:	e0bff815 	stw	r2,-32(fp)
 800674c:	00000c06 	br	8006780 <alt_up_pixel_buffer_dma_draw_hline+0x1d8>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
 8006750:	e0fff817 	ldw	r3,-32(fp)
 8006754:	e0fff817 	ldw	r3,-32(fp)
 8006758:	18c5883a 	add	r2,r3,r3
 800675c:	1085883a 	add	r2,r2,r2
 8006760:	1007883a 	mov	r3,r2
 8006764:	e0bfff17 	ldw	r2,-4(fp)
 8006768:	1885883a 	add	r2,r3,r2
 800676c:	e0fff917 	ldw	r3,-28(fp)
 8006770:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
 8006774:	e13ff817 	ldw	r4,-32(fp)
 8006778:	21000044 	addi	r4,r4,1
 800677c:	e13ff815 	stw	r4,-32(fp)
 8006780:	e0bffb17 	ldw	r2,-20(fp)
 8006784:	e0fff817 	ldw	r3,-32(fp)
 8006788:	10fff12e 	bgeu	r2,r3,8006750 <alt_up_pixel_buffer_dma_draw_hline+0x1a8>
 800678c:	00005606 	br	80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8006790:	e0bff317 	ldw	r2,-52(fp)
 8006794:	10800e17 	ldw	r2,56(r2)
 8006798:	10800058 	cmpnei	r2,r2,1
 800679c:	1000151e 	bne	r2,zero,80067f4 <alt_up_pixel_buffer_dma_draw_hline+0x24c>
			addr = addr + line_y * limit_x;
 80067a0:	e13ffa17 	ldw	r4,-24(fp)
 80067a4:	e0fffe17 	ldw	r3,-8(fp)
 80067a8:	20c5383a 	mul	r2,r4,r3
 80067ac:	e13fff17 	ldw	r4,-4(fp)
 80067b0:	2089883a 	add	r4,r4,r2
 80067b4:	e13fff15 	stw	r4,-4(fp)
			for (x = l_x; x <= r_x; x++)
 80067b8:	e0bffc17 	ldw	r2,-16(fp)
 80067bc:	e0bff715 	stw	r2,-36(fp)
 80067c0:	00000806 	br	80067e4 <alt_up_pixel_buffer_dma_draw_hline+0x23c>
			{
				IOWR_8DIRECT(addr, x, local_color);
 80067c4:	e0ffff17 	ldw	r3,-4(fp)
 80067c8:	e0bff717 	ldw	r2,-36(fp)
 80067cc:	1885883a 	add	r2,r3,r2
 80067d0:	e0fff917 	ldw	r3,-28(fp)
 80067d4:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 80067d8:	e0fff717 	ldw	r3,-36(fp)
 80067dc:	18c00044 	addi	r3,r3,1
 80067e0:	e0fff715 	stw	r3,-36(fp)
 80067e4:	e13ffb17 	ldw	r4,-20(fp)
 80067e8:	e0bff717 	ldw	r2,-36(fp)
 80067ec:	20bff52e 	bgeu	r4,r2,80067c4 <alt_up_pixel_buffer_dma_draw_hline+0x21c>
 80067f0:	00003d06 	br	80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 80067f4:	e0bff317 	ldw	r2,-52(fp)
 80067f8:	10800e17 	ldw	r2,56(r2)
 80067fc:	10800098 	cmpnei	r2,r2,2
 8006800:	10001c1e 	bne	r2,zero,8006874 <alt_up_pixel_buffer_dma_draw_hline+0x2cc>
			limit_x = limit_x << 1;
 8006804:	e0fffe17 	ldw	r3,-8(fp)
 8006808:	e0fffe17 	ldw	r3,-8(fp)
 800680c:	18c5883a 	add	r2,r3,r3
 8006810:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + line_y * limit_x;
 8006814:	e13ffa17 	ldw	r4,-24(fp)
 8006818:	e0fffe17 	ldw	r3,-8(fp)
 800681c:	20c5383a 	mul	r2,r4,r3
 8006820:	e13fff17 	ldw	r4,-4(fp)
 8006824:	2089883a 	add	r4,r4,r2
 8006828:	e13fff15 	stw	r4,-4(fp)
			for (x = l_x; x <= r_x; x++)
 800682c:	e0bffc17 	ldw	r2,-16(fp)
 8006830:	e0bff715 	stw	r2,-36(fp)
 8006834:	00000b06 	br	8006864 <alt_up_pixel_buffer_dma_draw_hline+0x2bc>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
 8006838:	e0fff717 	ldw	r3,-36(fp)
 800683c:	e0fff717 	ldw	r3,-36(fp)
 8006840:	18c5883a 	add	r2,r3,r3
 8006844:	1007883a 	mov	r3,r2
 8006848:	e0bfff17 	ldw	r2,-4(fp)
 800684c:	1885883a 	add	r2,r3,r2
 8006850:	e0fff917 	ldw	r3,-28(fp)
 8006854:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 8006858:	e13ff717 	ldw	r4,-36(fp)
 800685c:	21000044 	addi	r4,r4,1
 8006860:	e13ff715 	stw	r4,-36(fp)
 8006864:	e0bffb17 	ldw	r2,-20(fp)
 8006868:	e0fff717 	ldw	r3,-36(fp)
 800686c:	10fff22e 	bgeu	r2,r3,8006838 <alt_up_pixel_buffer_dma_draw_hline+0x290>
 8006870:	00001d06 	br	80068e8 <alt_up_pixel_buffer_dma_draw_hline+0x340>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
 8006874:	e13ffe17 	ldw	r4,-8(fp)
 8006878:	e13ffe17 	ldw	r4,-8(fp)
 800687c:	2105883a 	add	r2,r4,r4
 8006880:	1085883a 	add	r2,r2,r2
 8006884:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + line_y * limit_x;
 8006888:	e0fffa17 	ldw	r3,-24(fp)
 800688c:	e13ffe17 	ldw	r4,-8(fp)
 8006890:	1905383a 	mul	r2,r3,r4
 8006894:	e0ffff17 	ldw	r3,-4(fp)
 8006898:	1887883a 	add	r3,r3,r2
 800689c:	e0ffff15 	stw	r3,-4(fp)
			for (x = l_x; x <= r_x; x++)
 80068a0:	e13ffc17 	ldw	r4,-16(fp)
 80068a4:	e13ff715 	stw	r4,-36(fp)
 80068a8:	00000c06 	br	80068dc <alt_up_pixel_buffer_dma_draw_hline+0x334>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
 80068ac:	e0fff717 	ldw	r3,-36(fp)
 80068b0:	e0fff717 	ldw	r3,-36(fp)
 80068b4:	18c5883a 	add	r2,r3,r3
 80068b8:	1085883a 	add	r2,r2,r2
 80068bc:	1007883a 	mov	r3,r2
 80068c0:	e0bfff17 	ldw	r2,-4(fp)
 80068c4:	1885883a 	add	r2,r3,r2
 80068c8:	e0fff917 	ldw	r3,-28(fp)
 80068cc:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 80068d0:	e13ff717 	ldw	r4,-36(fp)
 80068d4:	21000044 	addi	r4,r4,1
 80068d8:	e13ff715 	stw	r4,-36(fp)
 80068dc:	e0bffb17 	ldw	r2,-20(fp)
 80068e0:	e0fff717 	ldw	r3,-36(fp)
 80068e4:	10fff12e 	bgeu	r2,r3,80068ac <alt_up_pixel_buffer_dma_draw_hline+0x304>
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
 80068e8:	e037883a 	mov	sp,fp
 80068ec:	df000017 	ldw	fp,0(sp)
 80068f0:	dec00104 	addi	sp,sp,4
 80068f4:	f800283a 	ret

080068f8 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
 80068f8:	defff104 	addi	sp,sp,-60
 80068fc:	df000e15 	stw	fp,56(sp)
 8006900:	df000e04 	addi	fp,sp,56
 8006904:	e13ff215 	stw	r4,-56(fp)
 8006908:	e17ff315 	stw	r5,-52(fp)
 800690c:	e1bff415 	stw	r6,-48(fp)
 8006910:	e1fff515 	stw	r7,-44(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 8006914:	e0bff217 	ldw	r2,-56(fp)
 8006918:	10800f17 	ldw	r2,60(r2)
 800691c:	e0bffe15 	stw	r2,-8(fp)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 8006920:	e0bff217 	ldw	r2,-56(fp)
 8006924:	10801017 	ldw	r2,64(r2)
 8006928:	e0bffd15 	stw	r2,-12(fp)
	register unsigned int temp;
	register unsigned int line_x = x;
 800692c:	e0bff317 	ldw	r2,-52(fp)
 8006930:	e0bffc15 	stw	r2,-16(fp)
	register unsigned int t_y = y0;
 8006934:	e0fff417 	ldw	r3,-48(fp)
 8006938:	e0fffb15 	stw	r3,-20(fp)
	register unsigned int b_y = y1;
 800693c:	e13ff517 	ldw	r4,-44(fp)
 8006940:	e13ffa15 	stw	r4,-24(fp)
	register unsigned int local_color = color;
 8006944:	e0800117 	ldw	r2,4(fp)
 8006948:	e0bff915 	stw	r2,-28(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
 800694c:	e0fffa17 	ldw	r3,-24(fp)
 8006950:	e13ffb17 	ldw	r4,-20(fp)
 8006954:	1900042e 	bgeu	r3,r4,8006968 <alt_up_pixel_buffer_dma_draw_vline+0x70>
	{
		temp = t_y;
 8006958:	e0bffb17 	ldw	r2,-20(fp)
		t_y = b_y;
 800695c:	e0fffa17 	ldw	r3,-24(fp)
 8006960:	e0fffb15 	stw	r3,-20(fp)
		b_y = temp;
 8006964:	e0bffa15 	stw	r2,-24(fp)
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
 8006968:	e13ffc17 	ldw	r4,-16(fp)
 800696c:	e0bffe17 	ldw	r2,-8(fp)
 8006970:	2080d12e 	bgeu	r4,r2,8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
 8006974:	e0fffb17 	ldw	r3,-20(fp)
 8006978:	e13ffd17 	ldw	r4,-12(fp)
 800697c:	19000136 	bltu	r3,r4,8006984 <alt_up_pixel_buffer_dma_draw_vline+0x8c>
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 8006980:	0000cd06 	br	8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
 8006984:	e0bffa17 	ldw	r2,-24(fp)
 8006988:	e0fffd17 	ldw	r3,-12(fp)
 800698c:	10c00336 	bltu	r2,r3,800699c <alt_up_pixel_buffer_dma_draw_vline+0xa4>
	{
		b_y = limit_y - 1;
 8006990:	e13ffd17 	ldw	r4,-12(fp)
 8006994:	213fffc4 	addi	r4,r4,-1
 8006998:	e13ffa15 	stw	r4,-24(fp)
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 800699c:	e0800217 	ldw	r2,8(fp)
 80069a0:	10800058 	cmpnei	r2,r2,1
 80069a4:	1000041e 	bne	r2,zero,80069b8 <alt_up_pixel_buffer_dma_draw_vline+0xc0>
		addr = pixel_buffer->back_buffer_start_address;
 80069a8:	e0bff217 	ldw	r2,-56(fp)
 80069ac:	10800c17 	ldw	r2,48(r2)
 80069b0:	e0bfff15 	stw	r2,-4(fp)
 80069b4:	00000306 	br	80069c4 <alt_up_pixel_buffer_dma_draw_vline+0xcc>
	else
		addr = pixel_buffer->buffer_start_address;
 80069b8:	e0bff217 	ldw	r2,-56(fp)
 80069bc:	10800b17 	ldw	r2,44(r2)
 80069c0:	e0bfff15 	stw	r2,-4(fp)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 80069c4:	e0bff217 	ldw	r2,-56(fp)
 80069c8:	10800d17 	ldw	r2,52(r2)
 80069cc:	1004c03a 	cmpne	r2,r2,zero
 80069d0:	1000571e 	bne	r2,zero,8006b30 <alt_up_pixel_buffer_dma_draw_vline+0x238>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 80069d4:	e0bff217 	ldw	r2,-56(fp)
 80069d8:	10801317 	ldw	r2,76(r2)
 80069dc:	e0bff715 	stw	r2,-36(fp)
		addr = addr + (t_y << offset_y);
 80069e0:	e0bff717 	ldw	r2,-36(fp)
 80069e4:	e0fffb17 	ldw	r3,-20(fp)
 80069e8:	1884983a 	sll	r2,r3,r2
 80069ec:	e13fff17 	ldw	r4,-4(fp)
 80069f0:	2089883a 	add	r4,r4,r2
 80069f4:	e13fff15 	stw	r4,-4(fp)
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 80069f8:	e0bff217 	ldw	r2,-56(fp)
 80069fc:	10800e17 	ldw	r2,56(r2)
 8006a00:	10800058 	cmpnei	r2,r2,1
 8006a04:	1000151e 	bne	r2,zero,8006a5c <alt_up_pixel_buffer_dma_draw_vline+0x164>
			for (y = t_y; y <= b_y; y++)
 8006a08:	e0bffb17 	ldw	r2,-20(fp)
 8006a0c:	e0bff815 	stw	r2,-32(fp)
 8006a10:	00000e06 	br	8006a4c <alt_up_pixel_buffer_dma_draw_vline+0x154>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
 8006a14:	e0ffff17 	ldw	r3,-4(fp)
 8006a18:	e0bffc17 	ldw	r2,-16(fp)
 8006a1c:	1885883a 	add	r2,r3,r2
 8006a20:	e0fff917 	ldw	r3,-28(fp)
 8006a24:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
 8006a28:	e0fff717 	ldw	r3,-36(fp)
 8006a2c:	00800044 	movi	r2,1
 8006a30:	10c4983a 	sll	r2,r2,r3
 8006a34:	e0ffff17 	ldw	r3,-4(fp)
 8006a38:	1887883a 	add	r3,r3,r2
 8006a3c:	e0ffff15 	stw	r3,-4(fp)
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 8006a40:	e13ff817 	ldw	r4,-32(fp)
 8006a44:	21000044 	addi	r4,r4,1
 8006a48:	e13ff815 	stw	r4,-32(fp)
 8006a4c:	e0bffa17 	ldw	r2,-24(fp)
 8006a50:	e0fff817 	ldw	r3,-32(fp)
 8006a54:	10ffef2e 	bgeu	r2,r3,8006a14 <alt_up_pixel_buffer_dma_draw_vline+0x11c>
 8006a58:	00009706 	br	8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8006a5c:	e0bff217 	ldw	r2,-56(fp)
 8006a60:	10800e17 	ldw	r2,56(r2)
 8006a64:	10800098 	cmpnei	r2,r2,2
 8006a68:	1000181e 	bne	r2,zero,8006acc <alt_up_pixel_buffer_dma_draw_vline+0x1d4>
			for (y = t_y; y <= b_y; y++)
 8006a6c:	e13ffb17 	ldw	r4,-20(fp)
 8006a70:	e13ff815 	stw	r4,-32(fp)
 8006a74:	00001106 	br	8006abc <alt_up_pixel_buffer_dma_draw_vline+0x1c4>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
 8006a78:	e0fffc17 	ldw	r3,-16(fp)
 8006a7c:	e0fffc17 	ldw	r3,-16(fp)
 8006a80:	18c5883a 	add	r2,r3,r3
 8006a84:	1007883a 	mov	r3,r2
 8006a88:	e0bfff17 	ldw	r2,-4(fp)
 8006a8c:	1885883a 	add	r2,r3,r2
 8006a90:	e0fff917 	ldw	r3,-28(fp)
 8006a94:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
 8006a98:	e0fff717 	ldw	r3,-36(fp)
 8006a9c:	00800044 	movi	r2,1
 8006aa0:	10c4983a 	sll	r2,r2,r3
 8006aa4:	e13fff17 	ldw	r4,-4(fp)
 8006aa8:	2089883a 	add	r4,r4,r2
 8006aac:	e13fff15 	stw	r4,-4(fp)
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 8006ab0:	e0bff817 	ldw	r2,-32(fp)
 8006ab4:	10800044 	addi	r2,r2,1
 8006ab8:	e0bff815 	stw	r2,-32(fp)
 8006abc:	e0fffa17 	ldw	r3,-24(fp)
 8006ac0:	e13ff817 	ldw	r4,-32(fp)
 8006ac4:	193fec2e 	bgeu	r3,r4,8006a78 <alt_up_pixel_buffer_dma_draw_vline+0x180>
 8006ac8:	00007b06 	br	8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 8006acc:	e0bffb17 	ldw	r2,-20(fp)
 8006ad0:	e0bff815 	stw	r2,-32(fp)
 8006ad4:	00001206 	br	8006b20 <alt_up_pixel_buffer_dma_draw_vline+0x228>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
 8006ad8:	e0fffc17 	ldw	r3,-16(fp)
 8006adc:	e0fffc17 	ldw	r3,-16(fp)
 8006ae0:	18c5883a 	add	r2,r3,r3
 8006ae4:	1085883a 	add	r2,r2,r2
 8006ae8:	1007883a 	mov	r3,r2
 8006aec:	e0bfff17 	ldw	r2,-4(fp)
 8006af0:	1885883a 	add	r2,r3,r2
 8006af4:	e0fff917 	ldw	r3,-28(fp)
 8006af8:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
 8006afc:	e0fff717 	ldw	r3,-36(fp)
 8006b00:	00800044 	movi	r2,1
 8006b04:	10c4983a 	sll	r2,r2,r3
 8006b08:	e13fff17 	ldw	r4,-4(fp)
 8006b0c:	2089883a 	add	r4,r4,r2
 8006b10:	e13fff15 	stw	r4,-4(fp)
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 8006b14:	e0bff817 	ldw	r2,-32(fp)
 8006b18:	10800044 	addi	r2,r2,1
 8006b1c:	e0bff815 	stw	r2,-32(fp)
 8006b20:	e0fffa17 	ldw	r3,-24(fp)
 8006b24:	e13ff817 	ldw	r4,-32(fp)
 8006b28:	193feb2e 	bgeu	r3,r4,8006ad8 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
 8006b2c:	00006206 	br	8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8006b30:	e0bff217 	ldw	r2,-56(fp)
 8006b34:	10800e17 	ldw	r2,56(r2)
 8006b38:	10800058 	cmpnei	r2,r2,1
 8006b3c:	1000191e 	bne	r2,zero,8006ba4 <alt_up_pixel_buffer_dma_draw_vline+0x2ac>
			addr = addr + t_y * limit_x;
 8006b40:	e0fffb17 	ldw	r3,-20(fp)
 8006b44:	e13ffe17 	ldw	r4,-8(fp)
 8006b48:	1905383a 	mul	r2,r3,r4
 8006b4c:	e0ffff17 	ldw	r3,-4(fp)
 8006b50:	1887883a 	add	r3,r3,r2
 8006b54:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8006b58:	e13ffb17 	ldw	r4,-20(fp)
 8006b5c:	e13ff615 	stw	r4,-40(fp)
 8006b60:	00000c06 	br	8006b94 <alt_up_pixel_buffer_dma_draw_vline+0x29c>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
 8006b64:	e0ffff17 	ldw	r3,-4(fp)
 8006b68:	e0bffc17 	ldw	r2,-16(fp)
 8006b6c:	1885883a 	add	r2,r3,r2
 8006b70:	e0fff917 	ldw	r3,-28(fp)
 8006b74:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
 8006b78:	e0bfff17 	ldw	r2,-4(fp)
 8006b7c:	e0fffe17 	ldw	r3,-8(fp)
 8006b80:	10c5883a 	add	r2,r2,r3
 8006b84:	e0bfff15 	stw	r2,-4(fp)
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8006b88:	e13ff617 	ldw	r4,-40(fp)
 8006b8c:	21000044 	addi	r4,r4,1
 8006b90:	e13ff615 	stw	r4,-40(fp)
 8006b94:	e0bffa17 	ldw	r2,-24(fp)
 8006b98:	e0fff617 	ldw	r3,-40(fp)
 8006b9c:	10fff12e 	bgeu	r2,r3,8006b64 <alt_up_pixel_buffer_dma_draw_vline+0x26c>
 8006ba0:	00004506 	br	8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8006ba4:	e0bff217 	ldw	r2,-56(fp)
 8006ba8:	10800e17 	ldw	r2,56(r2)
 8006bac:	10800098 	cmpnei	r2,r2,2
 8006bb0:	1000201e 	bne	r2,zero,8006c34 <alt_up_pixel_buffer_dma_draw_vline+0x33c>
			limit_x = limit_x << 1;
 8006bb4:	e13ffe17 	ldw	r4,-8(fp)
 8006bb8:	e13ffe17 	ldw	r4,-8(fp)
 8006bbc:	2105883a 	add	r2,r4,r4
 8006bc0:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8006bc4:	e0fffb17 	ldw	r3,-20(fp)
 8006bc8:	e13ffe17 	ldw	r4,-8(fp)
 8006bcc:	1905383a 	mul	r2,r3,r4
 8006bd0:	e0ffff17 	ldw	r3,-4(fp)
 8006bd4:	1887883a 	add	r3,r3,r2
 8006bd8:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8006bdc:	e13ffb17 	ldw	r4,-20(fp)
 8006be0:	e13ff615 	stw	r4,-40(fp)
 8006be4:	00000f06 	br	8006c24 <alt_up_pixel_buffer_dma_draw_vline+0x32c>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
 8006be8:	e0fffc17 	ldw	r3,-16(fp)
 8006bec:	e0fffc17 	ldw	r3,-16(fp)
 8006bf0:	18c5883a 	add	r2,r3,r3
 8006bf4:	1007883a 	mov	r3,r2
 8006bf8:	e0bfff17 	ldw	r2,-4(fp)
 8006bfc:	1885883a 	add	r2,r3,r2
 8006c00:	e0fff917 	ldw	r3,-28(fp)
 8006c04:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
 8006c08:	e13fff17 	ldw	r4,-4(fp)
 8006c0c:	e0bffe17 	ldw	r2,-8(fp)
 8006c10:	2089883a 	add	r4,r4,r2
 8006c14:	e13fff15 	stw	r4,-4(fp)
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8006c18:	e0fff617 	ldw	r3,-40(fp)
 8006c1c:	18c00044 	addi	r3,r3,1
 8006c20:	e0fff615 	stw	r3,-40(fp)
 8006c24:	e13ffa17 	ldw	r4,-24(fp)
 8006c28:	e0bff617 	ldw	r2,-40(fp)
 8006c2c:	20bfee2e 	bgeu	r4,r2,8006be8 <alt_up_pixel_buffer_dma_draw_vline+0x2f0>
 8006c30:	00002106 	br	8006cb8 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
 8006c34:	e0fffe17 	ldw	r3,-8(fp)
 8006c38:	e0fffe17 	ldw	r3,-8(fp)
 8006c3c:	18c5883a 	add	r2,r3,r3
 8006c40:	1085883a 	add	r2,r2,r2
 8006c44:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8006c48:	e13ffb17 	ldw	r4,-20(fp)
 8006c4c:	e0fffe17 	ldw	r3,-8(fp)
 8006c50:	20c5383a 	mul	r2,r4,r3
 8006c54:	e13fff17 	ldw	r4,-4(fp)
 8006c58:	2089883a 	add	r4,r4,r2
 8006c5c:	e13fff15 	stw	r4,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8006c60:	e0bffb17 	ldw	r2,-20(fp)
 8006c64:	e0bff615 	stw	r2,-40(fp)
 8006c68:	00001006 	br	8006cac <alt_up_pixel_buffer_dma_draw_vline+0x3b4>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
 8006c6c:	e0fffc17 	ldw	r3,-16(fp)
 8006c70:	e0fffc17 	ldw	r3,-16(fp)
 8006c74:	18c5883a 	add	r2,r3,r3
 8006c78:	1085883a 	add	r2,r2,r2
 8006c7c:	1007883a 	mov	r3,r2
 8006c80:	e0bfff17 	ldw	r2,-4(fp)
 8006c84:	1885883a 	add	r2,r3,r2
 8006c88:	e0fff917 	ldw	r3,-28(fp)
 8006c8c:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
 8006c90:	e13fff17 	ldw	r4,-4(fp)
 8006c94:	e0bffe17 	ldw	r2,-8(fp)
 8006c98:	2089883a 	add	r4,r4,r2
 8006c9c:	e13fff15 	stw	r4,-4(fp)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8006ca0:	e0fff617 	ldw	r3,-40(fp)
 8006ca4:	18c00044 	addi	r3,r3,1
 8006ca8:	e0fff615 	stw	r3,-40(fp)
 8006cac:	e13ffa17 	ldw	r4,-24(fp)
 8006cb0:	e0bff617 	ldw	r2,-40(fp)
 8006cb4:	20bfed2e 	bgeu	r4,r2,8006c6c <alt_up_pixel_buffer_dma_draw_vline+0x374>
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
 8006cb8:	e037883a 	mov	sp,fp
 8006cbc:	df000017 	ldw	fp,0(sp)
 8006cc0:	dec00104 	addi	sp,sp,4
 8006cc4:	f800283a 	ret

08006cc8 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
 8006cc8:	defff804 	addi	sp,sp,-32
 8006ccc:	dfc00715 	stw	ra,28(sp)
 8006cd0:	df000615 	stw	fp,24(sp)
 8006cd4:	df000604 	addi	fp,sp,24
 8006cd8:	e13ffc15 	stw	r4,-16(fp)
 8006cdc:	e17ffd15 	stw	r5,-12(fp)
 8006ce0:	e1bffe15 	stw	r6,-8(fp)
 8006ce4:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
 8006ce8:	e0800317 	ldw	r2,12(fp)
 8006cec:	d8800015 	stw	r2,0(sp)
 8006cf0:	e0800417 	ldw	r2,16(fp)
 8006cf4:	d8800115 	stw	r2,4(sp)
 8006cf8:	e13ffc17 	ldw	r4,-16(fp)
 8006cfc:	e17ffd17 	ldw	r5,-12(fp)
 8006d00:	e1bfff17 	ldw	r6,-4(fp)
 8006d04:	e1fffe17 	ldw	r7,-8(fp)
 8006d08:	80065a80 	call	80065a8 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
 8006d0c:	e0800317 	ldw	r2,12(fp)
 8006d10:	d8800015 	stw	r2,0(sp)
 8006d14:	e0800417 	ldw	r2,16(fp)
 8006d18:	d8800115 	stw	r2,4(sp)
 8006d1c:	e13ffc17 	ldw	r4,-16(fp)
 8006d20:	e17ffd17 	ldw	r5,-12(fp)
 8006d24:	e1bfff17 	ldw	r6,-4(fp)
 8006d28:	e1c00217 	ldw	r7,8(fp)
 8006d2c:	80065a80 	call	80065a8 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
 8006d30:	e0800317 	ldw	r2,12(fp)
 8006d34:	d8800015 	stw	r2,0(sp)
 8006d38:	e0800417 	ldw	r2,16(fp)
 8006d3c:	d8800115 	stw	r2,4(sp)
 8006d40:	e13ffc17 	ldw	r4,-16(fp)
 8006d44:	e17ffd17 	ldw	r5,-12(fp)
 8006d48:	e1bffe17 	ldw	r6,-8(fp)
 8006d4c:	e1c00217 	ldw	r7,8(fp)
 8006d50:	80068f80 	call	80068f8 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
 8006d54:	e0800317 	ldw	r2,12(fp)
 8006d58:	d8800015 	stw	r2,0(sp)
 8006d5c:	e0800417 	ldw	r2,16(fp)
 8006d60:	d8800115 	stw	r2,4(sp)
 8006d64:	e13ffc17 	ldw	r4,-16(fp)
 8006d68:	e17fff17 	ldw	r5,-4(fp)
 8006d6c:	e1bffe17 	ldw	r6,-8(fp)
 8006d70:	e1c00217 	ldw	r7,8(fp)
 8006d74:	80068f80 	call	80068f8 <alt_up_pixel_buffer_dma_draw_vline>
}
 8006d78:	e037883a 	mov	sp,fp
 8006d7c:	dfc00117 	ldw	ra,4(sp)
 8006d80:	df000017 	ldw	fp,0(sp)
 8006d84:	dec00204 	addi	sp,sp,8
 8006d88:	f800283a 	ret

08006d8c <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
 8006d8c:	defffb04 	addi	sp,sp,-20
 8006d90:	df000415 	stw	fp,16(sp)
 8006d94:	df000404 	addi	fp,sp,16
 8006d98:	e13ffc15 	stw	r4,-16(fp)
 8006d9c:	e17ffd15 	stw	r5,-12(fp)
 8006da0:	e1bffe15 	stw	r6,-8(fp)
 8006da4:	e1ffff15 	stw	r7,-4(fp)
	if (mode == 0)
 8006da8:	e0c00217 	ldw	r3,8(fp)
 8006dac:	1804c03a 	cmpne	r2,r3,zero
 8006db0:	10000b1e 	bne	r2,zero,8006de0 <helper_plot_pixel+0x54>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
 8006db4:	e13ffd17 	ldw	r4,-12(fp)
 8006db8:	e0ffff17 	ldw	r3,-4(fp)
 8006dbc:	20c5383a 	mul	r2,r4,r3
 8006dc0:	e13ffe17 	ldw	r4,-8(fp)
 8006dc4:	1105883a 	add	r2,r2,r4
 8006dc8:	1007883a 	mov	r3,r2
 8006dcc:	e0bffc17 	ldw	r2,-16(fp)
 8006dd0:	1885883a 	add	r2,r3,r2
 8006dd4:	e0c00117 	ldw	r3,4(fp)
 8006dd8:	10c00025 	stbio	r3,0(r2)
 8006ddc:	00001b06 	br	8006e4c <helper_plot_pixel+0xc0>
	else if (mode == 1)
 8006de0:	e1000217 	ldw	r4,8(fp)
 8006de4:	20800058 	cmpnei	r2,r4,1
 8006de8:	10000c1e 	bne	r2,zero,8006e1c <helper_plot_pixel+0x90>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
 8006dec:	e0fffd17 	ldw	r3,-12(fp)
 8006df0:	e13fff17 	ldw	r4,-4(fp)
 8006df4:	1905383a 	mul	r2,r3,r4
 8006df8:	e0fffe17 	ldw	r3,-8(fp)
 8006dfc:	10c5883a 	add	r2,r2,r3
 8006e00:	1085883a 	add	r2,r2,r2
 8006e04:	1007883a 	mov	r3,r2
 8006e08:	e0bffc17 	ldw	r2,-16(fp)
 8006e0c:	1885883a 	add	r2,r3,r2
 8006e10:	e1000117 	ldw	r4,4(fp)
 8006e14:	1100002d 	sthio	r4,0(r2)
 8006e18:	00000c06 	br	8006e4c <helper_plot_pixel+0xc0>
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
 8006e1c:	e0fffd17 	ldw	r3,-12(fp)
 8006e20:	e13fff17 	ldw	r4,-4(fp)
 8006e24:	1905383a 	mul	r2,r3,r4
 8006e28:	e0fffe17 	ldw	r3,-8(fp)
 8006e2c:	10c5883a 	add	r2,r2,r3
 8006e30:	1085883a 	add	r2,r2,r2
 8006e34:	1085883a 	add	r2,r2,r2
 8006e38:	1007883a 	mov	r3,r2
 8006e3c:	e0bffc17 	ldw	r2,-16(fp)
 8006e40:	1885883a 	add	r2,r3,r2
 8006e44:	e1000117 	ldw	r4,4(fp)
 8006e48:	11000035 	stwio	r4,0(r2)
}
 8006e4c:	e037883a 	mov	sp,fp
 8006e50:	df000017 	ldw	fp,0(sp)
 8006e54:	dec00104 	addi	sp,sp,4
 8006e58:	f800283a 	ret

08006e5c <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
 8006e5c:	deffe404 	addi	sp,sp,-112
 8006e60:	dfc01b15 	stw	ra,108(sp)
 8006e64:	df001a15 	stw	fp,104(sp)
 8006e68:	df001a04 	addi	fp,sp,104
 8006e6c:	e13fe815 	stw	r4,-96(fp)
 8006e70:	e17fe915 	stw	r5,-92(fp)
 8006e74:	e1bfea15 	stw	r6,-88(fp)
 8006e78:	e1ffeb15 	stw	r7,-84(fp)
	register int x_0 = x0;
 8006e7c:	e0bfe917 	ldw	r2,-92(fp)
 8006e80:	e0bffa15 	stw	r2,-24(fp)
	register int y_0 = y0;
 8006e84:	e0ffea17 	ldw	r3,-88(fp)
 8006e88:	e0fff915 	stw	r3,-28(fp)
	register int x_1 = x1;
 8006e8c:	e13feb17 	ldw	r4,-84(fp)
 8006e90:	e13ff815 	stw	r4,-32(fp)
	register int y_1 = y1;
 8006e94:	e0800217 	ldw	r2,8(fp)
 8006e98:	e0bff715 	stw	r2,-36(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
 8006e9c:	e0fff717 	ldw	r3,-36(fp)
 8006ea0:	e13ff917 	ldw	r4,-28(fp)
 8006ea4:	1905c83a 	sub	r2,r3,r4
 8006ea8:	e0bfff15 	stw	r2,-4(fp)
 8006eac:	e0ffff17 	ldw	r3,-4(fp)
 8006eb0:	1804403a 	cmpge	r2,r3,zero
 8006eb4:	1000031e 	bne	r2,zero,8006ec4 <alt_up_pixel_buffer_dma_draw_line+0x68>
 8006eb8:	e13fff17 	ldw	r4,-4(fp)
 8006ebc:	0109c83a 	sub	r4,zero,r4
 8006ec0:	e13fff15 	stw	r4,-4(fp)
 8006ec4:	e0fff817 	ldw	r3,-32(fp)
 8006ec8:	e13ffa17 	ldw	r4,-24(fp)
 8006ecc:	1905c83a 	sub	r2,r3,r4
 8006ed0:	e0bffe15 	stw	r2,-8(fp)
 8006ed4:	e0fffe17 	ldw	r3,-8(fp)
 8006ed8:	1804403a 	cmpge	r2,r3,zero
 8006edc:	1000031e 	bne	r2,zero,8006eec <alt_up_pixel_buffer_dma_draw_line+0x90>
 8006ee0:	e13ffe17 	ldw	r4,-8(fp)
 8006ee4:	0109c83a 	sub	r4,zero,r4
 8006ee8:	e13ffe15 	stw	r4,-8(fp)
 8006eec:	e0fffe17 	ldw	r3,-8(fp)
 8006ef0:	e13fff17 	ldw	r4,-4(fp)
 8006ef4:	1904803a 	cmplt	r2,r3,r4
 8006ef8:	e0bff605 	stb	r2,-40(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
 8006efc:	e0bfe817 	ldw	r2,-96(fp)
 8006f00:	10800e17 	ldw	r2,56(r2)
 8006f04:	10800060 	cmpeqi	r2,r2,1
 8006f08:	10000c1e 	bne	r2,zero,8006f3c <alt_up_pixel_buffer_dma_draw_line+0xe0>
 8006f0c:	e0bfe817 	ldw	r2,-96(fp)
 8006f10:	10800e17 	ldw	r2,56(r2)
 8006f14:	10800098 	cmpnei	r2,r2,2
 8006f18:	1000031e 	bne	r2,zero,8006f28 <alt_up_pixel_buffer_dma_draw_line+0xcc>
 8006f1c:	00800044 	movi	r2,1
 8006f20:	e0bffc15 	stw	r2,-16(fp)
 8006f24:	00000206 	br	8006f30 <alt_up_pixel_buffer_dma_draw_line+0xd4>
 8006f28:	00c00084 	movi	r3,2
 8006f2c:	e0fffc15 	stw	r3,-16(fp)
 8006f30:	e13ffc17 	ldw	r4,-16(fp)
 8006f34:	e13ffd15 	stw	r4,-12(fp)
 8006f38:	00000106 	br	8006f40 <alt_up_pixel_buffer_dma_draw_line+0xe4>
 8006f3c:	e03ffd15 	stw	zero,-12(fp)
 8006f40:	e0bffd17 	ldw	r2,-12(fp)
 8006f44:	e0bfef15 	stw	r2,-68(fp)
	register int line_color = color;
 8006f48:	e0c00317 	ldw	r3,12(fp)
 8006f4c:	e0ffee15 	stw	r3,-72(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
 8006f50:	e0bfe817 	ldw	r2,-96(fp)
 8006f54:	10800d17 	ldw	r2,52(r2)
 8006f58:	1004c03a 	cmpne	r2,r2,zero
 8006f5c:	1000091e 	bne	r2,zero,8006f84 <alt_up_pixel_buffer_dma_draw_line+0x128>
 8006f60:	e0bfe817 	ldw	r2,-96(fp)
 8006f64:	10c01317 	ldw	r3,76(r2)
 8006f68:	e0bfef17 	ldw	r2,-68(fp)
 8006f6c:	1885c83a 	sub	r2,r3,r2
 8006f70:	1007883a 	mov	r3,r2
 8006f74:	00800044 	movi	r2,1
 8006f78:	10c4983a 	sll	r2,r2,r3
 8006f7c:	e0bffb15 	stw	r2,-20(fp)
 8006f80:	00000306 	br	8006f90 <alt_up_pixel_buffer_dma_draw_line+0x134>
 8006f84:	e0bfe817 	ldw	r2,-96(fp)
 8006f88:	10800f17 	ldw	r2,60(r2)
 8006f8c:	e0bffb15 	stw	r2,-20(fp)
 8006f90:	e13ffb17 	ldw	r4,-20(fp)
 8006f94:	e13fec15 	stw	r4,-80(fp)

	if (backbuffer == 1)
 8006f98:	e0800417 	ldw	r2,16(fp)
 8006f9c:	10800058 	cmpnei	r2,r2,1
 8006fa0:	1000041e 	bne	r2,zero,8006fb4 <alt_up_pixel_buffer_dma_draw_line+0x158>
		buffer_start = pixel_buffer->back_buffer_start_address;
 8006fa4:	e0bfe817 	ldw	r2,-96(fp)
 8006fa8:	10800c17 	ldw	r2,48(r2)
 8006fac:	e0bfed15 	stw	r2,-76(fp)
 8006fb0:	00000306 	br	8006fc0 <alt_up_pixel_buffer_dma_draw_line+0x164>
	else
		buffer_start = pixel_buffer->buffer_start_address;
 8006fb4:	e0bfe817 	ldw	r2,-96(fp)
 8006fb8:	10800b17 	ldw	r2,44(r2)
 8006fbc:	e0bfed15 	stw	r2,-76(fp)

	/* Preprocessing inputs */
	if (steep > 0) {
 8006fc0:	e0fff603 	ldbu	r3,-40(fp)
 8006fc4:	18803fcc 	andi	r2,r3,255
 8006fc8:	1080201c 	xori	r2,r2,128
 8006fcc:	10bfe004 	addi	r2,r2,-128
 8006fd0:	10800050 	cmplti	r2,r2,1
 8006fd4:	10000c1e 	bne	r2,zero,8007008 <alt_up_pixel_buffer_dma_draw_line+0x1ac>
		// Swap x_0 and y_0
		error = x_0;
 8006fd8:	e13ffa17 	ldw	r4,-24(fp)
 8006fdc:	e13ff315 	stw	r4,-52(fp)
		x_0 = y_0;
 8006fe0:	e0bff917 	ldw	r2,-28(fp)
 8006fe4:	e0bffa15 	stw	r2,-24(fp)
		y_0 = error;
 8006fe8:	e0fff317 	ldw	r3,-52(fp)
 8006fec:	e0fff915 	stw	r3,-28(fp)
		// Swap x_1 and y_1
		error = x_1;
 8006ff0:	e13ff817 	ldw	r4,-32(fp)
 8006ff4:	e13ff315 	stw	r4,-52(fp)
		x_1 = y_1;
 8006ff8:	e0bff717 	ldw	r2,-36(fp)
 8006ffc:	e0bff815 	stw	r2,-32(fp)
		y_1 = error;
 8007000:	e0fff317 	ldw	r3,-52(fp)
 8007004:	e0fff715 	stw	r3,-36(fp)
	}
	if (x_0 > x_1) {
 8007008:	e13ff817 	ldw	r4,-32(fp)
 800700c:	e0bffa17 	ldw	r2,-24(fp)
 8007010:	20800c0e 	bge	r4,r2,8007044 <alt_up_pixel_buffer_dma_draw_line+0x1e8>
		// Swap x_0 and x_1
		error = x_0;
 8007014:	e0fffa17 	ldw	r3,-24(fp)
 8007018:	e0fff315 	stw	r3,-52(fp)
		x_0 = x_1;
 800701c:	e13ff817 	ldw	r4,-32(fp)
 8007020:	e13ffa15 	stw	r4,-24(fp)
		x_1 = error;
 8007024:	e0bff317 	ldw	r2,-52(fp)
 8007028:	e0bff815 	stw	r2,-32(fp)
		// Swap y_0 and y_1
		error = y_0;
 800702c:	e0fff917 	ldw	r3,-28(fp)
 8007030:	e0fff315 	stw	r3,-52(fp)
		y_0 = y_1;
 8007034:	e13ff717 	ldw	r4,-36(fp)
 8007038:	e13ff915 	stw	r4,-28(fp)
		y_1 = error;
 800703c:	e0bff317 	ldw	r2,-52(fp)
 8007040:	e0bff715 	stw	r2,-36(fp)
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
 8007044:	e0fff817 	ldw	r3,-32(fp)
 8007048:	e13ffa17 	ldw	r4,-24(fp)
 800704c:	1907c83a 	sub	r3,r3,r4
 8007050:	e0fff515 	stw	r3,-44(fp)
	deltay = ABS(y_1 - y_0);
 8007054:	e0fff717 	ldw	r3,-36(fp)
 8007058:	e13ff917 	ldw	r4,-28(fp)
 800705c:	1905c83a 	sub	r2,r3,r4
 8007060:	e0bff415 	stw	r2,-48(fp)
 8007064:	e0fff417 	ldw	r3,-48(fp)
 8007068:	1804403a 	cmpge	r2,r3,zero
 800706c:	1000031e 	bne	r2,zero,800707c <alt_up_pixel_buffer_dma_draw_line+0x220>
 8007070:	e13ff417 	ldw	r4,-48(fp)
 8007074:	0109c83a 	sub	r4,zero,r4
 8007078:	e13ff415 	stw	r4,-48(fp)
	error = -(deltax / 2); 
 800707c:	e0fff517 	ldw	r3,-44(fp)
 8007080:	1804d7fa 	srli	r2,r3,31
 8007084:	e13ff517 	ldw	r4,-44(fp)
 8007088:	1105883a 	add	r2,r2,r4
 800708c:	1005d07a 	srai	r2,r2,1
 8007090:	0085c83a 	sub	r2,zero,r2
 8007094:	e0bff315 	stw	r2,-52(fp)
	y = y_0;
 8007098:	e0bff917 	ldw	r2,-28(fp)
 800709c:	e0bff015 	stw	r2,-64(fp)
	if (y_0 < y_1)
 80070a0:	e0fff917 	ldw	r3,-28(fp)
 80070a4:	e13ff717 	ldw	r4,-36(fp)
 80070a8:	1900030e 	bge	r3,r4,80070b8 <alt_up_pixel_buffer_dma_draw_line+0x25c>
		ystep = 1;
 80070ac:	00800044 	movi	r2,1
 80070b0:	e0bff215 	stw	r2,-56(fp)
 80070b4:	00000206 	br	80070c0 <alt_up_pixel_buffer_dma_draw_line+0x264>
	else
		ystep = -1;
 80070b8:	00ffffc4 	movi	r3,-1
 80070bc:	e0fff215 	stw	r3,-56(fp)

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
 80070c0:	e13ff603 	ldbu	r4,-40(fp)
 80070c4:	20803fcc 	andi	r2,r4,255
 80070c8:	1080201c 	xori	r2,r2,128
 80070cc:	10bfe004 	addi	r2,r2,-128
 80070d0:	10800058 	cmpnei	r2,r2,1
 80070d4:	1000221e 	bne	r2,zero,8007160 <alt_up_pixel_buffer_dma_draw_line+0x304>
	{
		for (x=x_0; x <= x_1; x++) {
 80070d8:	e0bffa17 	ldw	r2,-24(fp)
 80070dc:	e0bff115 	stw	r2,-60(fp)
 80070e0:	00001b06 	br	8007150 <alt_up_pixel_buffer_dma_draw_line+0x2f4>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
 80070e4:	e0ffee17 	ldw	r3,-72(fp)
 80070e8:	d8c00015 	stw	r3,0(sp)
 80070ec:	e13fef17 	ldw	r4,-68(fp)
 80070f0:	d9000115 	stw	r4,4(sp)
 80070f4:	e13fed17 	ldw	r4,-76(fp)
 80070f8:	e17fec17 	ldw	r5,-80(fp)
 80070fc:	e1bff017 	ldw	r6,-64(fp)
 8007100:	e1fff117 	ldw	r7,-60(fp)
 8007104:	8006d8c0 	call	8006d8c <helper_plot_pixel>
			error = error + deltay;
 8007108:	e0bff317 	ldw	r2,-52(fp)
 800710c:	e0fff417 	ldw	r3,-48(fp)
 8007110:	10c5883a 	add	r2,r2,r3
 8007114:	e0bff315 	stw	r2,-52(fp)
			if (error > 0) {
 8007118:	e13ff317 	ldw	r4,-52(fp)
 800711c:	20800050 	cmplti	r2,r4,1
 8007120:	1000081e 	bne	r2,zero,8007144 <alt_up_pixel_buffer_dma_draw_line+0x2e8>
				y = y + ystep;
 8007124:	e0bff017 	ldw	r2,-64(fp)
 8007128:	e0fff217 	ldw	r3,-56(fp)
 800712c:	10c5883a 	add	r2,r2,r3
 8007130:	e0bff015 	stw	r2,-64(fp)
				error = error - deltax;
 8007134:	e13ff317 	ldw	r4,-52(fp)
 8007138:	e0bff517 	ldw	r2,-44(fp)
 800713c:	2089c83a 	sub	r4,r4,r2
 8007140:	e13ff315 	stw	r4,-52(fp)

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
 8007144:	e0fff117 	ldw	r3,-60(fp)
 8007148:	18c00044 	addi	r3,r3,1
 800714c:	e0fff115 	stw	r3,-60(fp)
 8007150:	e13ff817 	ldw	r4,-32(fp)
 8007154:	e0bff117 	ldw	r2,-60(fp)
 8007158:	20bfe20e 	bge	r4,r2,80070e4 <alt_up_pixel_buffer_dma_draw_line+0x288>
 800715c:	00002106 	br	80071e4 <alt_up_pixel_buffer_dma_draw_line+0x388>
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
 8007160:	e0fffa17 	ldw	r3,-24(fp)
 8007164:	e0fff115 	stw	r3,-60(fp)
 8007168:	00001b06 	br	80071d8 <alt_up_pixel_buffer_dma_draw_line+0x37c>
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
 800716c:	e13fee17 	ldw	r4,-72(fp)
 8007170:	d9000015 	stw	r4,0(sp)
 8007174:	e0bfef17 	ldw	r2,-68(fp)
 8007178:	d8800115 	stw	r2,4(sp)
 800717c:	e13fed17 	ldw	r4,-76(fp)
 8007180:	e17fec17 	ldw	r5,-80(fp)
 8007184:	e1bff117 	ldw	r6,-60(fp)
 8007188:	e1fff017 	ldw	r7,-64(fp)
 800718c:	8006d8c0 	call	8006d8c <helper_plot_pixel>
			error = error + deltay;
 8007190:	e0fff317 	ldw	r3,-52(fp)
 8007194:	e13ff417 	ldw	r4,-48(fp)
 8007198:	1907883a 	add	r3,r3,r4
 800719c:	e0fff315 	stw	r3,-52(fp)
			if (error > 0) {
 80071a0:	e0fff317 	ldw	r3,-52(fp)
 80071a4:	18800050 	cmplti	r2,r3,1
 80071a8:	1000081e 	bne	r2,zero,80071cc <alt_up_pixel_buffer_dma_draw_line+0x370>
				y = y + ystep;
 80071ac:	e13ff017 	ldw	r4,-64(fp)
 80071b0:	e0bff217 	ldw	r2,-56(fp)
 80071b4:	2089883a 	add	r4,r4,r2
 80071b8:	e13ff015 	stw	r4,-64(fp)
				error = error - deltax;
 80071bc:	e0fff317 	ldw	r3,-52(fp)
 80071c0:	e13ff517 	ldw	r4,-44(fp)
 80071c4:	1907c83a 	sub	r3,r3,r4
 80071c8:	e0fff315 	stw	r3,-52(fp)
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
 80071cc:	e0bff117 	ldw	r2,-60(fp)
 80071d0:	10800044 	addi	r2,r2,1
 80071d4:	e0bff115 	stw	r2,-60(fp)
 80071d8:	e0fff817 	ldw	r3,-32(fp)
 80071dc:	e13ff117 	ldw	r4,-60(fp)
 80071e0:	193fe20e 	bge	r3,r4,800716c <alt_up_pixel_buffer_dma_draw_line+0x310>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
 80071e4:	e037883a 	mov	sp,fp
 80071e8:	dfc00117 	ldw	ra,4(sp)
 80071ec:	df000017 	ldw	fp,0(sp)
 80071f0:	dec00204 	addi	sp,sp,8
 80071f4:	f800283a 	ret

080071f8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 80071f8:	defff404 	addi	sp,sp,-48
 80071fc:	df000b15 	stw	fp,44(sp)
 8007200:	df000b04 	addi	fp,sp,44
 8007204:	e13ffb15 	stw	r4,-20(fp)
 8007208:	e17ffc15 	stw	r5,-16(fp)
 800720c:	e1bffd15 	stw	r6,-12(fp)
 8007210:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 8007214:	e03ff915 	stw	zero,-28(fp)
 8007218:	00820074 	movhi	r2,2049
 800721c:	10aead04 	addi	r2,r2,-17740
 8007220:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 8007224:	1005003a 	cmpeq	r2,r2,zero
 8007228:	1000411e 	bne	r2,zero,8007330 <alt_alarm_start+0x138>
  {
    if (alarm)
 800722c:	e0bffb17 	ldw	r2,-20(fp)
 8007230:	1005003a 	cmpeq	r2,r2,zero
 8007234:	10003b1e 	bne	r2,zero,8007324 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 8007238:	e0fffb17 	ldw	r3,-20(fp)
 800723c:	e0bffd17 	ldw	r2,-12(fp)
 8007240:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 8007244:	e0fffb17 	ldw	r3,-20(fp)
 8007248:	e0bffe17 	ldw	r2,-8(fp)
 800724c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8007250:	0005303a 	rdctl	r2,status
 8007254:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8007258:	e0fff817 	ldw	r3,-32(fp)
 800725c:	00bfff84 	movi	r2,-2
 8007260:	1884703a 	and	r2,r3,r2
 8007264:	1001703a 	wrctl	status,r2
  
  return context;
 8007268:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 800726c:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 8007270:	00820074 	movhi	r2,2049
 8007274:	10aeae04 	addi	r2,r2,-17736
 8007278:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 800727c:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 8007280:	e0fffc17 	ldw	r3,-16(fp)
 8007284:	e0bff917 	ldw	r2,-28(fp)
 8007288:	1885883a 	add	r2,r3,r2
 800728c:	10c00044 	addi	r3,r2,1
 8007290:	e0bffb17 	ldw	r2,-20(fp)
 8007294:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 8007298:	e0bffb17 	ldw	r2,-20(fp)
 800729c:	10c00217 	ldw	r3,8(r2)
 80072a0:	e0bff917 	ldw	r2,-28(fp)
 80072a4:	1880042e 	bgeu	r3,r2,80072b8 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 80072a8:	e0fffb17 	ldw	r3,-20(fp)
 80072ac:	00800044 	movi	r2,1
 80072b0:	18800405 	stb	r2,16(r3)
 80072b4:	00000206 	br	80072c0 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 80072b8:	e0bffb17 	ldw	r2,-20(fp)
 80072bc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 80072c0:	e0fffb17 	ldw	r3,-20(fp)
 80072c4:	00820074 	movhi	r2,2049
 80072c8:	10a8b904 	addi	r2,r2,-23836
 80072cc:	e0bff615 	stw	r2,-40(fp)
 80072d0:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 80072d4:	e0fff717 	ldw	r3,-36(fp)
 80072d8:	e0bff617 	ldw	r2,-40(fp)
 80072dc:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 80072e0:	e0bff617 	ldw	r2,-40(fp)
 80072e4:	10c00017 	ldw	r3,0(r2)
 80072e8:	e0bff717 	ldw	r2,-36(fp)
 80072ec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 80072f0:	e0bff617 	ldw	r2,-40(fp)
 80072f4:	10c00017 	ldw	r3,0(r2)
 80072f8:	e0bff717 	ldw	r2,-36(fp)
 80072fc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 8007300:	e0fff617 	ldw	r3,-40(fp)
 8007304:	e0bff717 	ldw	r2,-36(fp)
 8007308:	18800015 	stw	r2,0(r3)
 800730c:	e0bffa17 	ldw	r2,-24(fp)
 8007310:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8007314:	e0bff517 	ldw	r2,-44(fp)
 8007318:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 800731c:	e03fff15 	stw	zero,-4(fp)
 8007320:	00000506 	br	8007338 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 8007324:	00bffa84 	movi	r2,-22
 8007328:	e0bfff15 	stw	r2,-4(fp)
 800732c:	00000206 	br	8007338 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 8007330:	00bfde84 	movi	r2,-134
 8007334:	e0bfff15 	stw	r2,-4(fp)
 8007338:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 800733c:	e037883a 	mov	sp,fp
 8007340:	df000017 	ldw	fp,0(sp)
 8007344:	dec00104 	addi	sp,sp,4
 8007348:	f800283a 	ret

0800734c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 800734c:	defff804 	addi	sp,sp,-32
 8007350:	dfc00715 	stw	ra,28(sp)
 8007354:	df000615 	stw	fp,24(sp)
 8007358:	df000604 	addi	fp,sp,24
 800735c:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 8007360:	e0bffc17 	ldw	r2,-16(fp)
 8007364:	1004803a 	cmplt	r2,r2,zero
 8007368:	1000081e 	bne	r2,zero,800738c <close+0x40>
 800736c:	e0bffc17 	ldw	r2,-16(fp)
 8007370:	10800324 	muli	r2,r2,12
 8007374:	1007883a 	mov	r3,r2
 8007378:	00820074 	movhi	r2,2049
 800737c:	10a84804 	addi	r2,r2,-24288
 8007380:	1887883a 	add	r3,r3,r2
 8007384:	e0ffff15 	stw	r3,-4(fp)
 8007388:	00000106 	br	8007390 <close+0x44>
 800738c:	e03fff15 	stw	zero,-4(fp)
 8007390:	e0bfff17 	ldw	r2,-4(fp)
 8007394:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 8007398:	e0bffb17 	ldw	r2,-20(fp)
 800739c:	1005003a 	cmpeq	r2,r2,zero
 80073a0:	10001d1e 	bne	r2,zero,8007418 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 80073a4:	e0bffb17 	ldw	r2,-20(fp)
 80073a8:	10800017 	ldw	r2,0(r2)
 80073ac:	10800417 	ldw	r2,16(r2)
 80073b0:	1005003a 	cmpeq	r2,r2,zero
 80073b4:	1000071e 	bne	r2,zero,80073d4 <close+0x88>
 80073b8:	e0bffb17 	ldw	r2,-20(fp)
 80073bc:	10800017 	ldw	r2,0(r2)
 80073c0:	10800417 	ldw	r2,16(r2)
 80073c4:	e13ffb17 	ldw	r4,-20(fp)
 80073c8:	103ee83a 	callr	r2
 80073cc:	e0bffe15 	stw	r2,-8(fp)
 80073d0:	00000106 	br	80073d8 <close+0x8c>
 80073d4:	e03ffe15 	stw	zero,-8(fp)
 80073d8:	e0bffe17 	ldw	r2,-8(fp)
 80073dc:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 80073e0:	e13ffc17 	ldw	r4,-16(fp)
 80073e4:	8007e840 	call	8007e84 <alt_release_fd>
    if (rval < 0)
 80073e8:	e0bffa17 	ldw	r2,-24(fp)
 80073ec:	1004403a 	cmpge	r2,r2,zero
 80073f0:	1000071e 	bne	r2,zero,8007410 <close+0xc4>
    {
      ALT_ERRNO = -rval;
 80073f4:	80074480 	call	8007448 <alt_get_errno>
 80073f8:	e0fffa17 	ldw	r3,-24(fp)
 80073fc:	00c7c83a 	sub	r3,zero,r3
 8007400:	10c00015 	stw	r3,0(r2)
      return -1;
 8007404:	00bfffc4 	movi	r2,-1
 8007408:	e0bffd15 	stw	r2,-12(fp)
 800740c:	00000806 	br	8007430 <close+0xe4>
    }
    return 0;
 8007410:	e03ffd15 	stw	zero,-12(fp)
 8007414:	00000606 	br	8007430 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 8007418:	80074480 	call	8007448 <alt_get_errno>
 800741c:	1007883a 	mov	r3,r2
 8007420:	00801444 	movi	r2,81
 8007424:	18800015 	stw	r2,0(r3)
    return -1;
 8007428:	00bfffc4 	movi	r2,-1
 800742c:	e0bffd15 	stw	r2,-12(fp)
 8007430:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 8007434:	e037883a 	mov	sp,fp
 8007438:	dfc00117 	ldw	ra,4(sp)
 800743c:	df000017 	ldw	fp,0(sp)
 8007440:	dec00204 	addi	sp,sp,8
 8007444:	f800283a 	ret

08007448 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8007448:	defffd04 	addi	sp,sp,-12
 800744c:	dfc00215 	stw	ra,8(sp)
 8007450:	df000115 	stw	fp,4(sp)
 8007454:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8007458:	00820074 	movhi	r2,2049
 800745c:	10a8b704 	addi	r2,r2,-23844
 8007460:	10800017 	ldw	r2,0(r2)
 8007464:	1005003a 	cmpeq	r2,r2,zero
 8007468:	1000061e 	bne	r2,zero,8007484 <alt_get_errno+0x3c>
 800746c:	00820074 	movhi	r2,2049
 8007470:	10a8b704 	addi	r2,r2,-23844
 8007474:	10800017 	ldw	r2,0(r2)
 8007478:	103ee83a 	callr	r2
 800747c:	e0bfff15 	stw	r2,-4(fp)
 8007480:	00000306 	br	8007490 <alt_get_errno+0x48>
 8007484:	00820074 	movhi	r2,2049
 8007488:	10aeaf04 	addi	r2,r2,-17732
 800748c:	e0bfff15 	stw	r2,-4(fp)
 8007490:	e0bfff17 	ldw	r2,-4(fp)
}
 8007494:	e037883a 	mov	sp,fp
 8007498:	dfc00117 	ldw	ra,4(sp)
 800749c:	df000017 	ldw	fp,0(sp)
 80074a0:	dec00204 	addi	sp,sp,8
 80074a4:	f800283a 	ret

080074a8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 80074a8:	defffe04 	addi	sp,sp,-8
 80074ac:	df000115 	stw	fp,4(sp)
 80074b0:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 80074b4:	e03fff15 	stw	zero,-4(fp)
 80074b8:	00000506 	br	80074d0 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 80074bc:	e0bfff17 	ldw	r2,-4(fp)
 80074c0:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 80074c4:	e0bfff17 	ldw	r2,-4(fp)
 80074c8:	10800804 	addi	r2,r2,32
 80074cc:	e0bfff15 	stw	r2,-4(fp)
 80074d0:	e0bfff17 	ldw	r2,-4(fp)
 80074d4:	10810030 	cmpltui	r2,r2,1024
 80074d8:	103ff81e 	bne	r2,zero,80074bc <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 80074dc:	e037883a 	mov	sp,fp
 80074e0:	df000017 	ldw	fp,0(sp)
 80074e4:	dec00104 	addi	sp,sp,4
 80074e8:	f800283a 	ret

080074ec <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 80074ec:	defffc04 	addi	sp,sp,-16
 80074f0:	df000315 	stw	fp,12(sp)
 80074f4:	df000304 	addi	fp,sp,12
 80074f8:	e13ffd15 	stw	r4,-12(fp)
 80074fc:	e17ffe15 	stw	r5,-8(fp)
 8007500:	e1bfff15 	stw	r6,-4(fp)
  return len;
 8007504:	e0bfff17 	ldw	r2,-4(fp)
}
 8007508:	e037883a 	mov	sp,fp
 800750c:	df000017 	ldw	fp,0(sp)
 8007510:	dec00104 	addi	sp,sp,4
 8007514:	f800283a 	ret

08007518 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 8007518:	defff904 	addi	sp,sp,-28
 800751c:	dfc00615 	stw	ra,24(sp)
 8007520:	df000515 	stw	fp,20(sp)
 8007524:	df000504 	addi	fp,sp,20
 8007528:	e13ffd15 	stw	r4,-12(fp)
 800752c:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 8007530:	e0bffd17 	ldw	r2,-12(fp)
 8007534:	1005003a 	cmpeq	r2,r2,zero
 8007538:	1000041e 	bne	r2,zero,800754c <alt_dev_llist_insert+0x34>
 800753c:	e0bffd17 	ldw	r2,-12(fp)
 8007540:	10800217 	ldw	r2,8(r2)
 8007544:	1004c03a 	cmpne	r2,r2,zero
 8007548:	1000071e 	bne	r2,zero,8007568 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 800754c:	80075cc0 	call	80075cc <alt_get_errno>
 8007550:	1007883a 	mov	r3,r2
 8007554:	00800584 	movi	r2,22
 8007558:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 800755c:	00bffa84 	movi	r2,-22
 8007560:	e0bfff15 	stw	r2,-4(fp)
 8007564:	00001306 	br	80075b4 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 8007568:	e0fffd17 	ldw	r3,-12(fp)
 800756c:	e0bffe17 	ldw	r2,-8(fp)
 8007570:	e0bffb15 	stw	r2,-20(fp)
 8007574:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 8007578:	e0fffc17 	ldw	r3,-16(fp)
 800757c:	e0bffb17 	ldw	r2,-20(fp)
 8007580:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 8007584:	e0bffb17 	ldw	r2,-20(fp)
 8007588:	10c00017 	ldw	r3,0(r2)
 800758c:	e0bffc17 	ldw	r2,-16(fp)
 8007590:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 8007594:	e0bffb17 	ldw	r2,-20(fp)
 8007598:	10c00017 	ldw	r3,0(r2)
 800759c:	e0bffc17 	ldw	r2,-16(fp)
 80075a0:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 80075a4:	e0fffb17 	ldw	r3,-20(fp)
 80075a8:	e0bffc17 	ldw	r2,-16(fp)
 80075ac:	18800015 	stw	r2,0(r3)

  return 0;  
 80075b0:	e03fff15 	stw	zero,-4(fp)
 80075b4:	e0bfff17 	ldw	r2,-4(fp)
}
 80075b8:	e037883a 	mov	sp,fp
 80075bc:	dfc00117 	ldw	ra,4(sp)
 80075c0:	df000017 	ldw	fp,0(sp)
 80075c4:	dec00204 	addi	sp,sp,8
 80075c8:	f800283a 	ret

080075cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 80075cc:	defffd04 	addi	sp,sp,-12
 80075d0:	dfc00215 	stw	ra,8(sp)
 80075d4:	df000115 	stw	fp,4(sp)
 80075d8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 80075dc:	00820074 	movhi	r2,2049
 80075e0:	10a8b704 	addi	r2,r2,-23844
 80075e4:	10800017 	ldw	r2,0(r2)
 80075e8:	1005003a 	cmpeq	r2,r2,zero
 80075ec:	1000061e 	bne	r2,zero,8007608 <alt_get_errno+0x3c>
 80075f0:	00820074 	movhi	r2,2049
 80075f4:	10a8b704 	addi	r2,r2,-23844
 80075f8:	10800017 	ldw	r2,0(r2)
 80075fc:	103ee83a 	callr	r2
 8007600:	e0bfff15 	stw	r2,-4(fp)
 8007604:	00000306 	br	8007614 <alt_get_errno+0x48>
 8007608:	00820074 	movhi	r2,2049
 800760c:	10aeaf04 	addi	r2,r2,-17732
 8007610:	e0bfff15 	stw	r2,-4(fp)
 8007614:	e0bfff17 	ldw	r2,-4(fp)
}
 8007618:	e037883a 	mov	sp,fp
 800761c:	dfc00117 	ldw	ra,4(sp)
 8007620:	df000017 	ldw	fp,0(sp)
 8007624:	dec00204 	addi	sp,sp,8
 8007628:	f800283a 	ret

0800762c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 800762c:	defffd04 	addi	sp,sp,-12
 8007630:	dfc00215 	stw	ra,8(sp)
 8007634:	df000115 	stw	fp,4(sp)
 8007638:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 800763c:	00bfff04 	movi	r2,-4
 8007640:	00c20074 	movhi	r3,2049
 8007644:	18e20c04 	addi	r3,r3,-30672
 8007648:	1885883a 	add	r2,r3,r2
 800764c:	e0bfff15 	stw	r2,-4(fp)
 8007650:	00000606 	br	800766c <_do_ctors+0x40>
        (*ctor) (); 
 8007654:	e0bfff17 	ldw	r2,-4(fp)
 8007658:	10800017 	ldw	r2,0(r2)
 800765c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 8007660:	e0bfff17 	ldw	r2,-4(fp)
 8007664:	10bfff04 	addi	r2,r2,-4
 8007668:	e0bfff15 	stw	r2,-4(fp)
 800766c:	e0ffff17 	ldw	r3,-4(fp)
 8007670:	00820074 	movhi	r2,2049
 8007674:	10a20b04 	addi	r2,r2,-30676
 8007678:	18bff62e 	bgeu	r3,r2,8007654 <_do_ctors+0x28>
        (*ctor) (); 
}
 800767c:	e037883a 	mov	sp,fp
 8007680:	dfc00117 	ldw	ra,4(sp)
 8007684:	df000017 	ldw	fp,0(sp)
 8007688:	dec00204 	addi	sp,sp,8
 800768c:	f800283a 	ret

08007690 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 8007690:	defffd04 	addi	sp,sp,-12
 8007694:	dfc00215 	stw	ra,8(sp)
 8007698:	df000115 	stw	fp,4(sp)
 800769c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 80076a0:	00bfff04 	movi	r2,-4
 80076a4:	00c20074 	movhi	r3,2049
 80076a8:	18e20c04 	addi	r3,r3,-30672
 80076ac:	1885883a 	add	r2,r3,r2
 80076b0:	e0bfff15 	stw	r2,-4(fp)
 80076b4:	00000606 	br	80076d0 <_do_dtors+0x40>
        (*dtor) (); 
 80076b8:	e0bfff17 	ldw	r2,-4(fp)
 80076bc:	10800017 	ldw	r2,0(r2)
 80076c0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 80076c4:	e0bfff17 	ldw	r2,-4(fp)
 80076c8:	10bfff04 	addi	r2,r2,-4
 80076cc:	e0bfff15 	stw	r2,-4(fp)
 80076d0:	e0ffff17 	ldw	r3,-4(fp)
 80076d4:	00820074 	movhi	r2,2049
 80076d8:	10a20c04 	addi	r2,r2,-30672
 80076dc:	18bff62e 	bgeu	r3,r2,80076b8 <_do_dtors+0x28>
        (*dtor) (); 
}
 80076e0:	e037883a 	mov	sp,fp
 80076e4:	dfc00117 	ldw	ra,4(sp)
 80076e8:	df000017 	ldw	fp,0(sp)
 80076ec:	dec00204 	addi	sp,sp,8
 80076f0:	f800283a 	ret

080076f4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 80076f4:	defff904 	addi	sp,sp,-28
 80076f8:	dfc00615 	stw	ra,24(sp)
 80076fc:	df000515 	stw	fp,20(sp)
 8007700:	df000504 	addi	fp,sp,20
 8007704:	e13ffd15 	stw	r4,-12(fp)
 8007708:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 800770c:	e0bffe17 	ldw	r2,-8(fp)
 8007710:	10800017 	ldw	r2,0(r2)
 8007714:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 8007718:	e13ffd17 	ldw	r4,-12(fp)
 800771c:	80084700 	call	8008470 <strlen>
 8007720:	10800044 	addi	r2,r2,1
 8007724:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 8007728:	00000d06 	br	8007760 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 800772c:	e0bffc17 	ldw	r2,-16(fp)
 8007730:	11000217 	ldw	r4,8(r2)
 8007734:	e1bffb17 	ldw	r6,-20(fp)
 8007738:	e17ffd17 	ldw	r5,-12(fp)
 800773c:	800835c0 	call	800835c <memcmp>
 8007740:	1004c03a 	cmpne	r2,r2,zero
 8007744:	1000031e 	bne	r2,zero,8007754 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 8007748:	e0bffc17 	ldw	r2,-16(fp)
 800774c:	e0bfff15 	stw	r2,-4(fp)
 8007750:	00000706 	br	8007770 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 8007754:	e0bffc17 	ldw	r2,-16(fp)
 8007758:	10800017 	ldw	r2,0(r2)
 800775c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 8007760:	e0fffe17 	ldw	r3,-8(fp)
 8007764:	e0bffc17 	ldw	r2,-16(fp)
 8007768:	10fff01e 	bne	r2,r3,800772c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 800776c:	e03fff15 	stw	zero,-4(fp)
 8007770:	e0bfff17 	ldw	r2,-4(fp)
}
 8007774:	e037883a 	mov	sp,fp
 8007778:	dfc00117 	ldw	ra,4(sp)
 800777c:	df000017 	ldw	fp,0(sp)
 8007780:	dec00204 	addi	sp,sp,8
 8007784:	f800283a 	ret

08007788 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 8007788:	defffe04 	addi	sp,sp,-8
 800778c:	dfc00115 	stw	ra,4(sp)
 8007790:	df000015 	stw	fp,0(sp)
 8007794:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 8007798:	0009883a 	mov	r4,zero
 800779c:	01440004 	movi	r5,4096
 80077a0:	80082800 	call	8008280 <alt_icache_flush>
#endif
}
 80077a4:	e037883a 	mov	sp,fp
 80077a8:	dfc00117 	ldw	ra,4(sp)
 80077ac:	df000017 	ldw	fp,0(sp)
 80077b0:	dec00204 	addi	sp,sp,8
 80077b4:	f800283a 	ret

080077b8 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 80077b8:	defff904 	addi	sp,sp,-28
 80077bc:	dfc00615 	stw	ra,24(sp)
 80077c0:	df000515 	stw	fp,20(sp)
 80077c4:	df000504 	addi	fp,sp,20
 80077c8:	e13ffc15 	stw	r4,-16(fp)
 80077cc:	e17ffd15 	stw	r5,-12(fp)
 80077d0:	e1bffe15 	stw	r6,-8(fp)
 80077d4:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 80077d8:	e0800217 	ldw	r2,8(fp)
 80077dc:	d8800015 	stw	r2,0(sp)
 80077e0:	e13ffc17 	ldw	r4,-16(fp)
 80077e4:	e17ffd17 	ldw	r5,-12(fp)
 80077e8:	e1bffe17 	ldw	r6,-8(fp)
 80077ec:	e1ffff17 	ldw	r7,-4(fp)
 80077f0:	800798c0 	call	800798c <alt_iic_isr_register>
}  
 80077f4:	e037883a 	mov	sp,fp
 80077f8:	dfc00117 	ldw	ra,4(sp)
 80077fc:	df000017 	ldw	fp,0(sp)
 8007800:	dec00204 	addi	sp,sp,8
 8007804:	f800283a 	ret

08007808 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 8007808:	defff904 	addi	sp,sp,-28
 800780c:	df000615 	stw	fp,24(sp)
 8007810:	df000604 	addi	fp,sp,24
 8007814:	e13ffe15 	stw	r4,-8(fp)
 8007818:	e17fff15 	stw	r5,-4(fp)
 800781c:	e0bfff17 	ldw	r2,-4(fp)
 8007820:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8007824:	0005303a 	rdctl	r2,status
 8007828:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 800782c:	e0fffb17 	ldw	r3,-20(fp)
 8007830:	00bfff84 	movi	r2,-2
 8007834:	1884703a 	and	r2,r3,r2
 8007838:	1001703a 	wrctl	status,r2
  
  return context;
 800783c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 8007840:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 8007844:	e0fffc17 	ldw	r3,-16(fp)
 8007848:	00800044 	movi	r2,1
 800784c:	10c4983a 	sll	r2,r2,r3
 8007850:	1007883a 	mov	r3,r2
 8007854:	00820074 	movhi	r2,2049
 8007858:	10aeac04 	addi	r2,r2,-17744
 800785c:	10800017 	ldw	r2,0(r2)
 8007860:	1886b03a 	or	r3,r3,r2
 8007864:	00820074 	movhi	r2,2049
 8007868:	10aeac04 	addi	r2,r2,-17744
 800786c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 8007870:	00820074 	movhi	r2,2049
 8007874:	10aeac04 	addi	r2,r2,-17744
 8007878:	10800017 	ldw	r2,0(r2)
 800787c:	100170fa 	wrctl	ienable,r2
 8007880:	e0bffd17 	ldw	r2,-12(fp)
 8007884:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8007888:	e0bffa17 	ldw	r2,-24(fp)
 800788c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 8007890:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 8007894:	e037883a 	mov	sp,fp
 8007898:	df000017 	ldw	fp,0(sp)
 800789c:	dec00104 	addi	sp,sp,4
 80078a0:	f800283a 	ret

080078a4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 80078a4:	defff904 	addi	sp,sp,-28
 80078a8:	df000615 	stw	fp,24(sp)
 80078ac:	df000604 	addi	fp,sp,24
 80078b0:	e13ffe15 	stw	r4,-8(fp)
 80078b4:	e17fff15 	stw	r5,-4(fp)
 80078b8:	e0bfff17 	ldw	r2,-4(fp)
 80078bc:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 80078c0:	0005303a 	rdctl	r2,status
 80078c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 80078c8:	e0fffb17 	ldw	r3,-20(fp)
 80078cc:	00bfff84 	movi	r2,-2
 80078d0:	1884703a 	and	r2,r3,r2
 80078d4:	1001703a 	wrctl	status,r2
  
  return context;
 80078d8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 80078dc:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 80078e0:	e0fffc17 	ldw	r3,-16(fp)
 80078e4:	00800044 	movi	r2,1
 80078e8:	10c4983a 	sll	r2,r2,r3
 80078ec:	0084303a 	nor	r2,zero,r2
 80078f0:	1007883a 	mov	r3,r2
 80078f4:	00820074 	movhi	r2,2049
 80078f8:	10aeac04 	addi	r2,r2,-17744
 80078fc:	10800017 	ldw	r2,0(r2)
 8007900:	1886703a 	and	r3,r3,r2
 8007904:	00820074 	movhi	r2,2049
 8007908:	10aeac04 	addi	r2,r2,-17744
 800790c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 8007910:	00820074 	movhi	r2,2049
 8007914:	10aeac04 	addi	r2,r2,-17744
 8007918:	10800017 	ldw	r2,0(r2)
 800791c:	100170fa 	wrctl	ienable,r2
 8007920:	e0bffd17 	ldw	r2,-12(fp)
 8007924:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8007928:	e0bffa17 	ldw	r2,-24(fp)
 800792c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 8007930:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 8007934:	e037883a 	mov	sp,fp
 8007938:	df000017 	ldw	fp,0(sp)
 800793c:	dec00104 	addi	sp,sp,4
 8007940:	f800283a 	ret

08007944 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 8007944:	defffc04 	addi	sp,sp,-16
 8007948:	df000315 	stw	fp,12(sp)
 800794c:	df000304 	addi	fp,sp,12
 8007950:	e13ffe15 	stw	r4,-8(fp)
 8007954:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 8007958:	000530fa 	rdctl	r2,ienable
 800795c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 8007960:	e0ffff17 	ldw	r3,-4(fp)
 8007964:	00800044 	movi	r2,1
 8007968:	10c4983a 	sll	r2,r2,r3
 800796c:	1007883a 	mov	r3,r2
 8007970:	e0bffd17 	ldw	r2,-12(fp)
 8007974:	1884703a 	and	r2,r3,r2
 8007978:	1004c03a 	cmpne	r2,r2,zero
}
 800797c:	e037883a 	mov	sp,fp
 8007980:	df000017 	ldw	fp,0(sp)
 8007984:	dec00104 	addi	sp,sp,4
 8007988:	f800283a 	ret

0800798c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 800798c:	defff404 	addi	sp,sp,-48
 8007990:	dfc00b15 	stw	ra,44(sp)
 8007994:	df000a15 	stw	fp,40(sp)
 8007998:	df000a04 	addi	fp,sp,40
 800799c:	e13ffb15 	stw	r4,-20(fp)
 80079a0:	e17ffc15 	stw	r5,-16(fp)
 80079a4:	e1bffd15 	stw	r6,-12(fp)
 80079a8:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 80079ac:	00bffa84 	movi	r2,-22
 80079b0:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 80079b4:	e0bffc17 	ldw	r2,-16(fp)
 80079b8:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 80079bc:	e0bff917 	ldw	r2,-28(fp)
 80079c0:	10800808 	cmpgei	r2,r2,32
 80079c4:	1000291e 	bne	r2,zero,8007a6c <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 80079c8:	0005303a 	rdctl	r2,status
 80079cc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 80079d0:	e0fff717 	ldw	r3,-36(fp)
 80079d4:	00bfff84 	movi	r2,-2
 80079d8:	1884703a 	and	r2,r3,r2
 80079dc:	1001703a 	wrctl	status,r2
  
  return context;
 80079e0:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 80079e4:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 80079e8:	e0bff917 	ldw	r2,-28(fp)
 80079ec:	00c20074 	movhi	r3,2049
 80079f0:	18eeb004 	addi	r3,r3,-17728
 80079f4:	100490fa 	slli	r2,r2,3
 80079f8:	10c7883a 	add	r3,r2,r3
 80079fc:	e0bffd17 	ldw	r2,-12(fp)
 8007a00:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 8007a04:	e0bff917 	ldw	r2,-28(fp)
 8007a08:	00c20074 	movhi	r3,2049
 8007a0c:	18eeb004 	addi	r3,r3,-17728
 8007a10:	100490fa 	slli	r2,r2,3
 8007a14:	10c5883a 	add	r2,r2,r3
 8007a18:	10c00104 	addi	r3,r2,4
 8007a1c:	e0bffe17 	ldw	r2,-8(fp)
 8007a20:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 8007a24:	e0bffd17 	ldw	r2,-12(fp)
 8007a28:	1005003a 	cmpeq	r2,r2,zero
 8007a2c:	1000051e 	bne	r2,zero,8007a44 <alt_iic_isr_register+0xb8>
 8007a30:	e17ff917 	ldw	r5,-28(fp)
 8007a34:	e13ffb17 	ldw	r4,-20(fp)
 8007a38:	80078080 	call	8007808 <alt_ic_irq_enable>
 8007a3c:	e0bfff15 	stw	r2,-4(fp)
 8007a40:	00000406 	br	8007a54 <alt_iic_isr_register+0xc8>
 8007a44:	e17ff917 	ldw	r5,-28(fp)
 8007a48:	e13ffb17 	ldw	r4,-20(fp)
 8007a4c:	80078a40 	call	80078a4 <alt_ic_irq_disable>
 8007a50:	e0bfff15 	stw	r2,-4(fp)
 8007a54:	e0bfff17 	ldw	r2,-4(fp)
 8007a58:	e0bffa15 	stw	r2,-24(fp)
 8007a5c:	e0bff817 	ldw	r2,-32(fp)
 8007a60:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8007a64:	e0bff617 	ldw	r2,-40(fp)
 8007a68:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 8007a6c:	e0bffa17 	ldw	r2,-24(fp)
}
 8007a70:	e037883a 	mov	sp,fp
 8007a74:	dfc00117 	ldw	ra,4(sp)
 8007a78:	df000017 	ldw	fp,0(sp)
 8007a7c:	dec00204 	addi	sp,sp,8
 8007a80:	f800283a 	ret

08007a84 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 8007a84:	defff904 	addi	sp,sp,-28
 8007a88:	dfc00615 	stw	ra,24(sp)
 8007a8c:	df000515 	stw	fp,20(sp)
 8007a90:	df000504 	addi	fp,sp,20
 8007a94:	e13ffc15 	stw	r4,-16(fp)
 8007a98:	e17ffd15 	stw	r5,-12(fp)
 8007a9c:	e1bffe15 	stw	r6,-8(fp)
 8007aa0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 8007aa4:	e13ffd17 	ldw	r4,-12(fp)
 8007aa8:	e17ffe17 	ldw	r5,-8(fp)
 8007aac:	e1bfff17 	ldw	r6,-4(fp)
 8007ab0:	8007c9c0 	call	8007c9c <open>
 8007ab4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 8007ab8:	e0bffb17 	ldw	r2,-20(fp)
 8007abc:	1004803a 	cmplt	r2,r2,zero
 8007ac0:	10001c1e 	bne	r2,zero,8007b34 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 8007ac4:	e0bffb17 	ldw	r2,-20(fp)
 8007ac8:	00c20074 	movhi	r3,2049
 8007acc:	18e84804 	addi	r3,r3,-24288
 8007ad0:	10800324 	muli	r2,r2,12
 8007ad4:	10c5883a 	add	r2,r2,r3
 8007ad8:	10c00017 	ldw	r3,0(r2)
 8007adc:	e0bffc17 	ldw	r2,-16(fp)
 8007ae0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 8007ae4:	e0bffb17 	ldw	r2,-20(fp)
 8007ae8:	00c20074 	movhi	r3,2049
 8007aec:	18e84804 	addi	r3,r3,-24288
 8007af0:	10800324 	muli	r2,r2,12
 8007af4:	10c5883a 	add	r2,r2,r3
 8007af8:	10800104 	addi	r2,r2,4
 8007afc:	10c00017 	ldw	r3,0(r2)
 8007b00:	e0bffc17 	ldw	r2,-16(fp)
 8007b04:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 8007b08:	e0bffb17 	ldw	r2,-20(fp)
 8007b0c:	00c20074 	movhi	r3,2049
 8007b10:	18e84804 	addi	r3,r3,-24288
 8007b14:	10800324 	muli	r2,r2,12
 8007b18:	10c5883a 	add	r2,r2,r3
 8007b1c:	10800204 	addi	r2,r2,8
 8007b20:	10c00017 	ldw	r3,0(r2)
 8007b24:	e0bffc17 	ldw	r2,-16(fp)
 8007b28:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 8007b2c:	e13ffb17 	ldw	r4,-20(fp)
 8007b30:	8007e840 	call	8007e84 <alt_release_fd>
  }
} 
 8007b34:	e037883a 	mov	sp,fp
 8007b38:	dfc00117 	ldw	ra,4(sp)
 8007b3c:	df000017 	ldw	fp,0(sp)
 8007b40:	dec00204 	addi	sp,sp,8
 8007b44:	f800283a 	ret

08007b48 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 8007b48:	defffb04 	addi	sp,sp,-20
 8007b4c:	dfc00415 	stw	ra,16(sp)
 8007b50:	df000315 	stw	fp,12(sp)
 8007b54:	df000304 	addi	fp,sp,12
 8007b58:	e13ffd15 	stw	r4,-12(fp)
 8007b5c:	e17ffe15 	stw	r5,-8(fp)
 8007b60:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 8007b64:	01020074 	movhi	r4,2049
 8007b68:	21284b04 	addi	r4,r4,-24276
 8007b6c:	e17ffd17 	ldw	r5,-12(fp)
 8007b70:	01800044 	movi	r6,1
 8007b74:	01c07fc4 	movi	r7,511
 8007b78:	8007a840 	call	8007a84 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 8007b7c:	01020074 	movhi	r4,2049
 8007b80:	21284804 	addi	r4,r4,-24288
 8007b84:	e17ffe17 	ldw	r5,-8(fp)
 8007b88:	000d883a 	mov	r6,zero
 8007b8c:	01c07fc4 	movi	r7,511
 8007b90:	8007a840 	call	8007a84 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 8007b94:	01020074 	movhi	r4,2049
 8007b98:	21284e04 	addi	r4,r4,-24264
 8007b9c:	e17fff17 	ldw	r5,-4(fp)
 8007ba0:	01800044 	movi	r6,1
 8007ba4:	01c07fc4 	movi	r7,511
 8007ba8:	8007a840 	call	8007a84 <alt_open_fd>
}  
 8007bac:	e037883a 	mov	sp,fp
 8007bb0:	dfc00117 	ldw	ra,4(sp)
 8007bb4:	df000017 	ldw	fp,0(sp)
 8007bb8:	dec00204 	addi	sp,sp,8
 8007bbc:	f800283a 	ret

08007bc0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 8007bc0:	defffc04 	addi	sp,sp,-16
 8007bc4:	df000315 	stw	fp,12(sp)
 8007bc8:	df000304 	addi	fp,sp,12
 8007bcc:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 8007bd0:	e0bffe17 	ldw	r2,-8(fp)
 8007bd4:	10800217 	ldw	r2,8(r2)
 8007bd8:	10d00034 	orhi	r3,r2,16384
 8007bdc:	e0bffe17 	ldw	r2,-8(fp)
 8007be0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 8007be4:	e03ffd15 	stw	zero,-12(fp)
 8007be8:	00002006 	br	8007c6c <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 8007bec:	e0bffd17 	ldw	r2,-12(fp)
 8007bf0:	00c20074 	movhi	r3,2049
 8007bf4:	18e84804 	addi	r3,r3,-24288
 8007bf8:	10800324 	muli	r2,r2,12
 8007bfc:	10c5883a 	add	r2,r2,r3
 8007c00:	10c00017 	ldw	r3,0(r2)
 8007c04:	e0bffe17 	ldw	r2,-8(fp)
 8007c08:	10800017 	ldw	r2,0(r2)
 8007c0c:	1880141e 	bne	r3,r2,8007c60 <alt_file_locked+0xa0>
 8007c10:	e0bffd17 	ldw	r2,-12(fp)
 8007c14:	00c20074 	movhi	r3,2049
 8007c18:	18e84804 	addi	r3,r3,-24288
 8007c1c:	10800324 	muli	r2,r2,12
 8007c20:	10c5883a 	add	r2,r2,r3
 8007c24:	10800204 	addi	r2,r2,8
 8007c28:	10800017 	ldw	r2,0(r2)
 8007c2c:	1004403a 	cmpge	r2,r2,zero
 8007c30:	10000b1e 	bne	r2,zero,8007c60 <alt_file_locked+0xa0>
 8007c34:	e0bffd17 	ldw	r2,-12(fp)
 8007c38:	10800324 	muli	r2,r2,12
 8007c3c:	1007883a 	mov	r3,r2
 8007c40:	00820074 	movhi	r2,2049
 8007c44:	10a84804 	addi	r2,r2,-24288
 8007c48:	1887883a 	add	r3,r3,r2
 8007c4c:	e0bffe17 	ldw	r2,-8(fp)
 8007c50:	18800326 	beq	r3,r2,8007c60 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 8007c54:	00bffcc4 	movi	r2,-13
 8007c58:	e0bfff15 	stw	r2,-4(fp)
 8007c5c:	00000a06 	br	8007c88 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 8007c60:	e0bffd17 	ldw	r2,-12(fp)
 8007c64:	10800044 	addi	r2,r2,1
 8007c68:	e0bffd15 	stw	r2,-12(fp)
 8007c6c:	00820074 	movhi	r2,2049
 8007c70:	10a8b604 	addi	r2,r2,-23848
 8007c74:	10800017 	ldw	r2,0(r2)
 8007c78:	1007883a 	mov	r3,r2
 8007c7c:	e0bffd17 	ldw	r2,-12(fp)
 8007c80:	18bfda2e 	bgeu	r3,r2,8007bec <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 8007c84:	e03fff15 	stw	zero,-4(fp)
 8007c88:	e0bfff17 	ldw	r2,-4(fp)
}
 8007c8c:	e037883a 	mov	sp,fp
 8007c90:	df000017 	ldw	fp,0(sp)
 8007c94:	dec00104 	addi	sp,sp,4
 8007c98:	f800283a 	ret

08007c9c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 8007c9c:	defff404 	addi	sp,sp,-48
 8007ca0:	dfc00b15 	stw	ra,44(sp)
 8007ca4:	df000a15 	stw	fp,40(sp)
 8007ca8:	df000a04 	addi	fp,sp,40
 8007cac:	e13ffb15 	stw	r4,-20(fp)
 8007cb0:	e17ffc15 	stw	r5,-16(fp)
 8007cb4:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 8007cb8:	00bfffc4 	movi	r2,-1
 8007cbc:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 8007cc0:	00bffb44 	movi	r2,-19
 8007cc4:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 8007cc8:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 8007ccc:	e13ffb17 	ldw	r4,-20(fp)
 8007cd0:	01420074 	movhi	r5,2049
 8007cd4:	2968b404 	addi	r5,r5,-23856
 8007cd8:	80076f40 	call	80076f4 <alt_find_dev>
 8007cdc:	e0bffa15 	stw	r2,-24(fp)
 8007ce0:	e0bffa17 	ldw	r2,-24(fp)
 8007ce4:	1004c03a 	cmpne	r2,r2,zero
 8007ce8:	1000051e 	bne	r2,zero,8007d00 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 8007cec:	e13ffb17 	ldw	r4,-20(fp)
 8007cf0:	80080a80 	call	80080a8 <alt_find_file>
 8007cf4:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 8007cf8:	00800044 	movi	r2,1
 8007cfc:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 8007d00:	e0bffa17 	ldw	r2,-24(fp)
 8007d04:	1005003a 	cmpeq	r2,r2,zero
 8007d08:	1000301e 	bne	r2,zero,8007dcc <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 8007d0c:	e13ffa17 	ldw	r4,-24(fp)
 8007d10:	80081c80 	call	80081c8 <alt_get_fd>
 8007d14:	e0bff815 	stw	r2,-32(fp)
 8007d18:	e0bff817 	ldw	r2,-32(fp)
 8007d1c:	1004403a 	cmpge	r2,r2,zero
 8007d20:	1000031e 	bne	r2,zero,8007d30 <open+0x94>
    {
      status = index;
 8007d24:	e0bff817 	ldw	r2,-32(fp)
 8007d28:	e0bff715 	stw	r2,-36(fp)
 8007d2c:	00002906 	br	8007dd4 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 8007d30:	e0bff817 	ldw	r2,-32(fp)
 8007d34:	10800324 	muli	r2,r2,12
 8007d38:	1007883a 	mov	r3,r2
 8007d3c:	00820074 	movhi	r2,2049
 8007d40:	10a84804 	addi	r2,r2,-24288
 8007d44:	1885883a 	add	r2,r3,r2
 8007d48:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 8007d4c:	e0fffc17 	ldw	r3,-16(fp)
 8007d50:	00900034 	movhi	r2,16384
 8007d54:	10bfffc4 	addi	r2,r2,-1
 8007d58:	1886703a 	and	r3,r3,r2
 8007d5c:	e0bff917 	ldw	r2,-28(fp)
 8007d60:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 8007d64:	e0bff617 	ldw	r2,-40(fp)
 8007d68:	1004c03a 	cmpne	r2,r2,zero
 8007d6c:	1000061e 	bne	r2,zero,8007d88 <open+0xec>
 8007d70:	e13ff917 	ldw	r4,-28(fp)
 8007d74:	8007bc00 	call	8007bc0 <alt_file_locked>
 8007d78:	e0bff715 	stw	r2,-36(fp)
 8007d7c:	e0bff717 	ldw	r2,-36(fp)
 8007d80:	1004803a 	cmplt	r2,r2,zero
 8007d84:	1000131e 	bne	r2,zero,8007dd4 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 8007d88:	e0bffa17 	ldw	r2,-24(fp)
 8007d8c:	10800317 	ldw	r2,12(r2)
 8007d90:	1005003a 	cmpeq	r2,r2,zero
 8007d94:	1000091e 	bne	r2,zero,8007dbc <open+0x120>
 8007d98:	e0bffa17 	ldw	r2,-24(fp)
 8007d9c:	10800317 	ldw	r2,12(r2)
 8007da0:	e13ff917 	ldw	r4,-28(fp)
 8007da4:	e17ffb17 	ldw	r5,-20(fp)
 8007da8:	e1bffc17 	ldw	r6,-16(fp)
 8007dac:	e1fffd17 	ldw	r7,-12(fp)
 8007db0:	103ee83a 	callr	r2
 8007db4:	e0bfff15 	stw	r2,-4(fp)
 8007db8:	00000106 	br	8007dc0 <open+0x124>
 8007dbc:	e03fff15 	stw	zero,-4(fp)
 8007dc0:	e0bfff17 	ldw	r2,-4(fp)
 8007dc4:	e0bff715 	stw	r2,-36(fp)
 8007dc8:	00000206 	br	8007dd4 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 8007dcc:	00bffb44 	movi	r2,-19
 8007dd0:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 8007dd4:	e0bff717 	ldw	r2,-36(fp)
 8007dd8:	1004403a 	cmpge	r2,r2,zero
 8007ddc:	1000091e 	bne	r2,zero,8007e04 <open+0x168>
  {
    alt_release_fd (index);  
 8007de0:	e13ff817 	ldw	r4,-32(fp)
 8007de4:	8007e840 	call	8007e84 <alt_release_fd>
    ALT_ERRNO = -status;
 8007de8:	8007e240 	call	8007e24 <alt_get_errno>
 8007dec:	e0fff717 	ldw	r3,-36(fp)
 8007df0:	00c7c83a 	sub	r3,zero,r3
 8007df4:	10c00015 	stw	r3,0(r2)
    return -1;
 8007df8:	00bfffc4 	movi	r2,-1
 8007dfc:	e0bffe15 	stw	r2,-8(fp)
 8007e00:	00000206 	br	8007e0c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 8007e04:	e0bff817 	ldw	r2,-32(fp)
 8007e08:	e0bffe15 	stw	r2,-8(fp)
 8007e0c:	e0bffe17 	ldw	r2,-8(fp)
}
 8007e10:	e037883a 	mov	sp,fp
 8007e14:	dfc00117 	ldw	ra,4(sp)
 8007e18:	df000017 	ldw	fp,0(sp)
 8007e1c:	dec00204 	addi	sp,sp,8
 8007e20:	f800283a 	ret

08007e24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8007e24:	defffd04 	addi	sp,sp,-12
 8007e28:	dfc00215 	stw	ra,8(sp)
 8007e2c:	df000115 	stw	fp,4(sp)
 8007e30:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8007e34:	00820074 	movhi	r2,2049
 8007e38:	10a8b704 	addi	r2,r2,-23844
 8007e3c:	10800017 	ldw	r2,0(r2)
 8007e40:	1005003a 	cmpeq	r2,r2,zero
 8007e44:	1000061e 	bne	r2,zero,8007e60 <alt_get_errno+0x3c>
 8007e48:	00820074 	movhi	r2,2049
 8007e4c:	10a8b704 	addi	r2,r2,-23844
 8007e50:	10800017 	ldw	r2,0(r2)
 8007e54:	103ee83a 	callr	r2
 8007e58:	e0bfff15 	stw	r2,-4(fp)
 8007e5c:	00000306 	br	8007e6c <alt_get_errno+0x48>
 8007e60:	00820074 	movhi	r2,2049
 8007e64:	10aeaf04 	addi	r2,r2,-17732
 8007e68:	e0bfff15 	stw	r2,-4(fp)
 8007e6c:	e0bfff17 	ldw	r2,-4(fp)
}
 8007e70:	e037883a 	mov	sp,fp
 8007e74:	dfc00117 	ldw	ra,4(sp)
 8007e78:	df000017 	ldw	fp,0(sp)
 8007e7c:	dec00204 	addi	sp,sp,8
 8007e80:	f800283a 	ret

08007e84 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 8007e84:	defffe04 	addi	sp,sp,-8
 8007e88:	df000115 	stw	fp,4(sp)
 8007e8c:	df000104 	addi	fp,sp,4
 8007e90:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 8007e94:	e0bfff17 	ldw	r2,-4(fp)
 8007e98:	108000d0 	cmplti	r2,r2,3
 8007e9c:	10000d1e 	bne	r2,zero,8007ed4 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 8007ea0:	e0bfff17 	ldw	r2,-4(fp)
 8007ea4:	00c20074 	movhi	r3,2049
 8007ea8:	18e84804 	addi	r3,r3,-24288
 8007eac:	10800324 	muli	r2,r2,12
 8007eb0:	10c5883a 	add	r2,r2,r3
 8007eb4:	10800204 	addi	r2,r2,8
 8007eb8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 8007ebc:	e0bfff17 	ldw	r2,-4(fp)
 8007ec0:	00c20074 	movhi	r3,2049
 8007ec4:	18e84804 	addi	r3,r3,-24288
 8007ec8:	10800324 	muli	r2,r2,12
 8007ecc:	10c5883a 	add	r2,r2,r3
 8007ed0:	10000015 	stw	zero,0(r2)
  }
}
 8007ed4:	e037883a 	mov	sp,fp
 8007ed8:	df000017 	ldw	fp,0(sp)
 8007edc:	dec00104 	addi	sp,sp,4
 8007ee0:	f800283a 	ret

08007ee4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 8007ee4:	defffa04 	addi	sp,sp,-24
 8007ee8:	df000515 	stw	fp,20(sp)
 8007eec:	df000504 	addi	fp,sp,20
 8007ef0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8007ef4:	0005303a 	rdctl	r2,status
 8007ef8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8007efc:	e0fffd17 	ldw	r3,-12(fp)
 8007f00:	00bfff84 	movi	r2,-2
 8007f04:	1884703a 	and	r2,r3,r2
 8007f08:	1001703a 	wrctl	status,r2
  
  return context;
 8007f0c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 8007f10:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 8007f14:	e0bfff17 	ldw	r2,-4(fp)
 8007f18:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 8007f1c:	e0bffc17 	ldw	r2,-16(fp)
 8007f20:	10c00017 	ldw	r3,0(r2)
 8007f24:	e0bffc17 	ldw	r2,-16(fp)
 8007f28:	10800117 	ldw	r2,4(r2)
 8007f2c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 8007f30:	e0bffc17 	ldw	r2,-16(fp)
 8007f34:	10c00117 	ldw	r3,4(r2)
 8007f38:	e0bffc17 	ldw	r2,-16(fp)
 8007f3c:	10800017 	ldw	r2,0(r2)
 8007f40:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 8007f44:	e0fffc17 	ldw	r3,-16(fp)
 8007f48:	e0bffc17 	ldw	r2,-16(fp)
 8007f4c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 8007f50:	e0fffc17 	ldw	r3,-16(fp)
 8007f54:	e0bffc17 	ldw	r2,-16(fp)
 8007f58:	18800015 	stw	r2,0(r3)
 8007f5c:	e0bffe17 	ldw	r2,-8(fp)
 8007f60:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8007f64:	e0bffb17 	ldw	r2,-20(fp)
 8007f68:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 8007f6c:	e037883a 	mov	sp,fp
 8007f70:	df000017 	ldw	fp,0(sp)
 8007f74:	dec00104 	addi	sp,sp,4
 8007f78:	f800283a 	ret

08007f7c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 8007f7c:	defffb04 	addi	sp,sp,-20
 8007f80:	dfc00415 	stw	ra,16(sp)
 8007f84:	df000315 	stw	fp,12(sp)
 8007f88:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 8007f8c:	d0a01117 	ldw	r2,-32700(gp)
 8007f90:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 8007f94:	d0a60617 	ldw	r2,-26600(gp)
 8007f98:	10800044 	addi	r2,r2,1
 8007f9c:	d0a60615 	stw	r2,-26600(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 8007fa0:	00003106 	br	8008068 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 8007fa4:	e0bffe17 	ldw	r2,-8(fp)
 8007fa8:	10800017 	ldw	r2,0(r2)
 8007fac:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 8007fb0:	e0bffe17 	ldw	r2,-8(fp)
 8007fb4:	10800403 	ldbu	r2,16(r2)
 8007fb8:	10803fcc 	andi	r2,r2,255
 8007fbc:	1005003a 	cmpeq	r2,r2,zero
 8007fc0:	1000051e 	bne	r2,zero,8007fd8 <alt_tick+0x5c>
 8007fc4:	d0a60617 	ldw	r2,-26600(gp)
 8007fc8:	1004c03a 	cmpne	r2,r2,zero
 8007fcc:	1000021e 	bne	r2,zero,8007fd8 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 8007fd0:	e0bffe17 	ldw	r2,-8(fp)
 8007fd4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 8007fd8:	e0bffe17 	ldw	r2,-8(fp)
 8007fdc:	10c00217 	ldw	r3,8(r2)
 8007fe0:	d0a60617 	ldw	r2,-26600(gp)
 8007fe4:	10c01e36 	bltu	r2,r3,8008060 <alt_tick+0xe4>
 8007fe8:	e0bffe17 	ldw	r2,-8(fp)
 8007fec:	10800403 	ldbu	r2,16(r2)
 8007ff0:	10803fcc 	andi	r2,r2,255
 8007ff4:	1004c03a 	cmpne	r2,r2,zero
 8007ff8:	1000191e 	bne	r2,zero,8008060 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 8007ffc:	e0bffe17 	ldw	r2,-8(fp)
 8008000:	10c00317 	ldw	r3,12(r2)
 8008004:	e0bffe17 	ldw	r2,-8(fp)
 8008008:	11000517 	ldw	r4,20(r2)
 800800c:	183ee83a 	callr	r3
 8008010:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 8008014:	e0bffd17 	ldw	r2,-12(fp)
 8008018:	1004c03a 	cmpne	r2,r2,zero
 800801c:	1000031e 	bne	r2,zero,800802c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 8008020:	e13ffe17 	ldw	r4,-8(fp)
 8008024:	8007ee40 	call	8007ee4 <alt_alarm_stop>
 8008028:	00000d06 	br	8008060 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 800802c:	e0bffe17 	ldw	r2,-8(fp)
 8008030:	10c00217 	ldw	r3,8(r2)
 8008034:	e0bffd17 	ldw	r2,-12(fp)
 8008038:	1887883a 	add	r3,r3,r2
 800803c:	e0bffe17 	ldw	r2,-8(fp)
 8008040:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 8008044:	e0bffe17 	ldw	r2,-8(fp)
 8008048:	10c00217 	ldw	r3,8(r2)
 800804c:	d0a60617 	ldw	r2,-26600(gp)
 8008050:	1880032e 	bgeu	r3,r2,8008060 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 8008054:	e0fffe17 	ldw	r3,-8(fp)
 8008058:	00800044 	movi	r2,1
 800805c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 8008060:	e0bfff17 	ldw	r2,-4(fp)
 8008064:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 8008068:	d0e01104 	addi	r3,gp,-32700
 800806c:	e0bffe17 	ldw	r2,-8(fp)
 8008070:	10ffcc1e 	bne	r2,r3,8007fa4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 8008074:	e037883a 	mov	sp,fp
 8008078:	dfc00117 	ldw	ra,4(sp)
 800807c:	df000017 	ldw	fp,0(sp)
 8008080:	dec00204 	addi	sp,sp,8
 8008084:	f800283a 	ret

08008088 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
 8008088:	deffff04 	addi	sp,sp,-4
 800808c:	df000015 	stw	fp,0(sp)
 8008090:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 8008094:	000170fa 	wrctl	ienable,zero
}
 8008098:	e037883a 	mov	sp,fp
 800809c:	df000017 	ldw	fp,0(sp)
 80080a0:	dec00104 	addi	sp,sp,4
 80080a4:	f800283a 	ret

080080a8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 80080a8:	defffa04 	addi	sp,sp,-24
 80080ac:	dfc00515 	stw	ra,20(sp)
 80080b0:	df000415 	stw	fp,16(sp)
 80080b4:	df000404 	addi	fp,sp,16
 80080b8:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 80080bc:	00820074 	movhi	r2,2049
 80080c0:	10a8b204 	addi	r2,r2,-23864
 80080c4:	10800017 	ldw	r2,0(r2)
 80080c8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 80080cc:	00003306 	br	800819c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 80080d0:	e0bffd17 	ldw	r2,-12(fp)
 80080d4:	11000217 	ldw	r4,8(r2)
 80080d8:	80084700 	call	8008470 <strlen>
 80080dc:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 80080e0:	e0bffd17 	ldw	r2,-12(fp)
 80080e4:	10c00217 	ldw	r3,8(r2)
 80080e8:	e0bffc17 	ldw	r2,-16(fp)
 80080ec:	1885883a 	add	r2,r3,r2
 80080f0:	10bfffc4 	addi	r2,r2,-1
 80080f4:	10800003 	ldbu	r2,0(r2)
 80080f8:	10803fcc 	andi	r2,r2,255
 80080fc:	1080201c 	xori	r2,r2,128
 8008100:	10bfe004 	addi	r2,r2,-128
 8008104:	10800bd8 	cmpnei	r2,r2,47
 8008108:	1000031e 	bne	r2,zero,8008118 <alt_find_file+0x70>
    {
      len -= 1;
 800810c:	e0bffc17 	ldw	r2,-16(fp)
 8008110:	10bfffc4 	addi	r2,r2,-1
 8008114:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 8008118:	e0bffc17 	ldw	r2,-16(fp)
 800811c:	1007883a 	mov	r3,r2
 8008120:	e0bffe17 	ldw	r2,-8(fp)
 8008124:	1885883a 	add	r2,r3,r2
 8008128:	10800003 	ldbu	r2,0(r2)
 800812c:	10803fcc 	andi	r2,r2,255
 8008130:	1080201c 	xori	r2,r2,128
 8008134:	10bfe004 	addi	r2,r2,-128
 8008138:	10800be0 	cmpeqi	r2,r2,47
 800813c:	10000a1e 	bne	r2,zero,8008168 <alt_find_file+0xc0>
 8008140:	e0bffc17 	ldw	r2,-16(fp)
 8008144:	1007883a 	mov	r3,r2
 8008148:	e0bffe17 	ldw	r2,-8(fp)
 800814c:	1885883a 	add	r2,r3,r2
 8008150:	10800003 	ldbu	r2,0(r2)
 8008154:	10803fcc 	andi	r2,r2,255
 8008158:	1080201c 	xori	r2,r2,128
 800815c:	10bfe004 	addi	r2,r2,-128
 8008160:	1004c03a 	cmpne	r2,r2,zero
 8008164:	10000a1e 	bne	r2,zero,8008190 <alt_find_file+0xe8>
 8008168:	e0bffd17 	ldw	r2,-12(fp)
 800816c:	11000217 	ldw	r4,8(r2)
 8008170:	e1bffc17 	ldw	r6,-16(fp)
 8008174:	e17ffe17 	ldw	r5,-8(fp)
 8008178:	800835c0 	call	800835c <memcmp>
 800817c:	1004c03a 	cmpne	r2,r2,zero
 8008180:	1000031e 	bne	r2,zero,8008190 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 8008184:	e0bffd17 	ldw	r2,-12(fp)
 8008188:	e0bfff15 	stw	r2,-4(fp)
 800818c:	00000806 	br	80081b0 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 8008190:	e0bffd17 	ldw	r2,-12(fp)
 8008194:	10800017 	ldw	r2,0(r2)
 8008198:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 800819c:	00c20074 	movhi	r3,2049
 80081a0:	18e8b204 	addi	r3,r3,-23864
 80081a4:	e0bffd17 	ldw	r2,-12(fp)
 80081a8:	10ffc91e 	bne	r2,r3,80080d0 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 80081ac:	e03fff15 	stw	zero,-4(fp)
 80081b0:	e0bfff17 	ldw	r2,-4(fp)
}
 80081b4:	e037883a 	mov	sp,fp
 80081b8:	dfc00117 	ldw	ra,4(sp)
 80081bc:	df000017 	ldw	fp,0(sp)
 80081c0:	dec00204 	addi	sp,sp,8
 80081c4:	f800283a 	ret

080081c8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 80081c8:	defffc04 	addi	sp,sp,-16
 80081cc:	df000315 	stw	fp,12(sp)
 80081d0:	df000304 	addi	fp,sp,12
 80081d4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 80081d8:	00bffa04 	movi	r2,-24
 80081dc:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 80081e0:	e03ffe15 	stw	zero,-8(fp)
 80081e4:	00001e06 	br	8008260 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 80081e8:	e0bffe17 	ldw	r2,-8(fp)
 80081ec:	00c20074 	movhi	r3,2049
 80081f0:	18e84804 	addi	r3,r3,-24288
 80081f4:	10800324 	muli	r2,r2,12
 80081f8:	10c5883a 	add	r2,r2,r3
 80081fc:	10800017 	ldw	r2,0(r2)
 8008200:	1004c03a 	cmpne	r2,r2,zero
 8008204:	1000131e 	bne	r2,zero,8008254 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 8008208:	e0bffe17 	ldw	r2,-8(fp)
 800820c:	00c20074 	movhi	r3,2049
 8008210:	18e84804 	addi	r3,r3,-24288
 8008214:	10800324 	muli	r2,r2,12
 8008218:	10c7883a 	add	r3,r2,r3
 800821c:	e0bfff17 	ldw	r2,-4(fp)
 8008220:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 8008224:	00820074 	movhi	r2,2049
 8008228:	10a8b604 	addi	r2,r2,-23848
 800822c:	10c00017 	ldw	r3,0(r2)
 8008230:	e0bffe17 	ldw	r2,-8(fp)
 8008234:	1880040e 	bge	r3,r2,8008248 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 8008238:	00c20074 	movhi	r3,2049
 800823c:	18e8b604 	addi	r3,r3,-23848
 8008240:	e0bffe17 	ldw	r2,-8(fp)
 8008244:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 8008248:	e0bffe17 	ldw	r2,-8(fp)
 800824c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 8008250:	00000606 	br	800826c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 8008254:	e0bffe17 	ldw	r2,-8(fp)
 8008258:	10800044 	addi	r2,r2,1
 800825c:	e0bffe15 	stw	r2,-8(fp)
 8008260:	e0bffe17 	ldw	r2,-8(fp)
 8008264:	10800810 	cmplti	r2,r2,32
 8008268:	103fdf1e 	bne	r2,zero,80081e8 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 800826c:	e0bffd17 	ldw	r2,-12(fp)
}
 8008270:	e037883a 	mov	sp,fp
 8008274:	df000017 	ldw	fp,0(sp)
 8008278:	dec00104 	addi	sp,sp,4
 800827c:	f800283a 	ret

08008280 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 8008280:	defffb04 	addi	sp,sp,-20
 8008284:	df000415 	stw	fp,16(sp)
 8008288:	df000404 	addi	fp,sp,16
 800828c:	e13ffe15 	stw	r4,-8(fp)
 8008290:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 8008294:	e0bfff17 	ldw	r2,-4(fp)
 8008298:	10840070 	cmpltui	r2,r2,4097
 800829c:	1000021e 	bne	r2,zero,80082a8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 80082a0:	00840004 	movi	r2,4096
 80082a4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 80082a8:	e0fffe17 	ldw	r3,-8(fp)
 80082ac:	e0bfff17 	ldw	r2,-4(fp)
 80082b0:	1885883a 	add	r2,r3,r2
 80082b4:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 80082b8:	e0bffe17 	ldw	r2,-8(fp)
 80082bc:	e0bffd15 	stw	r2,-12(fp)
 80082c0:	00000506 	br	80082d8 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 80082c4:	e0bffd17 	ldw	r2,-12(fp)
 80082c8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 80082cc:	e0bffd17 	ldw	r2,-12(fp)
 80082d0:	10800804 	addi	r2,r2,32
 80082d4:	e0bffd15 	stw	r2,-12(fp)
 80082d8:	e0fffd17 	ldw	r3,-12(fp)
 80082dc:	e0bffc17 	ldw	r2,-16(fp)
 80082e0:	18bff836 	bltu	r3,r2,80082c4 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 80082e4:	e0bffe17 	ldw	r2,-8(fp)
 80082e8:	108007cc 	andi	r2,r2,31
 80082ec:	1005003a 	cmpeq	r2,r2,zero
 80082f0:	1000021e 	bne	r2,zero,80082fc <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 80082f4:	e0bffd17 	ldw	r2,-12(fp)
 80082f8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 80082fc:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 8008300:	e037883a 	mov	sp,fp
 8008304:	df000017 	ldw	fp,0(sp)
 8008308:	dec00104 	addi	sp,sp,4
 800830c:	f800283a 	ret

08008310 <atexit>:
 8008310:	200b883a 	mov	r5,r4
 8008314:	000d883a 	mov	r6,zero
 8008318:	0009883a 	mov	r4,zero
 800831c:	000f883a 	mov	r7,zero
 8008320:	80084e41 	jmpi	80084e4 <__register_exitproc>

08008324 <exit>:
 8008324:	defffe04 	addi	sp,sp,-8
 8008328:	000b883a 	mov	r5,zero
 800832c:	dc000015 	stw	r16,0(sp)
 8008330:	dfc00115 	stw	ra,4(sp)
 8008334:	2021883a 	mov	r16,r4
 8008338:	800861c0 	call	800861c <__call_exitprocs>
 800833c:	00820074 	movhi	r2,2049
 8008340:	10a8ad04 	addi	r2,r2,-23884
 8008344:	11000017 	ldw	r4,0(r2)
 8008348:	20800f17 	ldw	r2,60(r4)
 800834c:	10000126 	beq	r2,zero,8008354 <exit+0x30>
 8008350:	103ee83a 	callr	r2
 8008354:	8009883a 	mov	r4,r16
 8008358:	800880c0 	call	800880c <_exit>

0800835c <memcmp>:
 800835c:	00c000c4 	movi	r3,3
 8008360:	1980032e 	bgeu	r3,r6,8008370 <memcmp+0x14>
 8008364:	2144b03a 	or	r2,r4,r5
 8008368:	10c4703a 	and	r2,r2,r3
 800836c:	10000f26 	beq	r2,zero,80083ac <memcmp+0x50>
 8008370:	31ffffc4 	addi	r7,r6,-1
 8008374:	3000061e 	bne	r6,zero,8008390 <memcmp+0x34>
 8008378:	00000a06 	br	80083a4 <memcmp+0x48>
 800837c:	39ffffc4 	addi	r7,r7,-1
 8008380:	00bfffc4 	movi	r2,-1
 8008384:	21000044 	addi	r4,r4,1
 8008388:	29400044 	addi	r5,r5,1
 800838c:	38800526 	beq	r7,r2,80083a4 <memcmp+0x48>
 8008390:	20c00003 	ldbu	r3,0(r4)
 8008394:	28800003 	ldbu	r2,0(r5)
 8008398:	18bff826 	beq	r3,r2,800837c <memcmp+0x20>
 800839c:	1885c83a 	sub	r2,r3,r2
 80083a0:	f800283a 	ret
 80083a4:	0005883a 	mov	r2,zero
 80083a8:	f800283a 	ret
 80083ac:	180f883a 	mov	r7,r3
 80083b0:	20c00017 	ldw	r3,0(r4)
 80083b4:	28800017 	ldw	r2,0(r5)
 80083b8:	18bfed1e 	bne	r3,r2,8008370 <memcmp+0x14>
 80083bc:	31bfff04 	addi	r6,r6,-4
 80083c0:	21000104 	addi	r4,r4,4
 80083c4:	29400104 	addi	r5,r5,4
 80083c8:	39bff936 	bltu	r7,r6,80083b0 <memcmp+0x54>
 80083cc:	003fe806 	br	8008370 <memcmp+0x14>

080083d0 <memcpy>:
 80083d0:	01c003c4 	movi	r7,15
 80083d4:	2007883a 	mov	r3,r4
 80083d8:	3980032e 	bgeu	r7,r6,80083e8 <memcpy+0x18>
 80083dc:	2904b03a 	or	r2,r5,r4
 80083e0:	108000cc 	andi	r2,r2,3
 80083e4:	10000926 	beq	r2,zero,800840c <memcpy+0x3c>
 80083e8:	30000626 	beq	r6,zero,8008404 <memcpy+0x34>
 80083ec:	30cd883a 	add	r6,r6,r3
 80083f0:	28800003 	ldbu	r2,0(r5)
 80083f4:	29400044 	addi	r5,r5,1
 80083f8:	18800005 	stb	r2,0(r3)
 80083fc:	18c00044 	addi	r3,r3,1
 8008400:	30fffb1e 	bne	r6,r3,80083f0 <memcpy+0x20>
 8008404:	2005883a 	mov	r2,r4
 8008408:	f800283a 	ret
 800840c:	3811883a 	mov	r8,r7
 8008410:	200f883a 	mov	r7,r4
 8008414:	28c00017 	ldw	r3,0(r5)
 8008418:	31bffc04 	addi	r6,r6,-16
 800841c:	38c00015 	stw	r3,0(r7)
 8008420:	28800117 	ldw	r2,4(r5)
 8008424:	38800115 	stw	r2,4(r7)
 8008428:	28c00217 	ldw	r3,8(r5)
 800842c:	38c00215 	stw	r3,8(r7)
 8008430:	28800317 	ldw	r2,12(r5)
 8008434:	29400404 	addi	r5,r5,16
 8008438:	38800315 	stw	r2,12(r7)
 800843c:	39c00404 	addi	r7,r7,16
 8008440:	41bff436 	bltu	r8,r6,8008414 <memcpy+0x44>
 8008444:	008000c4 	movi	r2,3
 8008448:	1180072e 	bgeu	r2,r6,8008468 <memcpy+0x98>
 800844c:	1007883a 	mov	r3,r2
 8008450:	28800017 	ldw	r2,0(r5)
 8008454:	31bfff04 	addi	r6,r6,-4
 8008458:	29400104 	addi	r5,r5,4
 800845c:	38800015 	stw	r2,0(r7)
 8008460:	39c00104 	addi	r7,r7,4
 8008464:	19bffa36 	bltu	r3,r6,8008450 <memcpy+0x80>
 8008468:	3807883a 	mov	r3,r7
 800846c:	003fde06 	br	80083e8 <memcpy+0x18>

08008470 <strlen>:
 8008470:	208000cc 	andi	r2,r4,3
 8008474:	2011883a 	mov	r8,r4
 8008478:	1000161e 	bne	r2,zero,80084d4 <strlen+0x64>
 800847c:	20c00017 	ldw	r3,0(r4)
 8008480:	017fbff4 	movhi	r5,65279
 8008484:	297fbfc4 	addi	r5,r5,-257
 8008488:	01e02074 	movhi	r7,32897
 800848c:	39e02004 	addi	r7,r7,-32640
 8008490:	1945883a 	add	r2,r3,r5
 8008494:	11c4703a 	and	r2,r2,r7
 8008498:	00c6303a 	nor	r3,zero,r3
 800849c:	1886703a 	and	r3,r3,r2
 80084a0:	18000c1e 	bne	r3,zero,80084d4 <strlen+0x64>
 80084a4:	280d883a 	mov	r6,r5
 80084a8:	380b883a 	mov	r5,r7
 80084ac:	21000104 	addi	r4,r4,4
 80084b0:	20800017 	ldw	r2,0(r4)
 80084b4:	1187883a 	add	r3,r2,r6
 80084b8:	1946703a 	and	r3,r3,r5
 80084bc:	0084303a 	nor	r2,zero,r2
 80084c0:	10c4703a 	and	r2,r2,r3
 80084c4:	103ff926 	beq	r2,zero,80084ac <strlen+0x3c>
 80084c8:	20800007 	ldb	r2,0(r4)
 80084cc:	10000326 	beq	r2,zero,80084dc <strlen+0x6c>
 80084d0:	21000044 	addi	r4,r4,1
 80084d4:	20800007 	ldb	r2,0(r4)
 80084d8:	103ffd1e 	bne	r2,zero,80084d0 <strlen+0x60>
 80084dc:	2205c83a 	sub	r2,r4,r8
 80084e0:	f800283a 	ret

080084e4 <__register_exitproc>:
 80084e4:	defffa04 	addi	sp,sp,-24
 80084e8:	00820074 	movhi	r2,2049
 80084ec:	10a8ad04 	addi	r2,r2,-23884
 80084f0:	dc000015 	stw	r16,0(sp)
 80084f4:	14000017 	ldw	r16,0(r2)
 80084f8:	dd000415 	stw	r20,16(sp)
 80084fc:	2829883a 	mov	r20,r5
 8008500:	81405217 	ldw	r5,328(r16)
 8008504:	dcc00315 	stw	r19,12(sp)
 8008508:	dc800215 	stw	r18,8(sp)
 800850c:	dc400115 	stw	r17,4(sp)
 8008510:	dfc00515 	stw	ra,20(sp)
 8008514:	2023883a 	mov	r17,r4
 8008518:	3027883a 	mov	r19,r6
 800851c:	3825883a 	mov	r18,r7
 8008520:	28002526 	beq	r5,zero,80085b8 <__register_exitproc+0xd4>
 8008524:	29000117 	ldw	r4,4(r5)
 8008528:	008007c4 	movi	r2,31
 800852c:	11002716 	blt	r2,r4,80085cc <__register_exitproc+0xe8>
 8008530:	8800101e 	bne	r17,zero,8008574 <__register_exitproc+0x90>
 8008534:	2105883a 	add	r2,r4,r4
 8008538:	1085883a 	add	r2,r2,r2
 800853c:	20c00044 	addi	r3,r4,1
 8008540:	1145883a 	add	r2,r2,r5
 8008544:	0009883a 	mov	r4,zero
 8008548:	15000215 	stw	r20,8(r2)
 800854c:	28c00115 	stw	r3,4(r5)
 8008550:	2005883a 	mov	r2,r4
 8008554:	dfc00517 	ldw	ra,20(sp)
 8008558:	dd000417 	ldw	r20,16(sp)
 800855c:	dcc00317 	ldw	r19,12(sp)
 8008560:	dc800217 	ldw	r18,8(sp)
 8008564:	dc400117 	ldw	r17,4(sp)
 8008568:	dc000017 	ldw	r16,0(sp)
 800856c:	dec00604 	addi	sp,sp,24
 8008570:	f800283a 	ret
 8008574:	29802204 	addi	r6,r5,136
 8008578:	00800044 	movi	r2,1
 800857c:	110e983a 	sll	r7,r2,r4
 8008580:	30c04017 	ldw	r3,256(r6)
 8008584:	2105883a 	add	r2,r4,r4
 8008588:	1085883a 	add	r2,r2,r2
 800858c:	1185883a 	add	r2,r2,r6
 8008590:	19c6b03a 	or	r3,r3,r7
 8008594:	14802015 	stw	r18,128(r2)
 8008598:	14c00015 	stw	r19,0(r2)
 800859c:	00800084 	movi	r2,2
 80085a0:	30c04015 	stw	r3,256(r6)
 80085a4:	88bfe31e 	bne	r17,r2,8008534 <__register_exitproc+0x50>
 80085a8:	30804117 	ldw	r2,260(r6)
 80085ac:	11c4b03a 	or	r2,r2,r7
 80085b0:	30804115 	stw	r2,260(r6)
 80085b4:	003fdf06 	br	8008534 <__register_exitproc+0x50>
 80085b8:	00820074 	movhi	r2,2049
 80085bc:	10aef004 	addi	r2,r2,-17472
 80085c0:	100b883a 	mov	r5,r2
 80085c4:	80805215 	stw	r2,328(r16)
 80085c8:	003fd606 	br	8008524 <__register_exitproc+0x40>
 80085cc:	00800034 	movhi	r2,0
 80085d0:	10800004 	addi	r2,r2,0
 80085d4:	1000021e 	bne	r2,zero,80085e0 <__register_exitproc+0xfc>
 80085d8:	013fffc4 	movi	r4,-1
 80085dc:	003fdc06 	br	8008550 <__register_exitproc+0x6c>
 80085e0:	01006404 	movi	r4,400
 80085e4:	103ee83a 	callr	r2
 80085e8:	1007883a 	mov	r3,r2
 80085ec:	103ffa26 	beq	r2,zero,80085d8 <__register_exitproc+0xf4>
 80085f0:	80805217 	ldw	r2,328(r16)
 80085f4:	180b883a 	mov	r5,r3
 80085f8:	18000115 	stw	zero,4(r3)
 80085fc:	18800015 	stw	r2,0(r3)
 8008600:	80c05215 	stw	r3,328(r16)
 8008604:	18006215 	stw	zero,392(r3)
 8008608:	18006315 	stw	zero,396(r3)
 800860c:	0009883a 	mov	r4,zero
 8008610:	883fc826 	beq	r17,zero,8008534 <__register_exitproc+0x50>
 8008614:	003fd706 	br	8008574 <__register_exitproc+0x90>

08008618 <register_fini>:
 8008618:	f800283a 	ret

0800861c <__call_exitprocs>:
 800861c:	00820074 	movhi	r2,2049
 8008620:	10a8ad04 	addi	r2,r2,-23884
 8008624:	10800017 	ldw	r2,0(r2)
 8008628:	defff304 	addi	sp,sp,-52
 800862c:	df000b15 	stw	fp,44(sp)
 8008630:	d8800115 	stw	r2,4(sp)
 8008634:	00800034 	movhi	r2,0
 8008638:	10800004 	addi	r2,r2,0
 800863c:	1005003a 	cmpeq	r2,r2,zero
 8008640:	d8800215 	stw	r2,8(sp)
 8008644:	d8800117 	ldw	r2,4(sp)
 8008648:	dd400815 	stw	r21,32(sp)
 800864c:	dd000715 	stw	r20,28(sp)
 8008650:	10805204 	addi	r2,r2,328
 8008654:	dfc00c15 	stw	ra,48(sp)
 8008658:	ddc00a15 	stw	r23,40(sp)
 800865c:	dd800915 	stw	r22,36(sp)
 8008660:	dcc00615 	stw	r19,24(sp)
 8008664:	dc800515 	stw	r18,20(sp)
 8008668:	dc400415 	stw	r17,16(sp)
 800866c:	dc000315 	stw	r16,12(sp)
 8008670:	282b883a 	mov	r21,r5
 8008674:	2039883a 	mov	fp,r4
 8008678:	d8800015 	stw	r2,0(sp)
 800867c:	2829003a 	cmpeq	r20,r5,zero
 8008680:	d8800117 	ldw	r2,4(sp)
 8008684:	14405217 	ldw	r17,328(r2)
 8008688:	88001026 	beq	r17,zero,80086cc <__call_exitprocs+0xb0>
 800868c:	ddc00017 	ldw	r23,0(sp)
 8008690:	88800117 	ldw	r2,4(r17)
 8008694:	8c802204 	addi	r18,r17,136
 8008698:	143fffc4 	addi	r16,r2,-1
 800869c:	80000916 	blt	r16,zero,80086c4 <__call_exitprocs+0xa8>
 80086a0:	05bfffc4 	movi	r22,-1
 80086a4:	a000151e 	bne	r20,zero,80086fc <__call_exitprocs+0xe0>
 80086a8:	8409883a 	add	r4,r16,r16
 80086ac:	2105883a 	add	r2,r4,r4
 80086b0:	1485883a 	add	r2,r2,r18
 80086b4:	10c02017 	ldw	r3,128(r2)
 80086b8:	a8c01126 	beq	r21,r3,8008700 <__call_exitprocs+0xe4>
 80086bc:	843fffc4 	addi	r16,r16,-1
 80086c0:	85bff81e 	bne	r16,r22,80086a4 <__call_exitprocs+0x88>
 80086c4:	d8800217 	ldw	r2,8(sp)
 80086c8:	10003126 	beq	r2,zero,8008790 <__call_exitprocs+0x174>
 80086cc:	dfc00c17 	ldw	ra,48(sp)
 80086d0:	df000b17 	ldw	fp,44(sp)
 80086d4:	ddc00a17 	ldw	r23,40(sp)
 80086d8:	dd800917 	ldw	r22,36(sp)
 80086dc:	dd400817 	ldw	r21,32(sp)
 80086e0:	dd000717 	ldw	r20,28(sp)
 80086e4:	dcc00617 	ldw	r19,24(sp)
 80086e8:	dc800517 	ldw	r18,20(sp)
 80086ec:	dc400417 	ldw	r17,16(sp)
 80086f0:	dc000317 	ldw	r16,12(sp)
 80086f4:	dec00d04 	addi	sp,sp,52
 80086f8:	f800283a 	ret
 80086fc:	8409883a 	add	r4,r16,r16
 8008700:	88c00117 	ldw	r3,4(r17)
 8008704:	2105883a 	add	r2,r4,r4
 8008708:	1445883a 	add	r2,r2,r17
 800870c:	18ffffc4 	addi	r3,r3,-1
 8008710:	11800217 	ldw	r6,8(r2)
 8008714:	1c001526 	beq	r3,r16,800876c <__call_exitprocs+0x150>
 8008718:	10000215 	stw	zero,8(r2)
 800871c:	303fe726 	beq	r6,zero,80086bc <__call_exitprocs+0xa0>
 8008720:	00c00044 	movi	r3,1
 8008724:	1c06983a 	sll	r3,r3,r16
 8008728:	90804017 	ldw	r2,256(r18)
 800872c:	8cc00117 	ldw	r19,4(r17)
 8008730:	1884703a 	and	r2,r3,r2
 8008734:	10001426 	beq	r2,zero,8008788 <__call_exitprocs+0x16c>
 8008738:	90804117 	ldw	r2,260(r18)
 800873c:	1884703a 	and	r2,r3,r2
 8008740:	10000c1e 	bne	r2,zero,8008774 <__call_exitprocs+0x158>
 8008744:	2105883a 	add	r2,r4,r4
 8008748:	1485883a 	add	r2,r2,r18
 800874c:	11400017 	ldw	r5,0(r2)
 8008750:	e009883a 	mov	r4,fp
 8008754:	303ee83a 	callr	r6
 8008758:	88800117 	ldw	r2,4(r17)
 800875c:	98bfc81e 	bne	r19,r2,8008680 <__call_exitprocs+0x64>
 8008760:	b8800017 	ldw	r2,0(r23)
 8008764:	147fd526 	beq	r2,r17,80086bc <__call_exitprocs+0xa0>
 8008768:	003fc506 	br	8008680 <__call_exitprocs+0x64>
 800876c:	8c000115 	stw	r16,4(r17)
 8008770:	003fea06 	br	800871c <__call_exitprocs+0x100>
 8008774:	2105883a 	add	r2,r4,r4
 8008778:	1485883a 	add	r2,r2,r18
 800877c:	11000017 	ldw	r4,0(r2)
 8008780:	303ee83a 	callr	r6
 8008784:	003ff406 	br	8008758 <__call_exitprocs+0x13c>
 8008788:	303ee83a 	callr	r6
 800878c:	003ff206 	br	8008758 <__call_exitprocs+0x13c>
 8008790:	88800117 	ldw	r2,4(r17)
 8008794:	1000081e 	bne	r2,zero,80087b8 <__call_exitprocs+0x19c>
 8008798:	89000017 	ldw	r4,0(r17)
 800879c:	20000726 	beq	r4,zero,80087bc <__call_exitprocs+0x1a0>
 80087a0:	b9000015 	stw	r4,0(r23)
 80087a4:	8809883a 	mov	r4,r17
 80087a8:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x3000>
 80087ac:	bc400017 	ldw	r17,0(r23)
 80087b0:	883fb71e 	bne	r17,zero,8008690 <__call_exitprocs+0x74>
 80087b4:	003fc506 	br	80086cc <__call_exitprocs+0xb0>
 80087b8:	89000017 	ldw	r4,0(r17)
 80087bc:	882f883a 	mov	r23,r17
 80087c0:	2023883a 	mov	r17,r4
 80087c4:	883fb21e 	bne	r17,zero,8008690 <__call_exitprocs+0x74>
 80087c8:	003fc006 	br	80086cc <__call_exitprocs+0xb0>

080087cc <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 80087cc:	defffd04 	addi	sp,sp,-12
 80087d0:	df000215 	stw	fp,8(sp)
 80087d4:	df000204 	addi	fp,sp,8
 80087d8:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 80087dc:	e0bfff17 	ldw	r2,-4(fp)
 80087e0:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 80087e4:	e0bffe17 	ldw	r2,-8(fp)
 80087e8:	1005003a 	cmpeq	r2,r2,zero
 80087ec:	1000021e 	bne	r2,zero,80087f8 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 80087f0:	002af070 	cmpltui	zero,zero,43969
 80087f4:	00000106 	br	80087fc <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 80087f8:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 80087fc:	e037883a 	mov	sp,fp
 8008800:	df000017 	ldw	fp,0(sp)
 8008804:	dec00104 	addi	sp,sp,4
 8008808:	f800283a 	ret

0800880c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 800880c:	defffd04 	addi	sp,sp,-12
 8008810:	dfc00215 	stw	ra,8(sp)
 8008814:	df000115 	stw	fp,4(sp)
 8008818:	df000104 	addi	fp,sp,4
 800881c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 8008820:	e13fff17 	ldw	r4,-4(fp)
 8008824:	80087cc0 	call	80087cc <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 8008828:	003fff06 	br	8008828 <_exit+0x1c>
 800882c:	08008618 	cmpnei	zero,at,536
