//********************************************************************************************************************************
// Use this file to configure port mapping between the Tester peripherals, UUT peripherals and external interface of the Tester.
// This TEMPLATE file was auto-generated by the 'make tester-config' target (portmap_utils.py)
// Port map syntax:
//    <peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : External
//    <peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : <other_peripheral_corename>[<other_peripheral_instance_number>].<other_peripheral_signal_name>
// Example, to connect UART instance number 0 of UUT (IOBSOC) to UART instance number 1 of Tester:
//    UART[1].UART_txd : IOBSOC[0].UART0_rxd
//    UART[1].UART_rxd : IOBSOC[0].UART0_txd
//    UART[1].UART_rts : IOBSOC[0].UART0_cts
//    UART[1].UART_cts : IOBSOC[0].UART0_rts
// Example, to connect UART instance number 0 of Tester to a dedicated external interface of the Tester: 
//    UART[0].UART_rxd : External
//    UART[0].UART_txd : External
//    UART[0].UART_cts : External
//    UART[0].UART_rts : External
//********************************************************************************************************************************
// Auto-generated list of signals to be mapped (by default mapped to external interface):
UART[0].txd : External
UART[0].rxd : External
UART[0].cts : External
UART[0].rts : External
IOBNATIVEBRIDGEIF[0].valid_ext : External
IOBNATIVEBRIDGEIF[0].address_ext : External
IOBNATIVEBRIDGEIF[0].wdata_ext : External
IOBNATIVEBRIDGEIF[0].wstrb_ext : External
IOBNATIVEBRIDGEIF[0].rdata_ext : External
IOBNATIVEBRIDGEIF[0].ready_ext : External
IOBSOC[0].REGFILEIF0_ready_ext : External
IOBSOC[0].REGFILEIF0_rdata_ext : External
IOBSOC[0].REGFILEIF0_wstrb_ext : External
IOBSOC[0].REGFILEIF0_wdata_ext : External
IOBSOC[0].REGFILEIF0_address_ext : External
IOBSOC[0].REGFILEIF0_valid_ext : External
IOBSOC[0].UART0_rts : External
IOBSOC[0].UART0_cts : External
IOBSOC[0].UART0_rxd : External
IOBSOC[0].UART0_txd : External
IOBSOC[0].m_axi_awid : External
IOBSOC[0].m_axi_awaddr : External
IOBSOC[0].m_axi_awlen : External
IOBSOC[0].m_axi_awsize : External
IOBSOC[0].m_axi_awburst : External
IOBSOC[0].m_axi_awlock : External
IOBSOC[0].m_axi_awcache : External
IOBSOC[0].m_axi_awprot : External
IOBSOC[0].m_axi_awqos : External
IOBSOC[0].m_axi_awvalid : External
IOBSOC[0].m_axi_awready : External
IOBSOC[0].m_axi_wdata : External
IOBSOC[0].m_axi_wstrb : External
IOBSOC[0].m_axi_wlast : External
IOBSOC[0].m_axi_wvalid : External
IOBSOC[0].m_axi_wready : External
IOBSOC[0].m_axi_bid : External
IOBSOC[0].m_axi_bresp : External
IOBSOC[0].m_axi_bvalid : External
IOBSOC[0].m_axi_bready : External
IOBSOC[0].m_axi_arid : External
IOBSOC[0].m_axi_araddr : External
IOBSOC[0].m_axi_arlen : External
IOBSOC[0].m_axi_arsize : External
IOBSOC[0].m_axi_arburst : External
IOBSOC[0].m_axi_arlock : External
IOBSOC[0].m_axi_arcache : External
IOBSOC[0].m_axi_arprot : External
IOBSOC[0].m_axi_arqos : External
IOBSOC[0].m_axi_arvalid : External
IOBSOC[0].m_axi_arready : External
IOBSOC[0].m_axi_rid : External
IOBSOC[0].m_axi_rdata : External
IOBSOC[0].m_axi_rresp : External
IOBSOC[0].m_axi_rlast : External
IOBSOC[0].m_axi_rvalid : External
IOBSOC[0].m_axi_rready : External
