-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "01/28/2018 21:49:32"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	SANDBOX IS
    PORT (
	memclock : OUT std_logic;
	ClockIn : IN std_logic;
	DataIN : IN std_logic_vector(7 DOWNTO 0);
	PORT1IN : IN std_logic_vector(15 DOWNTO 0);
	Address : OUT std_logic_vector(15 DOWNTO 0);
	ALUO : OUT std_logic_vector(7 DOWNTO 0);
	DataOUT : OUT std_logic_vector(7 DOWNTO 0);
	PORT1OUT : OUT std_logic_vector(15 DOWNTO 0)
	);
END SANDBOX;

-- Design Ports Information
-- memclock	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[15]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[14]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[12]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[11]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[8]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[7]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[6]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[4]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[2]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[0]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[7]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[6]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[5]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[2]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[1]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUO[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[6]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[2]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOUT[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[15]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[13]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[12]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[10]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[9]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1OUT[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ClockIn	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[7]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[5]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIN[0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[15]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[7]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[14]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[12]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[11]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[10]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[8]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PORT1IN[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF SANDBOX IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_memclock : std_logic;
SIGNAL ww_ClockIn : std_logic;
SIGNAL ww_DataIN : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PORT1IN : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Address : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ALUO : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DataOUT : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PORT1OUT : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \ClockIn~input_o\ : std_logic;
SIGNAL \ClockIn~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ : std_logic;
SIGNAL \inst|Add0~2\ : std_logic;
SIGNAL \inst|Add0~6\ : std_logic;
SIGNAL \inst|Add0~9_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]_OTERM69\ : std_logic;
SIGNAL \inst|Add0~10\ : std_logic;
SIGNAL \inst|Add0~14\ : std_logic;
SIGNAL \inst|Add0~17_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]_OTERM61\ : std_logic;
SIGNAL \inst|Add0~18\ : std_logic;
SIGNAL \inst|Add0~22\ : std_logic;
SIGNAL \inst|Add0~25_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]_OTERM53\ : std_logic;
SIGNAL \inst|Add0~26\ : std_logic;
SIGNAL \inst|Add0~30\ : std_logic;
SIGNAL \inst|Add0~33_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]_OTERM45\ : std_logic;
SIGNAL \inst|Add0~34\ : std_logic;
SIGNAL \inst|Add0~37_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]_OTERM41\ : std_logic;
SIGNAL \inst|Add0~38\ : std_logic;
SIGNAL \inst|Add0~42\ : std_logic;
SIGNAL \inst|Add0~45_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]_OTERM33\ : std_logic;
SIGNAL \inst5|Mux41~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]_OTERM35\ : std_logic;
SIGNAL \inst|PC_register_R|Q[11]_OTERM1\ : std_logic;
SIGNAL \inst5|Mux40~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]_OTERM39\ : std_logic;
SIGNAL \inst|Add0~41_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]_OTERM37\ : std_logic;
SIGNAL \inst|PC_register_R|Q[10]_OTERM3\ : std_logic;
SIGNAL \inst5|Mux39~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]_OTERM43\ : std_logic;
SIGNAL \inst|PC_register_R|Q[9]_OTERM5\ : std_logic;
SIGNAL \inst5|Mux38~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]_OTERM47\ : std_logic;
SIGNAL \inst|PC_register_R|Q[8]_OTERM7\ : std_logic;
SIGNAL \inst5|Mux37~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]_OTERM51\ : std_logic;
SIGNAL \inst|Add0~29_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]_OTERM49\ : std_logic;
SIGNAL \inst|PC_register_R|Q[7]_OTERM9\ : std_logic;
SIGNAL \inst5|Mux36~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]_OTERM55\ : std_logic;
SIGNAL \inst|PC_register_R|Q[6]_OTERM11\ : std_logic;
SIGNAL \inst5|Mux35~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]_OTERM59\ : std_logic;
SIGNAL \inst|Add0~21_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]_OTERM57\ : std_logic;
SIGNAL \inst|PC_register_R|Q[5]_OTERM13\ : std_logic;
SIGNAL \inst5|Mux34~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]_OTERM63\ : std_logic;
SIGNAL \inst|PC_register_R|Q[4]_OTERM15\ : std_logic;
SIGNAL \inst5|Mux33~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]_OTERM67\ : std_logic;
SIGNAL \inst|Add0~13_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]_OTERM65\ : std_logic;
SIGNAL \inst|PC_register_R|Q[3]_OTERM17\ : std_logic;
SIGNAL \inst5|Mux32~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]_OTERM71\ : std_logic;
SIGNAL \inst|PC_register_R|Q[2]_OTERM19\ : std_logic;
SIGNAL \inst5|Mux31~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]_OTERM75\ : std_logic;
SIGNAL \inst|Add0~5_sumout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]_OTERM73\ : std_logic;
SIGNAL \inst|PC_register_R|Q[1]_OTERM21\ : std_logic;
SIGNAL \inst5|Mux16~0_combout\ : std_logic;
SIGNAL \inst5|Mux16~4_combout\ : std_logic;
SIGNAL \inst5|Mux16~5_combout\ : std_logic;
SIGNAL \inst5|Mux16~6_combout\ : std_logic;
SIGNAL \inst5|Mux16~7_combout\ : std_logic;
SIGNAL \inst5|Mux16~1_combout\ : std_logic;
SIGNAL \inst5|Mux16~2_combout\ : std_logic;
SIGNAL \inst5|Mux16~3_combout\ : std_logic;
SIGNAL \inst5|Mux16~combout\ : std_logic;
SIGNAL \inst5|Mux15~5_combout\ : std_logic;
SIGNAL \inst5|Mux15~6_combout\ : std_logic;
SIGNAL \inst5|Mux15~0_combout\ : std_logic;
SIGNAL \inst5|Mux15~4_combout\ : std_logic;
SIGNAL \inst5|Mux15~7_combout\ : std_logic;
SIGNAL \inst5|Mux15~1_combout\ : std_logic;
SIGNAL \inst5|Mux15~2_combout\ : std_logic;
SIGNAL \inst5|Mux15~3_combout\ : std_logic;
SIGNAL \inst5|Mux15~combout\ : std_logic;
SIGNAL \inst5|Mux10~0_combout\ : std_logic;
SIGNAL \inst5|Mux26~1_combout\ : std_logic;
SIGNAL \inst5|Mux10~combout\ : std_logic;
SIGNAL \inst5|Mux13~5_combout\ : std_logic;
SIGNAL \inst5|Mux13~6_combout\ : std_logic;
SIGNAL \inst5|Mux13~0_combout\ : std_logic;
SIGNAL \inst5|Mux13~4_combout\ : std_logic;
SIGNAL \inst5|Mux13~7_combout\ : std_logic;
SIGNAL \inst5|Mux13~1_combout\ : std_logic;
SIGNAL \inst5|Mux13~2_combout\ : std_logic;
SIGNAL \inst5|Mux13~3_combout\ : std_logic;
SIGNAL \inst5|Mux13~combout\ : std_logic;
SIGNAL \inst5|Mux12~0_combout\ : std_logic;
SIGNAL \inst5|Mux12~1_combout\ : std_logic;
SIGNAL \inst5|Mux12~2_combout\ : std_logic;
SIGNAL \inst5|Mux12~3_combout\ : std_logic;
SIGNAL \inst5|Mux12~4_combout\ : std_logic;
SIGNAL \inst5|Mux12~5_combout\ : std_logic;
SIGNAL \inst5|Mux12~6_combout\ : std_logic;
SIGNAL \inst5|Mux12~combout\ : std_logic;
SIGNAL \inst5|Mux11~0_combout\ : std_logic;
SIGNAL \inst5|Mux11~1_combout\ : std_logic;
SIGNAL \inst5|Mux11~2_combout\ : std_logic;
SIGNAL \inst5|Mux11~3_combout\ : std_logic;
SIGNAL \inst5|Mux11~4_combout\ : std_logic;
SIGNAL \inst5|Mux11~5_combout\ : std_logic;
SIGNAL \inst5|Mux11~6_combout\ : std_logic;
SIGNAL \inst5|Mux11~combout\ : std_logic;
SIGNAL \inst5|Mux14~0_combout\ : std_logic;
SIGNAL \inst5|Mux14~1_combout\ : std_logic;
SIGNAL \inst5|Mux14~2_combout\ : std_logic;
SIGNAL \inst5|Mux14~3_combout\ : std_logic;
SIGNAL \inst5|Mux14~4_combout\ : std_logic;
SIGNAL \inst5|Mux14~5_combout\ : std_logic;
SIGNAL \inst5|Mux14~6_combout\ : std_logic;
SIGNAL \inst5|Mux14~7_combout\ : std_logic;
SIGNAL \inst5|Mux14~combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~55_combout\ : std_logic;
SIGNAL \inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst5|Mux19~4_combout\ : std_logic;
SIGNAL \inst5|Mux19~0_combout\ : std_logic;
SIGNAL \inst5|Mux19~3_combout\ : std_logic;
SIGNAL \inst5|Mux19~5_combout\ : std_logic;
SIGNAL \inst5|Mux19~1_combout\ : std_logic;
SIGNAL \inst5|Mux19~2_combout\ : std_logic;
SIGNAL \inst5|Mux19~combout\ : std_logic;
SIGNAL \inst5|Mux22~0_combout\ : std_logic;
SIGNAL \inst5|Mux22~1_combout\ : std_logic;
SIGNAL \inst5|Mux22~2_combout\ : std_logic;
SIGNAL \inst5|Mux22~3_combout\ : std_logic;
SIGNAL \inst5|Mux22~5_combout\ : std_logic;
SIGNAL \inst5|Mux22~4_combout\ : std_logic;
SIGNAL \inst5|Mux22~6_combout\ : std_logic;
SIGNAL \inst5|Mux22~combout\ : std_logic;
SIGNAL \inst5|Mux17~4_combout\ : std_logic;
SIGNAL \inst5|Mux17~0_combout\ : std_logic;
SIGNAL \inst5|Mux17~3_combout\ : std_logic;
SIGNAL \inst5|Mux17~5_combout\ : std_logic;
SIGNAL \inst5|Mux17~1_combout\ : std_logic;
SIGNAL \inst5|Mux17~2_combout\ : std_logic;
SIGNAL \inst5|Mux17~combout\ : std_logic;
SIGNAL \inst5|Mux21~0_combout\ : std_logic;
SIGNAL \inst5|Mux21~1_combout\ : std_logic;
SIGNAL \inst5|Mux21~2_combout\ : std_logic;
SIGNAL \inst5|Mux21~4_combout\ : std_logic;
SIGNAL \inst5|Mux21~3_combout\ : std_logic;
SIGNAL \inst5|Mux21~5_combout\ : std_logic;
SIGNAL \inst5|Mux21~combout\ : std_logic;
SIGNAL \inst5|Mux20~0_combout\ : std_logic;
SIGNAL \inst5|Mux20~1_combout\ : std_logic;
SIGNAL \inst5|Mux20~2_combout\ : std_logic;
SIGNAL \inst5|Mux20~4_combout\ : std_logic;
SIGNAL \inst5|Mux20~3_combout\ : std_logic;
SIGNAL \inst5|Mux20~5_combout\ : std_logic;
SIGNAL \inst5|Mux20~combout\ : std_logic;
SIGNAL \inst5|Mux18~4_combout\ : std_logic;
SIGNAL \inst5|Mux18~0_combout\ : std_logic;
SIGNAL \inst5|Mux18~3_combout\ : std_logic;
SIGNAL \inst5|Mux18~5_combout\ : std_logic;
SIGNAL \inst5|Mux18~1_combout\ : std_logic;
SIGNAL \inst5|Mux18~2_combout\ : std_logic;
SIGNAL \inst5|Mux18~combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~55_combout\ : std_logic;
SIGNAL \DataIN[1]~input_o\ : std_logic;
SIGNAL \inst8|comb~0_combout\ : std_logic;
SIGNAL \inst8|Add0~61_sumout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~59_combout\ : std_logic;
SIGNAL \DataIN[0]~input_o\ : std_logic;
SIGNAL \inst8|Add0~38\ : std_logic;
SIGNAL \inst8|Add0~33_sumout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~34_combout\ : std_logic;
SIGNAL \inst8|Add0~26\ : std_logic;
SIGNAL \inst8|Add0~21_sumout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~30_combout\ : std_logic;
SIGNAL \inst5|Mux6~0_combout\ : std_logic;
SIGNAL \PORT1IN[10]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[2]~10_combout\ : std_logic;
SIGNAL \DataIN[2]~input_o\ : std_logic;
SIGNAL \PORT1IN[2]~input_o\ : std_logic;
SIGNAL \inst10|GEN_REG_sIn:0:REGX|Q[2]~feeder_combout\ : std_logic;
SIGNAL \inst8|dataOut[2]~11_combout\ : std_logic;
SIGNAL \inst5|Mux25~0_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][2]~576_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][2]~512_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][2]~704_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][2]~640_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][2]~708_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][2]~644_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][2]~516_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][2]~592_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][2]~608_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][2]~648_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][2]~712_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][2]~520_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][2]~652_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][2]~716_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][2]~524_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][2]~624_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][2]~728_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][2]~664_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][2]~612_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][2]~720_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][2]~528_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][2]~580_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][2]~656_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][2]~732_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][2]~628_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][2]~540_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][2]~668_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][2]~532_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][2]~724_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][2]~660_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][2]~596_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][2]~620_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][2]~696_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][2]~568_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][2]~760_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][2]~688_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][2]~560_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][2]~752_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][2]~588_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][2]~572_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][2]~700_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][2]~764_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][2]~636_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~105_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][2]~564_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][2]~604_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][2]~692_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][2]~756_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][2]~600_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][2]~740_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][2]~676_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][2]~548_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][2]~684_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][2]~748_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][2]~556_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][2]~632_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][2]~616_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][2]~680_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][2]~552_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][2]~744_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][2]~736_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][2]~584_combout\ : std_logic;
SIGNAL \inst4|inst4|Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst5|Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][2]~672_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][2]~544_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[2]~125_combout\ : std_logic;
SIGNAL \inst5|Mux27~0_combout\ : std_logic;
SIGNAL \inst5|Mux7~0_combout\ : std_logic;
SIGNAL \PORT1IN[9]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[1]~12_combout\ : std_logic;
SIGNAL \inst5|Mux28~0_combout\ : std_logic;
SIGNAL \inst5|Mux8~0_combout\ : std_logic;
SIGNAL \PORT1IN[8]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[0]~14_combout\ : std_logic;
SIGNAL \inst5|Mux26~0_combout\ : std_logic;
SIGNAL \inst1|Mux7~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][0]~72_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][0]~8_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][0]~200_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][0]~136_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][0]~152_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][0]~24_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][0]~88_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][0]~216_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][0]~168_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][0]~232_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][0]~104_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][0]~40_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][0]~184_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][0]~248_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][0]~56_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][0]~120_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][0]~20_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][0]~52_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][0]~36_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][0]~164_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][0]~132_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][0]~180_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][0]~148_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][0]~100_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][0]~116_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][0]~68_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][0]~84_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][0]~212_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][0]~196_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][0]~228_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][0]~244_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][0]~160_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][0]~32_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][0]~96_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][0]~224_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][0]~192_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][0]~64_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][0]~0_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][0]~128_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][0]~144_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][0]~16_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][0]~80_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][0]~208_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][0]~48_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][0]~112_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][0]~176_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][0]~240_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][0]~252_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][0]~188_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][0]~60_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][0]~124_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][0]~156_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][0]~92_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][0]~220_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][0]~28_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][0]~140_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][0]~12_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][0]~204_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][0]~76_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][0]~44_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][0]~172_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][0]~108_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][0]~236_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[0]~167_combout\ : std_logic;
SIGNAL \inst1|Add0~30\ : std_logic;
SIGNAL \inst1|Add0~25_sumout\ : std_logic;
SIGNAL \inst1|Add1~30\ : std_logic;
SIGNAL \inst1|Add1~31\ : std_logic;
SIGNAL \inst1|Add1~25_sumout\ : std_logic;
SIGNAL \inst1|Add2~30\ : std_logic;
SIGNAL \inst1|Add2~25_sumout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][1]~256_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][1]~260_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][1]~268_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][1]~300_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][1]~288_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][1]~296_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][1]~292_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][1]~316_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][1]~308_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][1]~312_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][1]~304_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][1]~272_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][1]~280_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][1]~276_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][1]~284_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][1]~336_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][1]~344_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][1]~348_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][1]~340_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][1]~352_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][1]~356_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][1]~360_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][1]~364_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][1]~376_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][1]~380_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][1]~372_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][1]~368_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][1]~320_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][1]~328_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][1]~332_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][1]~324_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][1]~484_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][1]~488_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][1]~480_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][1]~492_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][1]~472_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][1]~468_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][1]~464_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][1]~476_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][1]~456_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][1]~448_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][1]~452_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][1]~460_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][1]~504_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][1]~496_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][1]~500_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][1]~508_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~126_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][1]~428_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][1]~416_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][1]~420_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][1]~424_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][1]~388_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][1]~396_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][1]~392_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][1]~384_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][1]~444_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][1]~436_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][1]~432_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][1]~440_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][1]~408_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][1]~404_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][1]~400_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][1]~412_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[1]~146_combout\ : std_logic;
SIGNAL \inst1|Add0~26\ : std_logic;
SIGNAL \inst1|Add0~21_sumout\ : std_logic;
SIGNAL \inst1|Add2~26\ : std_logic;
SIGNAL \inst1|Add2~21_sumout\ : std_logic;
SIGNAL \inst1|Add1~26\ : std_logic;
SIGNAL \inst1|Add1~27\ : std_logic;
SIGNAL \inst1|Add1~21_sumout\ : std_logic;
SIGNAL \inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|Mux5~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][2]~536_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~105_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[2]~125_combout\ : std_logic;
SIGNAL \inst8|outClockEn~1_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[10]~feeder_combout\ : std_logic;
SIGNAL \inst8|Add0~22\ : std_logic;
SIGNAL \inst8|Add0~17_sumout\ : std_logic;
SIGNAL \inst5|Mux5~0_combout\ : std_logic;
SIGNAL \PORT1IN[11]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[3]~8_combout\ : std_logic;
SIGNAL \DataIN[3]~input_o\ : std_logic;
SIGNAL \PORT1IN[3]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[3]~9_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][3]~816_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][3]~944_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][3]~1008_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][3]~880_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][3]~956_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][3]~828_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][3]~1020_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][3]~892_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~84_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][3]~888_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][3]~1016_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][3]~824_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][3]~952_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][3]~884_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][3]~1012_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][3]~948_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][3]~820_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][3]~852_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][3]~916_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][3]~788_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][3]~980_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][3]~860_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][3]~988_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][3]~796_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][3]~924_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][3]~784_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][3]~912_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][3]~976_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][3]~848_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][3]~984_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][3]~792_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][3]~920_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][3]~856_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][3]~840_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][3]~832_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][3]~844_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][3]~836_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][3]~904_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][3]~896_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][3]~908_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][3]~900_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][3]~768_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][3]~776_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][3]~780_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][3]~772_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][3]~968_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][3]~972_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][3]~964_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][3]~928_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][3]~992_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][3]~800_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][3]~864_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][3]~808_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][3]~872_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][3]~1000_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][3]~936_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][3]~932_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][3]~996_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][3]~804_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][3]~868_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][3]~1004_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][3]~940_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][3]~812_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][3]~876_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[3]~104_combout\ : std_logic;
SIGNAL \inst1|Add0~22\ : std_logic;
SIGNAL \inst1|Add0~17_sumout\ : std_logic;
SIGNAL \inst1|Add2~22\ : std_logic;
SIGNAL \inst1|Add2~17_sumout\ : std_logic;
SIGNAL \inst1|Add1~22\ : std_logic;
SIGNAL \inst1|Add1~23\ : std_logic;
SIGNAL \inst1|Add1~17_sumout\ : std_logic;
SIGNAL \inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|Mux4~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][3]~960_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~84_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[3]~104_combout\ : std_logic;
SIGNAL \inst8|Add0~18\ : std_logic;
SIGNAL \inst8|Add0~13_sumout\ : std_logic;
SIGNAL \DataIN[4]~input_o\ : std_logic;
SIGNAL \PORT1IN[4]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[4]~7_combout\ : std_logic;
SIGNAL \PORT1IN[12]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[4]~6_combout\ : std_logic;
SIGNAL \inst5|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][4]~1092_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][4]~1100_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][4]~1088_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][4]~1096_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][4]~1164_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][4]~1160_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][4]~1156_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][4]~1152_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][4]~1228_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][4]~1216_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][4]~1220_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][4]~1224_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][4]~1024_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][4]~1056_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][4]~1040_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][4]~1072_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][4]~1132_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][4]~1196_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][4]~1080_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][4]~1260_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][4]~1120_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][4]~1184_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][4]~1032_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][4]~1248_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][4]~1128_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][4]~1256_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][4]~1064_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][4]~1192_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][4]~1048_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][4]~1124_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][4]~1188_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][4]~1252_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][4]~1168_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][4]~1104_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][4]~1232_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][4]~1028_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][4]~1236_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][4]~1172_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][4]~1108_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][4]~1044_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][4]~1076_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][4]~1244_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][4]~1116_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][4]~1180_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][4]~1240_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][4]~1112_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][4]~1176_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][4]~1060_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][4]~1272_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][4]~1068_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][4]~1208_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][4]~1144_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][4]~1212_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][4]~1276_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][4]~1148_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][4]~1084_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~63_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][4]~1052_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][4]~1204_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][4]~1268_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][4]~1264_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][4]~1036_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][4]~1136_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][4]~1200_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[4]~83_combout\ : std_logic;
SIGNAL \inst1|Add0~18\ : std_logic;
SIGNAL \inst1|Add0~13_sumout\ : std_logic;
SIGNAL \inst1|Add1~18\ : std_logic;
SIGNAL \inst1|Add1~19\ : std_logic;
SIGNAL \inst1|Add1~13_sumout\ : std_logic;
SIGNAL \inst1|Add2~18\ : std_logic;
SIGNAL \inst1|Add2~13_sumout\ : std_logic;
SIGNAL \inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|Mux3~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][4]~1140_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~63_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[4]~83_combout\ : std_logic;
SIGNAL \inst8|Add0~14\ : std_logic;
SIGNAL \inst8|Add0~9_sumout\ : std_logic;
SIGNAL \DataIN[5]~input_o\ : std_logic;
SIGNAL \PORT1IN[5]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[5]~5_combout\ : std_logic;
SIGNAL \PORT1IN[13]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[5]~4_combout\ : std_logic;
SIGNAL \inst5|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][5]~1340_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][5]~1532_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][5]~1468_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][5]~1404_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~42_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][5]~1324_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][5]~1528_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][5]~1464_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][5]~1400_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][5]~1456_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][5]~1520_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][5]~1392_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][5]~1292_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][5]~1308_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][5]~1524_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][5]~1460_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][5]~1420_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][5]~1328_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][5]~1356_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][5]~1484_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][5]~1472_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][5]~1408_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][5]~1344_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][5]~1280_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][5]~1312_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][5]~1352_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][5]~1480_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][5]~1416_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][5]~1296_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][5]~1412_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][5]~1348_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][5]~1476_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][5]~1452_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][5]~1516_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][5]~1388_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][5]~1336_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][5]~1320_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][5]~1448_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][5]~1384_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][5]~1512_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][5]~1376_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][5]~1288_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][5]~1504_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][5]~1440_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][5]~1380_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][5]~1508_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][5]~1304_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][5]~1444_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][5]~1424_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][5]~1428_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][5]~1432_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][5]~1436_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][5]~1332_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][5]~1300_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][5]~1284_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][5]~1316_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][5]~1500_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][5]~1492_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][5]~1488_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][5]~1496_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][5]~1360_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][5]~1368_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][5]~1364_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][5]~1372_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[5]~62_combout\ : std_logic;
SIGNAL \inst1|Add0~14\ : std_logic;
SIGNAL \inst1|Add0~9_sumout\ : std_logic;
SIGNAL \inst1|Add2~14\ : std_logic;
SIGNAL \inst1|Add2~9_sumout\ : std_logic;
SIGNAL \inst1|Add1~14\ : std_logic;
SIGNAL \inst1|Add1~15\ : std_logic;
SIGNAL \inst1|Add1~9_sumout\ : std_logic;
SIGNAL \inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|Mux2~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][5]~1396_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~42_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[5]~62_combout\ : std_logic;
SIGNAL \inst8|Add0~10\ : std_logic;
SIGNAL \inst8|Add0~5_sumout\ : std_logic;
SIGNAL \DataIN[6]~input_o\ : std_logic;
SIGNAL \PORT1IN[6]~input_o\ : std_logic;
SIGNAL \inst10|GEN_REG_sIn:0:REGX|Q[6]~feeder_combout\ : std_logic;
SIGNAL \inst8|dataOut[6]~3_combout\ : std_logic;
SIGNAL \inst5|Mux2~0_combout\ : std_logic;
SIGNAL \PORT1IN[14]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[6]~2_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][6]~1756_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][6]~1692_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][6]~1652_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][6]~1564_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][6]~1560_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][6]~1688_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][6]~1752_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][6]~1636_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][6]~1744_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][6]~1552_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][6]~1604_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][6]~1680_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][6]~1620_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][6]~1684_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][6]~1556_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][6]~1748_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][6]~1732_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][6]~1740_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][6]~1728_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][6]~1736_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][6]~1648_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][6]~1632_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][6]~1616_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][6]~1600_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][6]~1668_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][6]~1676_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][6]~1672_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][6]~1664_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][6]~1544_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][6]~1536_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][6]~1548_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][6]~1540_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][6]~1576_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][6]~1768_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][6]~1640_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][6]~1704_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][6]~1624_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][6]~1572_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][6]~1700_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][6]~1764_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][6]~1708_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][6]~1656_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][6]~1772_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][6]~1608_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][6]~1568_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][6]~1760_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][6]~1696_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][6]~1712_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][6]~1776_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][6]~1612_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][6]~1584_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][6]~1596_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][6]~1788_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][6]~1724_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][6]~1660_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~21_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][6]~1720_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][6]~1784_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][6]~1592_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][6]~1644_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][6]~1588_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][6]~1628_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][6]~1780_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][6]~1716_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[6]~41_combout\ : std_logic;
SIGNAL \inst1|Add0~10\ : std_logic;
SIGNAL \inst1|Add0~5_sumout\ : std_logic;
SIGNAL \inst1|Add2~10\ : std_logic;
SIGNAL \inst1|Add2~5_sumout\ : std_logic;
SIGNAL \inst1|Add1~10\ : std_logic;
SIGNAL \inst1|Add1~11\ : std_logic;
SIGNAL \inst1|Add1~5_sumout\ : std_logic;
SIGNAL \inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst1|Mux1~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][6]~1580_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~21_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[6]~41_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[14]~feeder_combout\ : std_logic;
SIGNAL \inst8|Add0~6\ : std_logic;
SIGNAL \inst8|Add0~1_sumout\ : std_logic;
SIGNAL \inst5|Mux1~1_combout\ : std_logic;
SIGNAL \PORT1IN[15]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[7]~0_combout\ : std_logic;
SIGNAL \inst1|Add0~6\ : std_logic;
SIGNAL \inst1|Add0~1_sumout\ : std_logic;
SIGNAL \inst1|Add2~6\ : std_logic;
SIGNAL \inst1|Add2~1_sumout\ : std_logic;
SIGNAL \inst1|Add1~6\ : std_logic;
SIGNAL \inst1|Add1~7\ : std_logic;
SIGNAL \inst1|Add1~1_sumout\ : std_logic;
SIGNAL \inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Mux0~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[39][7]~1936_combout\ : std_logic;
SIGNAL \inst4|inst6|output[36][7]~1948_combout\ : std_logic;
SIGNAL \inst4|inst6|output[38][7]~1944_combout\ : std_logic;
SIGNAL \inst4|inst6|output[37][7]~1940_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst6|output[41][7]~1956_combout\ : std_logic;
SIGNAL \inst4|inst6|output[40][7]~1964_combout\ : std_logic;
SIGNAL \inst4|inst6|output[43][7]~1952_combout\ : std_logic;
SIGNAL \inst4|inst6|output[42][7]~1960_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst6|output[34][7]~1976_combout\ : std_logic;
SIGNAL \inst4|inst6|output[35][7]~1968_combout\ : std_logic;
SIGNAL \inst4|inst6|output[33][7]~1972_combout\ : std_logic;
SIGNAL \inst4|inst6|output[32][7]~1980_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst6|output[46][7]~1928_combout\ : std_logic;
SIGNAL \inst4|inst6|output[47][7]~1920_combout\ : std_logic;
SIGNAL \inst4|inst6|output[45][7]~1924_combout\ : std_logic;
SIGNAL \inst4|inst6|output[44][7]~1932_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst6|output[56][7]~1848_combout\ : std_logic;
SIGNAL \inst4|inst6|output[52][7]~1844_combout\ : std_logic;
SIGNAL \inst4|inst6|output[60][7]~1840_combout\ : std_logic;
SIGNAL \inst4|inst6|output[48][7]~1852_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][7]~1808_combout\ : std_logic;
SIGNAL \inst4|inst6|output[53][7]~1812_combout\ : std_logic;
SIGNAL \inst4|inst6|output[57][7]~1816_combout\ : std_logic;
SIGNAL \inst4|inst6|output[49][7]~1820_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][7]~1824_combout\ : std_logic;
SIGNAL \inst4|inst6|output[54][7]~1828_combout\ : std_logic;
SIGNAL \inst4|inst6|output[50][7]~1836_combout\ : std_logic;
SIGNAL \inst4|inst6|output[58][7]~1832_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst6|output[51][7]~1804_combout\ : std_logic;
SIGNAL \inst4|inst6|output[55][7]~1796_combout\ : std_logic;
SIGNAL \inst4|inst6|output[63][7]~1792_combout\ : std_logic;
SIGNAL \inst4|inst6|output[59][7]~1800_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst6|output[31][7]~1856_combout\ : std_logic;
SIGNAL \inst4|inst6|output[30][7]~1864_combout\ : std_logic;
SIGNAL \inst4|inst6|output[28][7]~1868_combout\ : std_logic;
SIGNAL \inst4|inst6|output[29][7]~1860_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst6|output[18][7]~1912_combout\ : std_logic;
SIGNAL \inst4|inst6|output[16][7]~1916_combout\ : std_logic;
SIGNAL \inst4|inst6|output[19][7]~1904_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst6|output[25][7]~1892_combout\ : std_logic;
SIGNAL \inst4|inst6|output[27][7]~1888_combout\ : std_logic;
SIGNAL \inst4|inst6|output[24][7]~1900_combout\ : std_logic;
SIGNAL \inst4|inst6|output[26][7]~1896_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst6|output[23][7]~1872_combout\ : std_logic;
SIGNAL \inst4|inst6|output[22][7]~1880_combout\ : std_logic;
SIGNAL \inst4|inst6|output[21][7]~1876_combout\ : std_logic;
SIGNAL \inst4|inst6|output[20][7]~1884_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst6|output[7][7]~2000_combout\ : std_logic;
SIGNAL \inst4|inst6|output[6][7]~2008_combout\ : std_logic;
SIGNAL \inst4|inst6|output[5][7]~2004_combout\ : std_logic;
SIGNAL \inst4|inst6|output[4][7]~2012_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst6|output[11][7]~2016_combout\ : std_logic;
SIGNAL \inst4|inst6|output[8][7]~2028_combout\ : std_logic;
SIGNAL \inst4|inst6|output[9][7]~2020_combout\ : std_logic;
SIGNAL \inst4|inst6|output[10][7]~2024_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[13][7]~1988_combout\ : std_logic;
SIGNAL \inst4|inst6|output[12][7]~1996_combout\ : std_logic;
SIGNAL \inst4|inst6|output[14][7]~1992_combout\ : std_logic;
SIGNAL \inst4|inst6|output[15][7]~1984_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst6|output[3][7]~2032_combout\ : std_logic;
SIGNAL \inst4|inst6|output[0][7]~2044_combout\ : std_logic;
SIGNAL \inst4|inst6|output[1][7]~2036_combout\ : std_logic;
SIGNAL \inst4|inst6|output[2][7]~2040_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~0_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst5|outputs[7]~20_combout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[15]~feeder_combout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~0_combout\ : std_logic;
SIGNAL \PORT1IN[7]~input_o\ : std_logic;
SIGNAL \DataIN[7]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst6|output[17][7]~1908_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~0_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~4_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[7]~20_combout\ : std_logic;
SIGNAL \inst8|Add0~34\ : std_logic;
SIGNAL \inst8|Add0~29_sumout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[8]~feeder_combout\ : std_logic;
SIGNAL \inst8|Add0~30\ : std_logic;
SIGNAL \inst8|Add0~25_sumout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[9]~feeder_combout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~2_combout\ : std_logic;
SIGNAL \PORT1IN[0]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[0]~15_combout\ : std_logic;
SIGNAL \inst4|inst6|output[61][0]~4_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[0]~167_combout\ : std_logic;
SIGNAL \inst8|Add0~62\ : std_logic;
SIGNAL \inst8|Add0~57_sumout\ : std_logic;
SIGNAL \inst8|Add0~58\ : std_logic;
SIGNAL \inst8|Add0~53_sumout\ : std_logic;
SIGNAL \inst8|Add0~54\ : std_logic;
SIGNAL \inst8|Add0~49_sumout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|Add0~50\ : std_logic;
SIGNAL \inst8|Add0~45_sumout\ : std_logic;
SIGNAL \inst8|addressStorage|Q[4]~feeder_combout\ : std_logic;
SIGNAL \inst8|Add0~46\ : std_logic;
SIGNAL \inst8|Add0~41_sumout\ : std_logic;
SIGNAL \inst8|Add0~42\ : std_logic;
SIGNAL \inst8|Add0~37_sumout\ : std_logic;
SIGNAL \inst10|outputmux|Equal0~1_combout\ : std_logic;
SIGNAL \PORT1IN[1]~input_o\ : std_logic;
SIGNAL \inst8|dataOut[1]~13_combout\ : std_logic;
SIGNAL \inst4|inst6|output[62][1]~264_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~126_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst4|outputs[1]~146_combout\ : std_logic;
SIGNAL \inst1|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|Equal1~3_combout\ : std_logic;
SIGNAL \inst5|Mux29~0_combout\ : std_logic;
SIGNAL \inst5|EQ_LAT~combout\ : std_logic;
SIGNAL \inst5|Mux42~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM25\ : std_logic;
SIGNAL \inst5|Mux30~0_combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM27\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_NEW22_RTM030~combout\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM29\ : std_logic;
SIGNAL \inst|PC_register_R|Q[0]_OTERM23\ : std_logic;
SIGNAL \inst8|outClockEn~0_combout\ : std_logic;
SIGNAL \inst8|outClockEn~q\ : std_logic;
SIGNAL \inst8|clkO~combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q[0]~feeder_combout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q[4]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:53:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|addressStorage|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:45:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:44:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|AddressR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:1:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:41:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:0:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:10:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:2:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:3:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:8:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:9:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:11:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:4:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:6:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:5:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:7:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:12:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:14:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:13:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:15:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:32:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst1|clkout\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:34:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:33:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:35:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:40:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:42:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:43:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:36:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:38:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:37:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:39:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:46:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:47:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:16:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:18:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:17:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:19:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:24:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:26:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:25:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:27:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:20:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:22:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:21:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:23:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:28:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:30:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:29:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:31:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:48:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:56:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:52:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:60:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:50:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:58:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:54:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:62:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:49:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:57:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:61:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:51:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:59:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:55:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:63:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sOut:1:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sOut:0:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sIn:1:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|GEN_REG_sIn:0:REGX|Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|bufferIn\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|PCOut\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~146_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[1]~126_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~146_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~145_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~144_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~143_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~142_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~141_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~140_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~139_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~138_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~137_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~136_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~135_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~134_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~133_combout\ : std_logic;
SIGNAL \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~132_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~131_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~130_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~129_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~128_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~127_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[1]~126_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~125_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[2]~105_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~125_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~124_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~123_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~122_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~121_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~120_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~119_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~118_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~117_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~116_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~115_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~114_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~113_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~112_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~111_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~110_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~109_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~108_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~107_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~106_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[2]~105_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~104_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[3]~84_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~104_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~103_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~102_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~101_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~100_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~99_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~98_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~97_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~96_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~95_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~94_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~93_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~92_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~91_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~90_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~89_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~88_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~87_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~86_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~85_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[3]~84_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~83_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[4]~63_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~83_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~82_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~81_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~80_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~79_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~78_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~77_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~76_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~75_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~74_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~73_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~72_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~71_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~70_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~69_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~68_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~67_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~66_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~65_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~64_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[4]~63_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~62_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[5]~42_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~62_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~61_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~60_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~59_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~58_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~57_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~56_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~55_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~54_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~53_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~52_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~51_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~50_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~49_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~48_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~47_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~46_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~45_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~44_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~43_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[5]~42_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~41_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[6]~21_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~41_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~40_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~39_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~38_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~37_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~36_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~35_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~34_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~33_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~32_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~31_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~30_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~29_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~28_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~27_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~26_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~25_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~24_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~23_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~22_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[6]~21_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~20_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[7]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~20_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~19_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~18_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~17_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~16_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~15_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~14_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~13_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~12_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~11_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~10_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~9_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~8_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~7_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~6_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~5_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~3_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~2_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~1_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[7]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst8|addressStorage|ALT_INV_Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[1]_OTERM75\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[1]_OTERM73\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[2]_OTERM71\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[2]_OTERM69\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[3]_OTERM67\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[3]_OTERM65\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[4]_OTERM63\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[4]_OTERM61\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[5]_OTERM59\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[5]_OTERM57\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[6]_OTERM55\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[6]_OTERM53\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[7]_OTERM51\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[7]_OTERM49\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[8]_OTERM47\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[8]_OTERM45\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[9]_OTERM43\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[9]_OTERM41\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[10]_OTERM39\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[10]_OTERM37\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[11]_OTERM35\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[11]_OTERM33\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM29\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM27\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM25\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[0]_OTERM23\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[1]_OTERM21\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[2]_OTERM19\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[3]_OTERM17\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[4]_OTERM15\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[5]_OTERM13\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[6]_OTERM11\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[7]_OTERM9\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[8]_OTERM7\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[9]_OTERM5\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[10]_OTERM3\ : std_logic;
SIGNAL \inst|PC_register_R|ALT_INV_Q[11]_OTERM1\ : std_logic;
SIGNAL \ALT_INV_ClockIn~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_PORT1IN[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_PORT1IN[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_DataIN[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_ClockIn~input_o\ : std_logic;
SIGNAL \inst5|ALT_INV_PCOut\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst5|ALT_INV_EQ_LAT~combout\ : std_logic;
SIGNAL \inst8|ALT_INV_bufferIn\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux10~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[0]~15_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst8|ALT_INV_dataOut[0]~14_combout\ : std_logic;
SIGNAL \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[1]~13_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[1]~12_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[2]~11_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[2]~10_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[3]~9_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[3]~8_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[4]~7_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[4]~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[5]~5_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[5]~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[6]~3_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[6]~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~63_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~62_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~61_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~60_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~59_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~58_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~57_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~56_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~55_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~54_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~53_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~52_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~51_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~50_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~49_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~48_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~47_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~46_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~45_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~44_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~43_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~42_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~41_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~40_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~39_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~38_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~37_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~36_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~35_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~34_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~33_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~32_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~31_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~30_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~29_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~28_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~27_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~26_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~25_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~24_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~23_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~22_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~21_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~20_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~19_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~18_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~17_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~16_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~15_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~14_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[7]~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_dataOut[7]~0_combout\ : std_logic;
SIGNAL \inst10|outputmux|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst10|outputmux|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst10|outputmux|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_outClockEn~q\ : std_logic;
SIGNAL \inst1|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~167_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~153_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~152_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~151_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~150_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~149_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~148_combout\ : std_logic;
SIGNAL \inst4|inst5|ALT_INV_outputs[0]~147_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~167_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~166_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~165_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~164_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~163_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~162_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~161_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~160_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~159_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~158_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~157_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~156_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~155_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~154_combout\ : std_logic;
SIGNAL \inst4|inst4|ALT_INV_outputs[0]~153_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_AddressR\ : std_logic_vector(15 DOWNTO 3);
SIGNAL \inst1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);

BEGIN

memclock <= ww_memclock;
ww_ClockIn <= ClockIn;
ww_DataIN <= DataIN;
ww_PORT1IN <= PORT1IN;
Address <= ww_Address;
ALUO <= ww_ALUO;
DataOUT <= ww_DataOUT;
PORT1OUT <= ww_PORT1OUT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(12) <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(13) <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(14) <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(15) <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(0) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(1) <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(2) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(3) <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(4) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(5) <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(10) <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(11) <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(8) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(9) <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|PC_register_R|Q[11]_OTERM1\ & \inst|PC_register_R|Q[10]_OTERM3\ & \inst|PC_register_R|Q[9]_OTERM5\ & \inst|PC_register_R|Q[8]_OTERM7\ & \inst|PC_register_R|Q[7]_OTERM9\ & 
\inst|PC_register_R|Q[6]_OTERM11\ & \inst|PC_register_R|Q[5]_OTERM13\ & \inst|PC_register_R|Q[4]_OTERM15\ & \inst|PC_register_R|Q[3]_OTERM17\ & \inst|PC_register_R|Q[2]_OTERM19\ & \inst|PC_register_R|Q[1]_OTERM21\ & \inst|PC_register_R|Q[0]_OTERM23\);

\inst2|altsyncram_component|auto_generated|q_a\(6) <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|q_a\(7) <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(0);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(0);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(0);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~152_combout\ <= NOT \inst4|inst4|outputs[0]~152_combout\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(0);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(0);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(0);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~151_combout\ <= NOT \inst4|inst4|outputs[0]~151_combout\;
\inst4|inst4|ALT_INV_outputs[0]~150_combout\ <= NOT \inst4|inst4|outputs[0]~150_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(0);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(0);
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(0);
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~149_combout\ <= NOT \inst4|inst4|outputs[0]~149_combout\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(0);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(0);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(0);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~148_combout\ <= NOT \inst4|inst4|outputs[0]~148_combout\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(0);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(0);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(0);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~147_combout\ <= NOT \inst4|inst4|outputs[0]~147_combout\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(0);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(0);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(0);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(0);
\inst1|ALT_INV_Mux6~0_combout\ <= NOT \inst1|Mux6~0_combout\;
\inst4|inst4|ALT_INV_outputs[1]~146_combout\ <= NOT \inst4|inst4|outputs[1]~146_combout\;
\inst4|inst4|ALT_INV_outputs[1]~145_combout\ <= NOT \inst4|inst4|outputs[1]~145_combout\;
\inst4|inst4|ALT_INV_outputs[1]~144_combout\ <= NOT \inst4|inst4|outputs[1]~144_combout\;
\inst4|inst4|ALT_INV_outputs[1]~143_combout\ <= NOT \inst4|inst4|outputs[1]~143_combout\;
\inst4|inst4|ALT_INV_outputs[1]~142_combout\ <= NOT \inst4|inst4|outputs[1]~142_combout\;
\inst4|inst4|ALT_INV_outputs[1]~141_combout\ <= NOT \inst4|inst4|outputs[1]~141_combout\;
\inst4|inst4|ALT_INV_outputs[1]~140_combout\ <= NOT \inst4|inst4|outputs[1]~140_combout\;
\inst4|inst4|ALT_INV_outputs[1]~139_combout\ <= NOT \inst4|inst4|outputs[1]~139_combout\;
\inst4|inst4|ALT_INV_outputs[1]~138_combout\ <= NOT \inst4|inst4|outputs[1]~138_combout\;
\inst4|inst4|ALT_INV_outputs[1]~137_combout\ <= NOT \inst4|inst4|outputs[1]~137_combout\;
\inst4|inst4|ALT_INV_outputs[1]~136_combout\ <= NOT \inst4|inst4|outputs[1]~136_combout\;
\inst4|inst4|ALT_INV_outputs[1]~135_combout\ <= NOT \inst4|inst4|outputs[1]~135_combout\;
\inst4|inst4|ALT_INV_outputs[1]~134_combout\ <= NOT \inst4|inst4|outputs[1]~134_combout\;
\inst4|inst4|ALT_INV_outputs[1]~133_combout\ <= NOT \inst4|inst4|outputs[1]~133_combout\;
\inst4|inst4|ALT_INV_outputs[1]~132_combout\ <= NOT \inst4|inst4|outputs[1]~132_combout\;
\inst4|inst4|ALT_INV_outputs[1]~131_combout\ <= NOT \inst4|inst4|outputs[1]~131_combout\;
\inst4|inst4|ALT_INV_outputs[1]~130_combout\ <= NOT \inst4|inst4|outputs[1]~130_combout\;
\inst4|inst4|ALT_INV_outputs[1]~129_combout\ <= NOT \inst4|inst4|outputs[1]~129_combout\;
\inst4|inst4|ALT_INV_outputs[1]~128_combout\ <= NOT \inst4|inst4|outputs[1]~128_combout\;
\inst4|inst4|ALT_INV_outputs[1]~127_combout\ <= NOT \inst4|inst4|outputs[1]~127_combout\;
\inst4|inst4|ALT_INV_outputs[1]~126_combout\ <= NOT \inst4|inst4|outputs[1]~126_combout\;
\inst4|inst5|ALT_INV_outputs[1]~146_combout\ <= NOT \inst4|inst5|outputs[1]~146_combout\;
\inst4|inst5|ALT_INV_outputs[1]~145_combout\ <= NOT \inst4|inst5|outputs[1]~145_combout\;
\inst4|inst5|ALT_INV_outputs[1]~144_combout\ <= NOT \inst4|inst5|outputs[1]~144_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(1);
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(1);
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(1);
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~143_combout\ <= NOT \inst4|inst5|outputs[1]~143_combout\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(1);
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(1);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(1);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~142_combout\ <= NOT \inst4|inst5|outputs[1]~142_combout\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(1);
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(1);
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(1);
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~141_combout\ <= NOT \inst4|inst5|outputs[1]~141_combout\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(1);
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(1);
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(1);
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~140_combout\ <= NOT \inst4|inst5|outputs[1]~140_combout\;
\inst4|inst5|ALT_INV_outputs[1]~139_combout\ <= NOT \inst4|inst5|outputs[1]~139_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(1);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(1);
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(1);
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~138_combout\ <= NOT \inst4|inst5|outputs[1]~138_combout\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(1);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(1);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(1);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~137_combout\ <= NOT \inst4|inst5|outputs[1]~137_combout\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(1);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(1);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(1);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~136_combout\ <= NOT \inst4|inst5|outputs[1]~136_combout\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(1);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(1);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(1);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~135_combout\ <= NOT \inst4|inst5|outputs[1]~135_combout\;
\inst4|inst5|ALT_INV_outputs[1]~134_combout\ <= NOT \inst4|inst5|outputs[1]~134_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(1);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(1);
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(1);
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~133_combout\ <= NOT \inst4|inst5|outputs[1]~133_combout\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(1);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(1);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(1);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~132_combout\ <= NOT \inst4|inst5|outputs[1]~132_combout\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(1);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(1);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(1);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~131_combout\ <= NOT \inst4|inst5|outputs[1]~131_combout\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(1);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(1);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(1);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~130_combout\ <= NOT \inst4|inst5|outputs[1]~130_combout\;
\inst4|inst5|ALT_INV_outputs[1]~129_combout\ <= NOT \inst4|inst5|outputs[1]~129_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(1);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(1);
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(1);
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~128_combout\ <= NOT \inst4|inst5|outputs[1]~128_combout\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(1);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(1);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(1);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~127_combout\ <= NOT \inst4|inst5|outputs[1]~127_combout\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(1);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(1);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(1);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(1);
\inst4|inst5|ALT_INV_outputs[1]~126_combout\ <= NOT \inst4|inst5|outputs[1]~126_combout\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(1);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(1);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(1);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(1) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(1);
\inst1|ALT_INV_Mux5~0_combout\ <= NOT \inst1|Mux5~0_combout\;
\inst4|inst4|ALT_INV_outputs[2]~125_combout\ <= NOT \inst4|inst4|outputs[2]~125_combout\;
\inst4|inst4|ALT_INV_outputs[2]~124_combout\ <= NOT \inst4|inst4|outputs[2]~124_combout\;
\inst4|inst4|ALT_INV_outputs[2]~123_combout\ <= NOT \inst4|inst4|outputs[2]~123_combout\;
\inst4|inst4|ALT_INV_outputs[2]~122_combout\ <= NOT \inst4|inst4|outputs[2]~122_combout\;
\inst4|inst4|ALT_INV_outputs[2]~121_combout\ <= NOT \inst4|inst4|outputs[2]~121_combout\;
\inst4|inst4|ALT_INV_outputs[2]~120_combout\ <= NOT \inst4|inst4|outputs[2]~120_combout\;
\inst4|inst4|ALT_INV_outputs[2]~119_combout\ <= NOT \inst4|inst4|outputs[2]~119_combout\;
\inst4|inst4|ALT_INV_outputs[2]~118_combout\ <= NOT \inst4|inst4|outputs[2]~118_combout\;
\inst4|inst4|ALT_INV_outputs[2]~117_combout\ <= NOT \inst4|inst4|outputs[2]~117_combout\;
\inst4|inst4|ALT_INV_outputs[2]~116_combout\ <= NOT \inst4|inst4|outputs[2]~116_combout\;
\inst4|inst4|ALT_INV_outputs[2]~115_combout\ <= NOT \inst4|inst4|outputs[2]~115_combout\;
\inst4|inst4|ALT_INV_outputs[2]~114_combout\ <= NOT \inst4|inst4|outputs[2]~114_combout\;
\inst4|inst4|ALT_INV_outputs[2]~113_combout\ <= NOT \inst4|inst4|outputs[2]~113_combout\;
\inst4|inst4|ALT_INV_outputs[2]~112_combout\ <= NOT \inst4|inst4|outputs[2]~112_combout\;
\inst4|inst4|ALT_INV_outputs[2]~111_combout\ <= NOT \inst4|inst4|outputs[2]~111_combout\;
\inst4|inst4|ALT_INV_outputs[2]~110_combout\ <= NOT \inst4|inst4|outputs[2]~110_combout\;
\inst4|inst4|ALT_INV_outputs[2]~109_combout\ <= NOT \inst4|inst4|outputs[2]~109_combout\;
\inst4|inst4|ALT_INV_outputs[2]~108_combout\ <= NOT \inst4|inst4|outputs[2]~108_combout\;
\inst4|inst4|ALT_INV_outputs[2]~107_combout\ <= NOT \inst4|inst4|outputs[2]~107_combout\;
\inst4|inst4|ALT_INV_outputs[2]~106_combout\ <= NOT \inst4|inst4|outputs[2]~106_combout\;
\inst4|inst4|ALT_INV_outputs[2]~105_combout\ <= NOT \inst4|inst4|outputs[2]~105_combout\;
\inst4|inst5|ALT_INV_outputs[2]~125_combout\ <= NOT \inst4|inst5|outputs[2]~125_combout\;
\inst4|inst5|ALT_INV_outputs[2]~124_combout\ <= NOT \inst4|inst5|outputs[2]~124_combout\;
\inst4|inst5|ALT_INV_outputs[2]~123_combout\ <= NOT \inst4|inst5|outputs[2]~123_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(2);
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(2);
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(2);
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~122_combout\ <= NOT \inst4|inst5|outputs[2]~122_combout\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(2);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(2);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(2);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~121_combout\ <= NOT \inst4|inst5|outputs[2]~121_combout\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(2);
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(2);
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(2);
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~120_combout\ <= NOT \inst4|inst5|outputs[2]~120_combout\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(2);
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(2);
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(2);
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~119_combout\ <= NOT \inst4|inst5|outputs[2]~119_combout\;
\inst4|inst5|ALT_INV_outputs[2]~118_combout\ <= NOT \inst4|inst5|outputs[2]~118_combout\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(2);
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(2);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(2);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~117_combout\ <= NOT \inst4|inst5|outputs[2]~117_combout\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(2);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(2);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(2);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~116_combout\ <= NOT \inst4|inst5|outputs[2]~116_combout\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(2);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(2);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(2);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~115_combout\ <= NOT \inst4|inst5|outputs[2]~115_combout\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(2);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(2);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(2);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~114_combout\ <= NOT \inst4|inst5|outputs[2]~114_combout\;
\inst4|inst5|ALT_INV_outputs[2]~113_combout\ <= NOT \inst4|inst5|outputs[2]~113_combout\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(2);
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(2);
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(2);
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~112_combout\ <= NOT \inst4|inst5|outputs[2]~112_combout\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(2);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(2);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(2);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~111_combout\ <= NOT \inst4|inst5|outputs[2]~111_combout\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(2);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(2);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(2);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~110_combout\ <= NOT \inst4|inst5|outputs[2]~110_combout\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(2);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(2);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(2);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~109_combout\ <= NOT \inst4|inst5|outputs[2]~109_combout\;
\inst4|inst5|ALT_INV_outputs[2]~108_combout\ <= NOT \inst4|inst5|outputs[2]~108_combout\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(2);
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(2);
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(2);
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~107_combout\ <= NOT \inst4|inst5|outputs[2]~107_combout\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(2);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(2);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(2);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~106_combout\ <= NOT \inst4|inst5|outputs[2]~106_combout\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(2);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(2);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(2);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(2);
\inst4|inst5|ALT_INV_outputs[2]~105_combout\ <= NOT \inst4|inst5|outputs[2]~105_combout\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(2);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(2);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(2);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(2) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(2);
\inst1|ALT_INV_Mux4~0_combout\ <= NOT \inst1|Mux4~0_combout\;
\inst4|inst4|ALT_INV_outputs[3]~104_combout\ <= NOT \inst4|inst4|outputs[3]~104_combout\;
\inst4|inst4|ALT_INV_outputs[3]~103_combout\ <= NOT \inst4|inst4|outputs[3]~103_combout\;
\inst4|inst4|ALT_INV_outputs[3]~102_combout\ <= NOT \inst4|inst4|outputs[3]~102_combout\;
\inst4|inst4|ALT_INV_outputs[3]~101_combout\ <= NOT \inst4|inst4|outputs[3]~101_combout\;
\inst4|inst4|ALT_INV_outputs[3]~100_combout\ <= NOT \inst4|inst4|outputs[3]~100_combout\;
\inst4|inst4|ALT_INV_outputs[3]~99_combout\ <= NOT \inst4|inst4|outputs[3]~99_combout\;
\inst4|inst4|ALT_INV_outputs[3]~98_combout\ <= NOT \inst4|inst4|outputs[3]~98_combout\;
\inst4|inst4|ALT_INV_outputs[3]~97_combout\ <= NOT \inst4|inst4|outputs[3]~97_combout\;
\inst4|inst4|ALT_INV_outputs[3]~96_combout\ <= NOT \inst4|inst4|outputs[3]~96_combout\;
\inst4|inst4|ALT_INV_outputs[3]~95_combout\ <= NOT \inst4|inst4|outputs[3]~95_combout\;
\inst4|inst4|ALT_INV_outputs[3]~94_combout\ <= NOT \inst4|inst4|outputs[3]~94_combout\;
\inst4|inst4|ALT_INV_outputs[3]~93_combout\ <= NOT \inst4|inst4|outputs[3]~93_combout\;
\inst4|inst4|ALT_INV_outputs[3]~92_combout\ <= NOT \inst4|inst4|outputs[3]~92_combout\;
\inst4|inst4|ALT_INV_outputs[3]~91_combout\ <= NOT \inst4|inst4|outputs[3]~91_combout\;
\inst4|inst4|ALT_INV_outputs[3]~90_combout\ <= NOT \inst4|inst4|outputs[3]~90_combout\;
\inst4|inst4|ALT_INV_outputs[3]~89_combout\ <= NOT \inst4|inst4|outputs[3]~89_combout\;
\inst4|inst4|ALT_INV_outputs[3]~88_combout\ <= NOT \inst4|inst4|outputs[3]~88_combout\;
\inst4|inst4|ALT_INV_outputs[3]~87_combout\ <= NOT \inst4|inst4|outputs[3]~87_combout\;
\inst4|inst4|ALT_INV_outputs[3]~86_combout\ <= NOT \inst4|inst4|outputs[3]~86_combout\;
\inst4|inst4|ALT_INV_outputs[3]~85_combout\ <= NOT \inst4|inst4|outputs[3]~85_combout\;
\inst4|inst4|ALT_INV_outputs[3]~84_combout\ <= NOT \inst4|inst4|outputs[3]~84_combout\;
\inst4|inst5|ALT_INV_outputs[3]~104_combout\ <= NOT \inst4|inst5|outputs[3]~104_combout\;
\inst4|inst5|ALT_INV_outputs[3]~103_combout\ <= NOT \inst4|inst5|outputs[3]~103_combout\;
\inst4|inst5|ALT_INV_outputs[3]~102_combout\ <= NOT \inst4|inst5|outputs[3]~102_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(3);
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(3);
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(3);
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~101_combout\ <= NOT \inst4|inst5|outputs[3]~101_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(3);
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(3);
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(3);
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~100_combout\ <= NOT \inst4|inst5|outputs[3]~100_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(3);
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(3);
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(3);
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~99_combout\ <= NOT \inst4|inst5|outputs[3]~99_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(3);
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(3);
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(3);
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~98_combout\ <= NOT \inst4|inst5|outputs[3]~98_combout\;
\inst4|inst5|ALT_INV_outputs[3]~97_combout\ <= NOT \inst4|inst5|outputs[3]~97_combout\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(3);
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(3);
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(3);
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~96_combout\ <= NOT \inst4|inst5|outputs[3]~96_combout\;
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(3);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(3);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(3);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~95_combout\ <= NOT \inst4|inst5|outputs[3]~95_combout\;
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(3);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(3);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(3);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~94_combout\ <= NOT \inst4|inst5|outputs[3]~94_combout\;
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(3);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(3);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(3);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~93_combout\ <= NOT \inst4|inst5|outputs[3]~93_combout\;
\inst4|inst5|ALT_INV_outputs[3]~92_combout\ <= NOT \inst4|inst5|outputs[3]~92_combout\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(3);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(3);
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(3);
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~91_combout\ <= NOT \inst4|inst5|outputs[3]~91_combout\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(3);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(3);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(3);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~90_combout\ <= NOT \inst4|inst5|outputs[3]~90_combout\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(3);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(3);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(3);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~89_combout\ <= NOT \inst4|inst5|outputs[3]~89_combout\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(3);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(3);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(3);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~88_combout\ <= NOT \inst4|inst5|outputs[3]~88_combout\;
\inst4|inst5|ALT_INV_outputs[3]~87_combout\ <= NOT \inst4|inst5|outputs[3]~87_combout\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(3);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(3);
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(3);
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~86_combout\ <= NOT \inst4|inst5|outputs[3]~86_combout\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(3);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(3);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(3);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~85_combout\ <= NOT \inst4|inst5|outputs[3]~85_combout\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(3);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(3);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(3);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(3);
\inst4|inst5|ALT_INV_outputs[3]~84_combout\ <= NOT \inst4|inst5|outputs[3]~84_combout\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(3);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(3);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(3);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(3) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(3);
\inst1|ALT_INV_Mux3~0_combout\ <= NOT \inst1|Mux3~0_combout\;
\inst4|inst4|ALT_INV_outputs[4]~83_combout\ <= NOT \inst4|inst4|outputs[4]~83_combout\;
\inst4|inst4|ALT_INV_outputs[4]~82_combout\ <= NOT \inst4|inst4|outputs[4]~82_combout\;
\inst4|inst4|ALT_INV_outputs[4]~81_combout\ <= NOT \inst4|inst4|outputs[4]~81_combout\;
\inst4|inst4|ALT_INV_outputs[4]~80_combout\ <= NOT \inst4|inst4|outputs[4]~80_combout\;
\inst4|inst4|ALT_INV_outputs[4]~79_combout\ <= NOT \inst4|inst4|outputs[4]~79_combout\;
\inst4|inst4|ALT_INV_outputs[4]~78_combout\ <= NOT \inst4|inst4|outputs[4]~78_combout\;
\inst4|inst4|ALT_INV_outputs[4]~77_combout\ <= NOT \inst4|inst4|outputs[4]~77_combout\;
\inst4|inst4|ALT_INV_outputs[4]~76_combout\ <= NOT \inst4|inst4|outputs[4]~76_combout\;
\inst4|inst4|ALT_INV_outputs[4]~75_combout\ <= NOT \inst4|inst4|outputs[4]~75_combout\;
\inst4|inst4|ALT_INV_outputs[4]~74_combout\ <= NOT \inst4|inst4|outputs[4]~74_combout\;
\inst4|inst4|ALT_INV_outputs[4]~73_combout\ <= NOT \inst4|inst4|outputs[4]~73_combout\;
\inst4|inst4|ALT_INV_outputs[4]~72_combout\ <= NOT \inst4|inst4|outputs[4]~72_combout\;
\inst4|inst4|ALT_INV_outputs[4]~71_combout\ <= NOT \inst4|inst4|outputs[4]~71_combout\;
\inst4|inst4|ALT_INV_outputs[4]~70_combout\ <= NOT \inst4|inst4|outputs[4]~70_combout\;
\inst4|inst4|ALT_INV_outputs[4]~69_combout\ <= NOT \inst4|inst4|outputs[4]~69_combout\;
\inst4|inst4|ALT_INV_outputs[4]~68_combout\ <= NOT \inst4|inst4|outputs[4]~68_combout\;
\inst4|inst4|ALT_INV_outputs[4]~67_combout\ <= NOT \inst4|inst4|outputs[4]~67_combout\;
\inst4|inst4|ALT_INV_outputs[4]~66_combout\ <= NOT \inst4|inst4|outputs[4]~66_combout\;
\inst4|inst4|ALT_INV_outputs[4]~65_combout\ <= NOT \inst4|inst4|outputs[4]~65_combout\;
\inst4|inst4|ALT_INV_outputs[4]~64_combout\ <= NOT \inst4|inst4|outputs[4]~64_combout\;
\inst4|inst4|ALT_INV_outputs[4]~63_combout\ <= NOT \inst4|inst4|outputs[4]~63_combout\;
\inst4|inst5|ALT_INV_outputs[4]~83_combout\ <= NOT \inst4|inst5|outputs[4]~83_combout\;
\inst4|inst5|ALT_INV_outputs[4]~82_combout\ <= NOT \inst4|inst5|outputs[4]~82_combout\;
\inst4|inst5|ALT_INV_outputs[4]~81_combout\ <= NOT \inst4|inst5|outputs[4]~81_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(4);
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(4);
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(4);
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~80_combout\ <= NOT \inst4|inst5|outputs[4]~80_combout\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(4);
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(4);
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(4);
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~79_combout\ <= NOT \inst4|inst5|outputs[4]~79_combout\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(4);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(4);
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(4);
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~78_combout\ <= NOT \inst4|inst5|outputs[4]~78_combout\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(4);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(4);
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(4);
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~77_combout\ <= NOT \inst4|inst5|outputs[4]~77_combout\;
\inst4|inst5|ALT_INV_outputs[4]~76_combout\ <= NOT \inst4|inst5|outputs[4]~76_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(4);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(4);
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(4);
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~75_combout\ <= NOT \inst4|inst5|outputs[4]~75_combout\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(4);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(4);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(4);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~74_combout\ <= NOT \inst4|inst5|outputs[4]~74_combout\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(4);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(4);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(4);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~73_combout\ <= NOT \inst4|inst5|outputs[4]~73_combout\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(4);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(4);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(4);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~72_combout\ <= NOT \inst4|inst5|outputs[4]~72_combout\;
\inst4|inst5|ALT_INV_outputs[4]~71_combout\ <= NOT \inst4|inst5|outputs[4]~71_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(4);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(4);
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(4);
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~70_combout\ <= NOT \inst4|inst5|outputs[4]~70_combout\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(4);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(4);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(4);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~69_combout\ <= NOT \inst4|inst5|outputs[4]~69_combout\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(4);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(4);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(4);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~68_combout\ <= NOT \inst4|inst5|outputs[4]~68_combout\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(4);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(4);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(4);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~67_combout\ <= NOT \inst4|inst5|outputs[4]~67_combout\;
\inst4|inst5|ALT_INV_outputs[4]~66_combout\ <= NOT \inst4|inst5|outputs[4]~66_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(4);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(4);
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(4);
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~65_combout\ <= NOT \inst4|inst5|outputs[4]~65_combout\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(4);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(4);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(4);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~64_combout\ <= NOT \inst4|inst5|outputs[4]~64_combout\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(4);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(4);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(4);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(4);
\inst4|inst5|ALT_INV_outputs[4]~63_combout\ <= NOT \inst4|inst5|outputs[4]~63_combout\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(4);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(4);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(4);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(4) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(4);
\inst1|ALT_INV_Mux2~0_combout\ <= NOT \inst1|Mux2~0_combout\;
\inst4|inst4|ALT_INV_outputs[5]~62_combout\ <= NOT \inst4|inst4|outputs[5]~62_combout\;
\inst4|inst4|ALT_INV_outputs[5]~61_combout\ <= NOT \inst4|inst4|outputs[5]~61_combout\;
\inst4|inst4|ALT_INV_outputs[5]~60_combout\ <= NOT \inst4|inst4|outputs[5]~60_combout\;
\inst4|inst4|ALT_INV_outputs[5]~59_combout\ <= NOT \inst4|inst4|outputs[5]~59_combout\;
\inst4|inst4|ALT_INV_outputs[5]~58_combout\ <= NOT \inst4|inst4|outputs[5]~58_combout\;
\inst4|inst4|ALT_INV_outputs[5]~57_combout\ <= NOT \inst4|inst4|outputs[5]~57_combout\;
\inst4|inst4|ALT_INV_outputs[5]~56_combout\ <= NOT \inst4|inst4|outputs[5]~56_combout\;
\inst4|inst4|ALT_INV_outputs[5]~55_combout\ <= NOT \inst4|inst4|outputs[5]~55_combout\;
\inst4|inst4|ALT_INV_outputs[5]~54_combout\ <= NOT \inst4|inst4|outputs[5]~54_combout\;
\inst4|inst4|ALT_INV_outputs[5]~53_combout\ <= NOT \inst4|inst4|outputs[5]~53_combout\;
\inst4|inst4|ALT_INV_outputs[5]~52_combout\ <= NOT \inst4|inst4|outputs[5]~52_combout\;
\inst4|inst4|ALT_INV_outputs[5]~51_combout\ <= NOT \inst4|inst4|outputs[5]~51_combout\;
\inst4|inst4|ALT_INV_outputs[5]~50_combout\ <= NOT \inst4|inst4|outputs[5]~50_combout\;
\inst4|inst4|ALT_INV_outputs[5]~49_combout\ <= NOT \inst4|inst4|outputs[5]~49_combout\;
\inst4|inst4|ALT_INV_outputs[5]~48_combout\ <= NOT \inst4|inst4|outputs[5]~48_combout\;
\inst4|inst4|ALT_INV_outputs[5]~47_combout\ <= NOT \inst4|inst4|outputs[5]~47_combout\;
\inst4|inst4|ALT_INV_outputs[5]~46_combout\ <= NOT \inst4|inst4|outputs[5]~46_combout\;
\inst4|inst4|ALT_INV_outputs[5]~45_combout\ <= NOT \inst4|inst4|outputs[5]~45_combout\;
\inst4|inst4|ALT_INV_outputs[5]~44_combout\ <= NOT \inst4|inst4|outputs[5]~44_combout\;
\inst4|inst4|ALT_INV_outputs[5]~43_combout\ <= NOT \inst4|inst4|outputs[5]~43_combout\;
\inst4|inst4|ALT_INV_outputs[5]~42_combout\ <= NOT \inst4|inst4|outputs[5]~42_combout\;
\inst4|inst5|ALT_INV_outputs[5]~62_combout\ <= NOT \inst4|inst5|outputs[5]~62_combout\;
\inst4|inst5|ALT_INV_outputs[5]~61_combout\ <= NOT \inst4|inst5|outputs[5]~61_combout\;
\inst4|inst5|ALT_INV_outputs[5]~60_combout\ <= NOT \inst4|inst5|outputs[5]~60_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(5);
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(5);
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(5);
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~59_combout\ <= NOT \inst4|inst5|outputs[5]~59_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(5);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(5);
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(5);
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~58_combout\ <= NOT \inst4|inst5|outputs[5]~58_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(5);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(5);
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(5);
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~57_combout\ <= NOT \inst4|inst5|outputs[5]~57_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(5);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(5);
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(5);
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~56_combout\ <= NOT \inst4|inst5|outputs[5]~56_combout\;
\inst4|inst5|ALT_INV_outputs[5]~55_combout\ <= NOT \inst4|inst5|outputs[5]~55_combout\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(5);
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(5);
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(5);
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~54_combout\ <= NOT \inst4|inst5|outputs[5]~54_combout\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(5);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(5);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(5);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~53_combout\ <= NOT \inst4|inst5|outputs[5]~53_combout\;
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(5);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(5);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(5);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~52_combout\ <= NOT \inst4|inst5|outputs[5]~52_combout\;
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(5);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(5);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(5);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~51_combout\ <= NOT \inst4|inst5|outputs[5]~51_combout\;
\inst4|inst5|ALT_INV_outputs[5]~50_combout\ <= NOT \inst4|inst5|outputs[5]~50_combout\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(5);
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(5);
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(5);
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~49_combout\ <= NOT \inst4|inst5|outputs[5]~49_combout\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(5);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(5);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(5);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~48_combout\ <= NOT \inst4|inst5|outputs[5]~48_combout\;
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(5);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(5);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(5);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~47_combout\ <= NOT \inst4|inst5|outputs[5]~47_combout\;
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(5);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(5);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(5);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~46_combout\ <= NOT \inst4|inst5|outputs[5]~46_combout\;
\inst4|inst5|ALT_INV_outputs[5]~45_combout\ <= NOT \inst4|inst5|outputs[5]~45_combout\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(5);
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(5);
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(5);
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~44_combout\ <= NOT \inst4|inst5|outputs[5]~44_combout\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(5);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(5);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(5);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~43_combout\ <= NOT \inst4|inst5|outputs[5]~43_combout\;
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(5);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(5);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(5);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(5);
\inst4|inst5|ALT_INV_outputs[5]~42_combout\ <= NOT \inst4|inst5|outputs[5]~42_combout\;
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(5);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(5);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(5);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(5) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(5);
\inst1|ALT_INV_Mux1~0_combout\ <= NOT \inst1|Mux1~0_combout\;
\inst4|inst4|ALT_INV_outputs[6]~41_combout\ <= NOT \inst4|inst4|outputs[6]~41_combout\;
\inst4|inst4|ALT_INV_outputs[6]~40_combout\ <= NOT \inst4|inst4|outputs[6]~40_combout\;
\inst4|inst4|ALT_INV_outputs[6]~39_combout\ <= NOT \inst4|inst4|outputs[6]~39_combout\;
\inst4|inst4|ALT_INV_outputs[6]~38_combout\ <= NOT \inst4|inst4|outputs[6]~38_combout\;
\inst4|inst4|ALT_INV_outputs[6]~37_combout\ <= NOT \inst4|inst4|outputs[6]~37_combout\;
\inst4|inst4|ALT_INV_outputs[6]~36_combout\ <= NOT \inst4|inst4|outputs[6]~36_combout\;
\inst4|inst4|ALT_INV_outputs[6]~35_combout\ <= NOT \inst4|inst4|outputs[6]~35_combout\;
\inst4|inst4|ALT_INV_outputs[6]~34_combout\ <= NOT \inst4|inst4|outputs[6]~34_combout\;
\inst4|inst4|ALT_INV_outputs[6]~33_combout\ <= NOT \inst4|inst4|outputs[6]~33_combout\;
\inst4|inst4|ALT_INV_outputs[6]~32_combout\ <= NOT \inst4|inst4|outputs[6]~32_combout\;
\inst4|inst4|ALT_INV_outputs[6]~31_combout\ <= NOT \inst4|inst4|outputs[6]~31_combout\;
\inst4|inst4|ALT_INV_outputs[6]~30_combout\ <= NOT \inst4|inst4|outputs[6]~30_combout\;
\inst4|inst4|ALT_INV_outputs[6]~29_combout\ <= NOT \inst4|inst4|outputs[6]~29_combout\;
\inst4|inst4|ALT_INV_outputs[6]~28_combout\ <= NOT \inst4|inst4|outputs[6]~28_combout\;
\inst4|inst4|ALT_INV_outputs[6]~27_combout\ <= NOT \inst4|inst4|outputs[6]~27_combout\;
\inst4|inst4|ALT_INV_outputs[6]~26_combout\ <= NOT \inst4|inst4|outputs[6]~26_combout\;
\inst4|inst4|ALT_INV_outputs[6]~25_combout\ <= NOT \inst4|inst4|outputs[6]~25_combout\;
\inst4|inst4|ALT_INV_outputs[6]~24_combout\ <= NOT \inst4|inst4|outputs[6]~24_combout\;
\inst4|inst4|ALT_INV_outputs[6]~23_combout\ <= NOT \inst4|inst4|outputs[6]~23_combout\;
\inst4|inst4|ALT_INV_outputs[6]~22_combout\ <= NOT \inst4|inst4|outputs[6]~22_combout\;
\inst4|inst4|ALT_INV_outputs[6]~21_combout\ <= NOT \inst4|inst4|outputs[6]~21_combout\;
\inst4|inst5|ALT_INV_outputs[6]~41_combout\ <= NOT \inst4|inst5|outputs[6]~41_combout\;
\inst4|inst5|ALT_INV_outputs[6]~40_combout\ <= NOT \inst4|inst5|outputs[6]~40_combout\;
\inst4|inst5|ALT_INV_outputs[6]~39_combout\ <= NOT \inst4|inst5|outputs[6]~39_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(6);
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(6);
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(6);
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~38_combout\ <= NOT \inst4|inst5|outputs[6]~38_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(6);
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(6);
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(6);
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~37_combout\ <= NOT \inst4|inst5|outputs[6]~37_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(6);
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(6);
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(6);
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~36_combout\ <= NOT \inst4|inst5|outputs[6]~36_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(6);
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(6);
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(6);
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~35_combout\ <= NOT \inst4|inst5|outputs[6]~35_combout\;
\inst4|inst5|ALT_INV_outputs[6]~34_combout\ <= NOT \inst4|inst5|outputs[6]~34_combout\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(6);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(6);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(6);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~33_combout\ <= NOT \inst4|inst5|outputs[6]~33_combout\;
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(6);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(6);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(6);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~32_combout\ <= NOT \inst4|inst5|outputs[6]~32_combout\;
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(6);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(6);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(6);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~31_combout\ <= NOT \inst4|inst5|outputs[6]~31_combout\;
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(6);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(6);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(6);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~30_combout\ <= NOT \inst4|inst5|outputs[6]~30_combout\;
\inst4|inst5|ALT_INV_outputs[6]~29_combout\ <= NOT \inst4|inst5|outputs[6]~29_combout\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(6);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(6);
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(6);
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~28_combout\ <= NOT \inst4|inst5|outputs[6]~28_combout\;
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(6);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(6);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(6);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~27_combout\ <= NOT \inst4|inst5|outputs[6]~27_combout\;
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(6);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(6);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(6);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~26_combout\ <= NOT \inst4|inst5|outputs[6]~26_combout\;
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(6);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(6);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(6);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~25_combout\ <= NOT \inst4|inst5|outputs[6]~25_combout\;
\inst4|inst5|ALT_INV_outputs[6]~24_combout\ <= NOT \inst4|inst5|outputs[6]~24_combout\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(6);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(6);
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(6);
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~23_combout\ <= NOT \inst4|inst5|outputs[6]~23_combout\;
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(6);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(6);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(6);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~22_combout\ <= NOT \inst4|inst5|outputs[6]~22_combout\;
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(6);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(6);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(6);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(6);
\inst4|inst5|ALT_INV_outputs[6]~21_combout\ <= NOT \inst4|inst5|outputs[6]~21_combout\;
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(6);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(6);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(6);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(6) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(6);
\inst1|ALT_INV_Mux0~0_combout\ <= NOT \inst1|Mux0~0_combout\;
\inst5|ALT_INV_Mux28~0_combout\ <= NOT \inst5|Mux28~0_combout\;
\inst5|ALT_INV_Mux26~0_combout\ <= NOT \inst5|Mux26~0_combout\;
\inst4|inst4|ALT_INV_outputs[7]~20_combout\ <= NOT \inst4|inst4|outputs[7]~20_combout\;
\inst5|ALT_INV_Mux16~combout\ <= NOT \inst5|Mux16~combout\;
\inst5|ALT_INV_Mux16~7_combout\ <= NOT \inst5|Mux16~7_combout\;
\inst5|ALT_INV_Mux16~6_combout\ <= NOT \inst5|Mux16~6_combout\;
\inst5|ALT_INV_Mux16~5_combout\ <= NOT \inst5|Mux16~5_combout\;
\inst5|ALT_INV_Mux16~4_combout\ <= NOT \inst5|Mux16~4_combout\;
\inst5|ALT_INV_Mux16~3_combout\ <= NOT \inst5|Mux16~3_combout\;
\inst5|ALT_INV_Mux16~2_combout\ <= NOT \inst5|Mux16~2_combout\;
\inst5|ALT_INV_Mux16~1_combout\ <= NOT \inst5|Mux16~1_combout\;
\inst5|ALT_INV_Mux16~0_combout\ <= NOT \inst5|Mux16~0_combout\;
\inst5|ALT_INV_Mux15~combout\ <= NOT \inst5|Mux15~combout\;
\inst5|ALT_INV_Mux15~7_combout\ <= NOT \inst5|Mux15~7_combout\;
\inst5|ALT_INV_Mux15~6_combout\ <= NOT \inst5|Mux15~6_combout\;
\inst5|ALT_INV_Mux15~5_combout\ <= NOT \inst5|Mux15~5_combout\;
\inst5|ALT_INV_Mux15~4_combout\ <= NOT \inst5|Mux15~4_combout\;
\inst5|ALT_INV_Mux15~3_combout\ <= NOT \inst5|Mux15~3_combout\;
\inst5|ALT_INV_Mux15~2_combout\ <= NOT \inst5|Mux15~2_combout\;
\inst5|ALT_INV_Mux15~1_combout\ <= NOT \inst5|Mux15~1_combout\;
\inst5|ALT_INV_Mux15~0_combout\ <= NOT \inst5|Mux15~0_combout\;
\inst4|inst4|ALT_INV_outputs[7]~19_combout\ <= NOT \inst4|inst4|outputs[7]~19_combout\;
\inst4|inst4|ALT_INV_outputs[7]~18_combout\ <= NOT \inst4|inst4|outputs[7]~18_combout\;
\inst4|inst4|ALT_INV_outputs[7]~17_combout\ <= NOT \inst4|inst4|outputs[7]~17_combout\;
\inst4|inst4|ALT_INV_outputs[7]~16_combout\ <= NOT \inst4|inst4|outputs[7]~16_combout\;
\inst4|inst4|ALT_INV_outputs[7]~15_combout\ <= NOT \inst4|inst4|outputs[7]~15_combout\;
\inst4|inst4|ALT_INV_outputs[7]~14_combout\ <= NOT \inst4|inst4|outputs[7]~14_combout\;
\inst4|inst4|ALT_INV_outputs[7]~13_combout\ <= NOT \inst4|inst4|outputs[7]~13_combout\;
\inst4|inst4|ALT_INV_outputs[7]~12_combout\ <= NOT \inst4|inst4|outputs[7]~12_combout\;
\inst4|inst4|ALT_INV_outputs[7]~11_combout\ <= NOT \inst4|inst4|outputs[7]~11_combout\;
\inst4|inst4|ALT_INV_outputs[7]~10_combout\ <= NOT \inst4|inst4|outputs[7]~10_combout\;
\inst4|inst4|ALT_INV_outputs[7]~9_combout\ <= NOT \inst4|inst4|outputs[7]~9_combout\;
\inst4|inst4|ALT_INV_outputs[7]~8_combout\ <= NOT \inst4|inst4|outputs[7]~8_combout\;
\inst4|inst4|ALT_INV_outputs[7]~7_combout\ <= NOT \inst4|inst4|outputs[7]~7_combout\;
\inst4|inst4|ALT_INV_outputs[7]~6_combout\ <= NOT \inst4|inst4|outputs[7]~6_combout\;
\inst4|inst4|ALT_INV_outputs[7]~5_combout\ <= NOT \inst4|inst4|outputs[7]~5_combout\;
\inst4|inst4|ALT_INV_outputs[7]~4_combout\ <= NOT \inst4|inst4|outputs[7]~4_combout\;
\inst5|ALT_INV_Mux14~combout\ <= NOT \inst5|Mux14~combout\;
\inst5|ALT_INV_Mux14~7_combout\ <= NOT \inst5|Mux14~7_combout\;
\inst5|ALT_INV_Mux14~6_combout\ <= NOT \inst5|Mux14~6_combout\;
\inst5|ALT_INV_Mux14~5_combout\ <= NOT \inst5|Mux14~5_combout\;
\inst5|ALT_INV_Mux14~4_combout\ <= NOT \inst5|Mux14~4_combout\;
\inst5|ALT_INV_Mux14~3_combout\ <= NOT \inst5|Mux14~3_combout\;
\inst5|ALT_INV_Mux14~2_combout\ <= NOT \inst5|Mux14~2_combout\;
\inst5|ALT_INV_Mux14~1_combout\ <= NOT \inst5|Mux14~1_combout\;
\inst5|ALT_INV_Mux14~0_combout\ <= NOT \inst5|Mux14~0_combout\;
\inst5|ALT_INV_Mux13~combout\ <= NOT \inst5|Mux13~combout\;
\inst5|ALT_INV_Mux13~7_combout\ <= NOT \inst5|Mux13~7_combout\;
\inst5|ALT_INV_Mux13~6_combout\ <= NOT \inst5|Mux13~6_combout\;
\inst5|ALT_INV_Mux13~5_combout\ <= NOT \inst5|Mux13~5_combout\;
\inst5|ALT_INV_Mux13~4_combout\ <= NOT \inst5|Mux13~4_combout\;
\inst5|ALT_INV_Mux13~3_combout\ <= NOT \inst5|Mux13~3_combout\;
\inst5|ALT_INV_Mux13~2_combout\ <= NOT \inst5|Mux13~2_combout\;
\inst5|ALT_INV_Mux13~1_combout\ <= NOT \inst5|Mux13~1_combout\;
\inst5|ALT_INV_Mux13~0_combout\ <= NOT \inst5|Mux13~0_combout\;
\inst4|inst4|ALT_INV_outputs[7]~3_combout\ <= NOT \inst4|inst4|outputs[7]~3_combout\;
\inst4|inst4|ALT_INV_outputs[7]~2_combout\ <= NOT \inst4|inst4|outputs[7]~2_combout\;
\inst4|inst4|ALT_INV_outputs[7]~1_combout\ <= NOT \inst4|inst4|outputs[7]~1_combout\;
\inst4|inst4|ALT_INV_outputs[7]~0_combout\ <= NOT \inst4|inst4|outputs[7]~0_combout\;
\inst5|ALT_INV_Mux12~combout\ <= NOT \inst5|Mux12~combout\;
\inst5|ALT_INV_Mux12~6_combout\ <= NOT \inst5|Mux12~6_combout\;
\inst5|ALT_INV_Mux12~5_combout\ <= NOT \inst5|Mux12~5_combout\;
\inst5|ALT_INV_Mux12~4_combout\ <= NOT \inst5|Mux12~4_combout\;
\inst5|ALT_INV_Mux12~3_combout\ <= NOT \inst5|Mux12~3_combout\;
\inst5|ALT_INV_Mux12~2_combout\ <= NOT \inst5|Mux12~2_combout\;
\inst5|ALT_INV_Mux12~1_combout\ <= NOT \inst5|Mux12~1_combout\;
\inst5|ALT_INV_Mux12~0_combout\ <= NOT \inst5|Mux12~0_combout\;
\inst5|ALT_INV_Mux11~combout\ <= NOT \inst5|Mux11~combout\;
\inst5|ALT_INV_Mux11~6_combout\ <= NOT \inst5|Mux11~6_combout\;
\inst5|ALT_INV_Mux11~5_combout\ <= NOT \inst5|Mux11~5_combout\;
\inst5|ALT_INV_Mux11~4_combout\ <= NOT \inst5|Mux11~4_combout\;
\inst5|ALT_INV_Mux11~3_combout\ <= NOT \inst5|Mux11~3_combout\;
\inst5|ALT_INV_Mux11~2_combout\ <= NOT \inst5|Mux11~2_combout\;
\inst5|ALT_INV_Mux11~1_combout\ <= NOT \inst5|Mux11~1_combout\;
\inst5|ALT_INV_Mux11~0_combout\ <= NOT \inst5|Mux11~0_combout\;
\inst4|inst5|ALT_INV_outputs[7]~20_combout\ <= NOT \inst4|inst5|outputs[7]~20_combout\;
\inst5|ALT_INV_Mux18~combout\ <= NOT \inst5|Mux18~combout\;
\inst5|ALT_INV_Mux18~5_combout\ <= NOT \inst5|Mux18~5_combout\;
\inst5|ALT_INV_Mux18~4_combout\ <= NOT \inst5|Mux18~4_combout\;
\inst5|ALT_INV_Mux18~3_combout\ <= NOT \inst5|Mux18~3_combout\;
\inst5|ALT_INV_Mux18~2_combout\ <= NOT \inst5|Mux18~2_combout\;
\inst5|ALT_INV_Mux18~1_combout\ <= NOT \inst5|Mux18~1_combout\;
\inst5|ALT_INV_Mux18~0_combout\ <= NOT \inst5|Mux18~0_combout\;
\inst5|ALT_INV_Mux17~combout\ <= NOT \inst5|Mux17~combout\;
\inst5|ALT_INV_Mux17~5_combout\ <= NOT \inst5|Mux17~5_combout\;
\inst5|ALT_INV_Mux17~4_combout\ <= NOT \inst5|Mux17~4_combout\;
\inst5|ALT_INV_Mux17~3_combout\ <= NOT \inst5|Mux17~3_combout\;
\inst5|ALT_INV_Mux17~2_combout\ <= NOT \inst5|Mux17~2_combout\;
\inst5|ALT_INV_Mux17~1_combout\ <= NOT \inst5|Mux17~1_combout\;
\inst5|ALT_INV_Mux17~0_combout\ <= NOT \inst5|Mux17~0_combout\;
\inst4|inst5|ALT_INV_outputs[7]~19_combout\ <= NOT \inst4|inst5|outputs[7]~19_combout\;
\inst4|inst5|ALT_INV_outputs[7]~18_combout\ <= NOT \inst4|inst5|outputs[7]~18_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(7);
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(7);
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(7);
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~17_combout\ <= NOT \inst4|inst5|outputs[7]~17_combout\;
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(7);
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(7);
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(7);
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~16_combout\ <= NOT \inst4|inst5|outputs[7]~16_combout\;
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(7);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(7);
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(7);
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~15_combout\ <= NOT \inst4|inst5|outputs[7]~15_combout\;
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(7);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(7);
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(7);
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~14_combout\ <= NOT \inst4|inst5|outputs[7]~14_combout\;
\inst4|inst5|ALT_INV_outputs[7]~13_combout\ <= NOT \inst4|inst5|outputs[7]~13_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(7);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(7);
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(7);
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~12_combout\ <= NOT \inst4|inst5|outputs[7]~12_combout\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(7);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(7);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(7);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~11_combout\ <= NOT \inst4|inst5|outputs[7]~11_combout\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(7);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(7);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(7);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~10_combout\ <= NOT \inst4|inst5|outputs[7]~10_combout\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(7);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(7);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(7);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~9_combout\ <= NOT \inst4|inst5|outputs[7]~9_combout\;
\inst4|inst5|ALT_INV_outputs[7]~8_combout\ <= NOT \inst4|inst5|outputs[7]~8_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(7);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(7);
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(7);
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~7_combout\ <= NOT \inst4|inst5|outputs[7]~7_combout\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(7);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(7);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(7);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~6_combout\ <= NOT \inst4|inst5|outputs[7]~6_combout\;
\inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:43:REGX|Q\(7);
\inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:41:REGX|Q\(7);
\inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:42:REGX|Q\(7);
\inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:40:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~5_combout\ <= NOT \inst4|inst5|outputs[7]~5_combout\;
\inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:35:REGX|Q\(7);
\inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:33:REGX|Q\(7);
\inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:34:REGX|Q\(7);
\inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:32:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~4_combout\ <= NOT \inst4|inst5|outputs[7]~4_combout\;
\inst5|ALT_INV_Mux20~combout\ <= NOT \inst5|Mux20~combout\;
\inst5|ALT_INV_Mux20~5_combout\ <= NOT \inst5|Mux20~5_combout\;
\inst5|ALT_INV_Mux20~4_combout\ <= NOT \inst5|Mux20~4_combout\;
\inst5|ALT_INV_Mux20~3_combout\ <= NOT \inst5|Mux20~3_combout\;
\inst5|ALT_INV_Mux20~2_combout\ <= NOT \inst5|Mux20~2_combout\;
\inst5|ALT_INV_Mux20~1_combout\ <= NOT \inst5|Mux20~1_combout\;
\inst5|ALT_INV_Mux20~0_combout\ <= NOT \inst5|Mux20~0_combout\;
\inst5|ALT_INV_Mux19~combout\ <= NOT \inst5|Mux19~combout\;
\inst5|ALT_INV_Mux19~5_combout\ <= NOT \inst5|Mux19~5_combout\;
\inst5|ALT_INV_Mux19~4_combout\ <= NOT \inst5|Mux19~4_combout\;
\inst5|ALT_INV_Mux19~3_combout\ <= NOT \inst5|Mux19~3_combout\;
\inst5|ALT_INV_Mux19~2_combout\ <= NOT \inst5|Mux19~2_combout\;
\inst5|ALT_INV_Mux19~1_combout\ <= NOT \inst5|Mux19~1_combout\;
\inst5|ALT_INV_Mux19~0_combout\ <= NOT \inst5|Mux19~0_combout\;
\inst4|inst5|ALT_INV_outputs[7]~3_combout\ <= NOT \inst4|inst5|outputs[7]~3_combout\;
\inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:15:REGX|Q\(7);
\inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:13:REGX|Q\(7);
\inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:14:REGX|Q\(7);
\inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:12:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~2_combout\ <= NOT \inst4|inst5|outputs[7]~2_combout\;
\inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:7:REGX|Q\(7);
\inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:5:REGX|Q\(7);
\inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:6:REGX|Q\(7);
\inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:4:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~1_combout\ <= NOT \inst4|inst5|outputs[7]~1_combout\;
\inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:11:REGX|Q\(7);
\inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:9:REGX|Q\(7);
\inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:10:REGX|Q\(7);
\inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:8:REGX|Q\(7);
\inst4|inst5|ALT_INV_outputs[7]~0_combout\ <= NOT \inst4|inst5|outputs[7]~0_combout\;
\inst5|ALT_INV_Mux22~combout\ <= NOT \inst5|Mux22~combout\;
\inst5|ALT_INV_Mux22~6_combout\ <= NOT \inst5|Mux22~6_combout\;
\inst5|ALT_INV_Mux22~5_combout\ <= NOT \inst5|Mux22~5_combout\;
\inst5|ALT_INV_Mux22~4_combout\ <= NOT \inst5|Mux22~4_combout\;
\inst5|ALT_INV_Mux22~3_combout\ <= NOT \inst5|Mux22~3_combout\;
\inst5|ALT_INV_Mux22~2_combout\ <= NOT \inst5|Mux22~2_combout\;
\inst5|ALT_INV_Mux22~1_combout\ <= NOT \inst5|Mux22~1_combout\;
\inst5|ALT_INV_Mux22~0_combout\ <= NOT \inst5|Mux22~0_combout\;
\inst5|ALT_INV_Mux21~combout\ <= NOT \inst5|Mux21~combout\;
\inst5|ALT_INV_Mux21~5_combout\ <= NOT \inst5|Mux21~5_combout\;
\inst5|ALT_INV_Mux21~4_combout\ <= NOT \inst5|Mux21~4_combout\;
\inst5|ALT_INV_Mux21~3_combout\ <= NOT \inst5|Mux21~3_combout\;
\inst5|ALT_INV_Mux21~2_combout\ <= NOT \inst5|Mux21~2_combout\;
\inst5|ALT_INV_Mux21~1_combout\ <= NOT \inst5|Mux21~1_combout\;
\inst5|ALT_INV_Mux21~0_combout\ <= NOT \inst5|Mux21~0_combout\;
\inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:3:REGX|Q\(7);
\inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:1:REGX|Q\(7);
\inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:2:REGX|Q\(7);
\inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(7) <= NOT \inst4|inst7|GEN_REG:0:REGX|Q\(7);
\inst5|ALT_INV_Mux27~0_combout\ <= NOT \inst5|Mux27~0_combout\;
\inst8|addressStorage|ALT_INV_Q\(0) <= NOT \inst8|addressStorage|Q\(0);
\inst8|addressStorage|ALT_INV_Q\(1) <= NOT \inst8|addressStorage|Q\(1);
\inst8|addressStorage|ALT_INV_Q\(2) <= NOT \inst8|addressStorage|Q\(2);
\inst8|addressStorage|ALT_INV_Q\(3) <= NOT \inst8|addressStorage|Q\(3);
\inst8|addressStorage|ALT_INV_Q\(4) <= NOT \inst8|addressStorage|Q\(4);
\inst8|addressStorage|ALT_INV_Q\(5) <= NOT \inst8|addressStorage|Q\(5);
\inst8|addressStorage|ALT_INV_Q\(6) <= NOT \inst8|addressStorage|Q\(6);
\inst8|addressStorage|ALT_INV_Q\(7) <= NOT \inst8|addressStorage|Q\(7);
\inst8|addressStorage|ALT_INV_Q\(8) <= NOT \inst8|addressStorage|Q\(8);
\inst8|addressStorage|ALT_INV_Q\(9) <= NOT \inst8|addressStorage|Q\(9);
\inst8|addressStorage|ALT_INV_Q\(10) <= NOT \inst8|addressStorage|Q\(10);
\inst8|addressStorage|ALT_INV_Q\(11) <= NOT \inst8|addressStorage|Q\(11);
\inst8|addressStorage|ALT_INV_Q\(12) <= NOT \inst8|addressStorage|Q\(12);
\inst8|addressStorage|ALT_INV_Q\(13) <= NOT \inst8|addressStorage|Q\(13);
\inst8|addressStorage|ALT_INV_Q\(14) <= NOT \inst8|addressStorage|Q\(14);
\inst8|addressStorage|ALT_INV_Q\(15) <= NOT \inst8|addressStorage|Q\(15);
\inst1|ALT_INV_Mux0~1_combout\ <= NOT \inst1|Mux0~1_combout\;
\inst1|ALT_INV_Mux1~1_combout\ <= NOT \inst1|Mux1~1_combout\;
\inst1|ALT_INV_Mux2~1_combout\ <= NOT \inst1|Mux2~1_combout\;
\inst1|ALT_INV_Mux3~1_combout\ <= NOT \inst1|Mux3~1_combout\;
\inst1|ALT_INV_Mux4~1_combout\ <= NOT \inst1|Mux4~1_combout\;
\inst1|ALT_INV_Mux5~1_combout\ <= NOT \inst1|Mux5~1_combout\;
\inst1|ALT_INV_Mux6~1_combout\ <= NOT \inst1|Mux6~1_combout\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\ <= NOT \inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\;
\inst|PC_register_R|ALT_INV_Q[1]_OTERM75\ <= NOT \inst|PC_register_R|Q[1]_OTERM75\;
\inst|PC_register_R|ALT_INV_Q[1]_OTERM73\ <= NOT \inst|PC_register_R|Q[1]_OTERM73\;
\inst|PC_register_R|ALT_INV_Q[2]_OTERM71\ <= NOT \inst|PC_register_R|Q[2]_OTERM71\;
\inst|PC_register_R|ALT_INV_Q[2]_OTERM69\ <= NOT \inst|PC_register_R|Q[2]_OTERM69\;
\inst|PC_register_R|ALT_INV_Q[3]_OTERM67\ <= NOT \inst|PC_register_R|Q[3]_OTERM67\;
\inst|PC_register_R|ALT_INV_Q[3]_OTERM65\ <= NOT \inst|PC_register_R|Q[3]_OTERM65\;
\inst|PC_register_R|ALT_INV_Q[4]_OTERM63\ <= NOT \inst|PC_register_R|Q[4]_OTERM63\;
\inst|PC_register_R|ALT_INV_Q[4]_OTERM61\ <= NOT \inst|PC_register_R|Q[4]_OTERM61\;
\inst|PC_register_R|ALT_INV_Q[5]_OTERM59\ <= NOT \inst|PC_register_R|Q[5]_OTERM59\;
\inst|PC_register_R|ALT_INV_Q[5]_OTERM57\ <= NOT \inst|PC_register_R|Q[5]_OTERM57\;
\inst|PC_register_R|ALT_INV_Q[6]_OTERM55\ <= NOT \inst|PC_register_R|Q[6]_OTERM55\;
\inst|PC_register_R|ALT_INV_Q[6]_OTERM53\ <= NOT \inst|PC_register_R|Q[6]_OTERM53\;
\inst|PC_register_R|ALT_INV_Q[7]_OTERM51\ <= NOT \inst|PC_register_R|Q[7]_OTERM51\;
\inst|PC_register_R|ALT_INV_Q[7]_OTERM49\ <= NOT \inst|PC_register_R|Q[7]_OTERM49\;
\inst|PC_register_R|ALT_INV_Q[8]_OTERM47\ <= NOT \inst|PC_register_R|Q[8]_OTERM47\;
\inst|PC_register_R|ALT_INV_Q[8]_OTERM45\ <= NOT \inst|PC_register_R|Q[8]_OTERM45\;
\inst|PC_register_R|ALT_INV_Q[9]_OTERM43\ <= NOT \inst|PC_register_R|Q[9]_OTERM43\;
\inst|PC_register_R|ALT_INV_Q[9]_OTERM41\ <= NOT \inst|PC_register_R|Q[9]_OTERM41\;
\inst|PC_register_R|ALT_INV_Q[10]_OTERM39\ <= NOT \inst|PC_register_R|Q[10]_OTERM39\;
\inst|PC_register_R|ALT_INV_Q[10]_OTERM37\ <= NOT \inst|PC_register_R|Q[10]_OTERM37\;
\inst|PC_register_R|ALT_INV_Q[11]_OTERM35\ <= NOT \inst|PC_register_R|Q[11]_OTERM35\;
\inst|PC_register_R|ALT_INV_Q[11]_OTERM33\ <= NOT \inst|PC_register_R|Q[11]_OTERM33\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM29\ <= NOT \inst|PC_register_R|Q[0]_OTERM29\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM27\ <= NOT \inst|PC_register_R|Q[0]_OTERM27\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM25\ <= NOT \inst|PC_register_R|Q[0]_OTERM25\;
\inst|PC_register_R|ALT_INV_Q[0]_OTERM23\ <= NOT \inst|PC_register_R|Q[0]_OTERM23\;
\inst|PC_register_R|ALT_INV_Q[1]_OTERM21\ <= NOT \inst|PC_register_R|Q[1]_OTERM21\;
\inst|PC_register_R|ALT_INV_Q[2]_OTERM19\ <= NOT \inst|PC_register_R|Q[2]_OTERM19\;
\inst|PC_register_R|ALT_INV_Q[3]_OTERM17\ <= NOT \inst|PC_register_R|Q[3]_OTERM17\;
\inst|PC_register_R|ALT_INV_Q[4]_OTERM15\ <= NOT \inst|PC_register_R|Q[4]_OTERM15\;
\inst|PC_register_R|ALT_INV_Q[5]_OTERM13\ <= NOT \inst|PC_register_R|Q[5]_OTERM13\;
\inst|PC_register_R|ALT_INV_Q[6]_OTERM11\ <= NOT \inst|PC_register_R|Q[6]_OTERM11\;
\inst|PC_register_R|ALT_INV_Q[7]_OTERM9\ <= NOT \inst|PC_register_R|Q[7]_OTERM9\;
\inst|PC_register_R|ALT_INV_Q[8]_OTERM7\ <= NOT \inst|PC_register_R|Q[8]_OTERM7\;
\inst|PC_register_R|ALT_INV_Q[9]_OTERM5\ <= NOT \inst|PC_register_R|Q[9]_OTERM5\;
\inst|PC_register_R|ALT_INV_Q[10]_OTERM3\ <= NOT \inst|PC_register_R|Q[10]_OTERM3\;
\inst|PC_register_R|ALT_INV_Q[11]_OTERM1\ <= NOT \inst|PC_register_R|Q[11]_OTERM1\;
\ALT_INV_ClockIn~inputCLKENA0_outclk\ <= NOT \ClockIn~inputCLKENA0_outclk\;
\ALT_INV_PORT1IN[2]~input_o\ <= NOT \PORT1IN[2]~input_o\;
\ALT_INV_PORT1IN[6]~input_o\ <= NOT \PORT1IN[6]~input_o\;
\ALT_INV_DataIN[0]~input_o\ <= NOT \DataIN[0]~input_o\;
\ALT_INV_DataIN[1]~input_o\ <= NOT \DataIN[1]~input_o\;
\ALT_INV_DataIN[2]~input_o\ <= NOT \DataIN[2]~input_o\;
\ALT_INV_DataIN[3]~input_o\ <= NOT \DataIN[3]~input_o\;
\ALT_INV_DataIN[4]~input_o\ <= NOT \DataIN[4]~input_o\;
\ALT_INV_DataIN[5]~input_o\ <= NOT \DataIN[5]~input_o\;
\ALT_INV_DataIN[6]~input_o\ <= NOT \DataIN[6]~input_o\;
\ALT_INV_DataIN[7]~input_o\ <= NOT \DataIN[7]~input_o\;
\ALT_INV_ClockIn~input_o\ <= NOT \ClockIn~input_o\;
\inst5|ALT_INV_PCOut\(11) <= NOT \inst5|PCOut\(11);
\inst5|ALT_INV_PCOut\(10) <= NOT \inst5|PCOut\(10);
\inst5|ALT_INV_PCOut\(9) <= NOT \inst5|PCOut\(9);
\inst5|ALT_INV_PCOut\(8) <= NOT \inst5|PCOut\(8);
\inst5|ALT_INV_PCOut\(7) <= NOT \inst5|PCOut\(7);
\inst5|ALT_INV_PCOut\(6) <= NOT \inst5|PCOut\(6);
\inst5|ALT_INV_PCOut\(5) <= NOT \inst5|PCOut\(5);
\inst5|ALT_INV_PCOut\(4) <= NOT \inst5|PCOut\(4);
\inst5|ALT_INV_PCOut\(3) <= NOT \inst5|PCOut\(3);
\inst5|ALT_INV_PCOut\(2) <= NOT \inst5|PCOut\(2);
\inst5|ALT_INV_PCOut\(1) <= NOT \inst5|PCOut\(1);
\inst5|ALT_INV_EQ_LAT~combout\ <= NOT \inst5|EQ_LAT~combout\;
\inst5|ALT_INV_PCOut\(0) <= NOT \inst5|PCOut\(0);
\inst8|ALT_INV_bufferIn\(0) <= NOT \inst8|bufferIn\(0);
\inst8|ALT_INV_bufferIn\(1) <= NOT \inst8|bufferIn\(1);
\inst8|ALT_INV_bufferIn\(2) <= NOT \inst8|bufferIn\(2);
\inst8|ALT_INV_bufferIn\(3) <= NOT \inst8|bufferIn\(3);
\inst8|ALT_INV_bufferIn\(4) <= NOT \inst8|bufferIn\(4);
\inst8|ALT_INV_bufferIn\(5) <= NOT \inst8|bufferIn\(5);
\inst8|ALT_INV_bufferIn\(6) <= NOT \inst8|bufferIn\(6);
\inst8|ALT_INV_bufferIn\(7) <= NOT \inst8|bufferIn\(7);
\inst5|ALT_INV_Mux41~0_combout\ <= NOT \inst5|Mux41~0_combout\;
\inst5|ALT_INV_Mux40~0_combout\ <= NOT \inst5|Mux40~0_combout\;
\inst5|ALT_INV_Mux39~0_combout\ <= NOT \inst5|Mux39~0_combout\;
\inst5|ALT_INV_Mux38~0_combout\ <= NOT \inst5|Mux38~0_combout\;
\inst5|ALT_INV_Mux37~0_combout\ <= NOT \inst5|Mux37~0_combout\;
\inst5|ALT_INV_Mux36~0_combout\ <= NOT \inst5|Mux36~0_combout\;
\inst5|ALT_INV_Mux35~0_combout\ <= NOT \inst5|Mux35~0_combout\;
\inst5|ALT_INV_Mux34~0_combout\ <= NOT \inst5|Mux34~0_combout\;
\inst5|ALT_INV_Mux33~0_combout\ <= NOT \inst5|Mux33~0_combout\;
\inst5|ALT_INV_Mux32~0_combout\ <= NOT \inst5|Mux32~0_combout\;
\inst5|ALT_INV_Mux31~0_combout\ <= NOT \inst5|Mux31~0_combout\;
\inst5|ALT_INV_Mux29~0_combout\ <= NOT \inst5|Mux29~0_combout\;
\inst1|ALT_INV_Equal1~3_combout\ <= NOT \inst1|Equal1~3_combout\;
\inst1|ALT_INV_Equal1~2_combout\ <= NOT \inst1|Equal1~2_combout\;
\inst1|ALT_INV_Equal1~1_combout\ <= NOT \inst1|Equal1~1_combout\;
\inst1|ALT_INV_Equal1~0_combout\ <= NOT \inst1|Equal1~0_combout\;
\inst5|ALT_INV_Mux30~0_combout\ <= NOT \inst5|Mux30~0_combout\;
\inst5|ALT_INV_Mux10~combout\ <= NOT \inst5|Mux10~combout\;
\inst5|ALT_INV_Mux26~1_combout\ <= NOT \inst5|Mux26~1_combout\;
\inst5|ALT_INV_Mux42~0_combout\ <= NOT \inst5|Mux42~0_combout\;
\inst8|ALT_INV_dataOut[0]~15_combout\ <= NOT \inst8|dataOut[0]~15_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(0) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(0);
\inst8|ALT_INV_dataOut[0]~14_combout\ <= NOT \inst8|dataOut[0]~14_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(0) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(0);
\inst5|ALT_INV_Mux8~0_combout\ <= NOT \inst5|Mux8~0_combout\;
\inst8|ALT_INV_dataOut[1]~13_combout\ <= NOT \inst8|dataOut[1]~13_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(1) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(1);
\inst8|ALT_INV_dataOut[1]~12_combout\ <= NOT \inst8|dataOut[1]~12_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(1) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(1);
\inst5|ALT_INV_Mux7~0_combout\ <= NOT \inst5|Mux7~0_combout\;
\inst8|ALT_INV_dataOut[2]~11_combout\ <= NOT \inst8|dataOut[2]~11_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(2) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(2);
\inst8|ALT_INV_dataOut[2]~10_combout\ <= NOT \inst8|dataOut[2]~10_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(2) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(2);
\inst5|ALT_INV_Mux6~0_combout\ <= NOT \inst5|Mux6~0_combout\;
\inst8|ALT_INV_dataOut[3]~9_combout\ <= NOT \inst8|dataOut[3]~9_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(3) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(3);
\inst8|ALT_INV_dataOut[3]~8_combout\ <= NOT \inst8|dataOut[3]~8_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(3) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(3);
\inst5|ALT_INV_Mux5~0_combout\ <= NOT \inst5|Mux5~0_combout\;
\inst8|ALT_INV_dataOut[4]~7_combout\ <= NOT \inst8|dataOut[4]~7_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(4) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(4);
\inst8|ALT_INV_dataOut[4]~6_combout\ <= NOT \inst8|dataOut[4]~6_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(4) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(4);
\inst5|ALT_INV_Mux4~0_combout\ <= NOT \inst5|Mux4~0_combout\;
\inst8|ALT_INV_dataOut[5]~5_combout\ <= NOT \inst8|dataOut[5]~5_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(5) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(5);
\inst8|ALT_INV_dataOut[5]~4_combout\ <= NOT \inst8|dataOut[5]~4_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(5) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(5);
\inst5|ALT_INV_Mux3~0_combout\ <= NOT \inst5|Mux3~0_combout\;
\inst8|ALT_INV_dataOut[6]~3_combout\ <= NOT \inst8|dataOut[6]~3_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(6) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(6);
\inst8|ALT_INV_dataOut[6]~2_combout\ <= NOT \inst8|dataOut[6]~2_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(6) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(6);
\inst5|ALT_INV_Mux2~0_combout\ <= NOT \inst5|Mux2~0_combout\;
\inst4|inst5|ALT_INV_Equal0~63_combout\ <= NOT \inst4|inst5|Equal0~63_combout\;
\inst4|inst4|ALT_INV_Equal0~63_combout\ <= NOT \inst4|inst4|Equal0~63_combout\;
\inst4|inst5|ALT_INV_Equal0~62_combout\ <= NOT \inst4|inst5|Equal0~62_combout\;
\inst4|inst4|ALT_INV_Equal0~62_combout\ <= NOT \inst4|inst4|Equal0~62_combout\;
\inst4|inst5|ALT_INV_Equal0~61_combout\ <= NOT \inst4|inst5|Equal0~61_combout\;
\inst4|inst4|ALT_INV_Equal0~61_combout\ <= NOT \inst4|inst4|Equal0~61_combout\;
\inst4|inst5|ALT_INV_Equal0~60_combout\ <= NOT \inst4|inst5|Equal0~60_combout\;
\inst4|inst4|ALT_INV_Equal0~60_combout\ <= NOT \inst4|inst4|Equal0~60_combout\;
\inst4|inst5|ALT_INV_Equal0~59_combout\ <= NOT \inst4|inst5|Equal0~59_combout\;
\inst4|inst4|ALT_INV_Equal0~59_combout\ <= NOT \inst4|inst4|Equal0~59_combout\;
\inst4|inst5|ALT_INV_Equal0~58_combout\ <= NOT \inst4|inst5|Equal0~58_combout\;
\inst4|inst4|ALT_INV_Equal0~58_combout\ <= NOT \inst4|inst4|Equal0~58_combout\;
\inst4|inst5|ALT_INV_Equal0~57_combout\ <= NOT \inst4|inst5|Equal0~57_combout\;
\inst4|inst4|ALT_INV_Equal0~57_combout\ <= NOT \inst4|inst4|Equal0~57_combout\;
\inst4|inst5|ALT_INV_Equal0~56_combout\ <= NOT \inst4|inst5|Equal0~56_combout\;
\inst4|inst4|ALT_INV_Equal0~56_combout\ <= NOT \inst4|inst4|Equal0~56_combout\;
\inst4|inst5|ALT_INV_Equal0~55_combout\ <= NOT \inst4|inst5|Equal0~55_combout\;
\inst4|inst4|ALT_INV_Equal0~55_combout\ <= NOT \inst4|inst4|Equal0~55_combout\;
\inst4|inst5|ALT_INV_Equal0~54_combout\ <= NOT \inst4|inst5|Equal0~54_combout\;
\inst4|inst4|ALT_INV_Equal0~54_combout\ <= NOT \inst4|inst4|Equal0~54_combout\;
\inst4|inst5|ALT_INV_Equal0~53_combout\ <= NOT \inst4|inst5|Equal0~53_combout\;
\inst4|inst4|ALT_INV_Equal0~53_combout\ <= NOT \inst4|inst4|Equal0~53_combout\;
\inst4|inst5|ALT_INV_Equal0~52_combout\ <= NOT \inst4|inst5|Equal0~52_combout\;
\inst4|inst4|ALT_INV_Equal0~52_combout\ <= NOT \inst4|inst4|Equal0~52_combout\;
\inst4|inst5|ALT_INV_Equal0~51_combout\ <= NOT \inst4|inst5|Equal0~51_combout\;
\inst4|inst4|ALT_INV_Equal0~51_combout\ <= NOT \inst4|inst4|Equal0~51_combout\;
\inst4|inst5|ALT_INV_Equal0~50_combout\ <= NOT \inst4|inst5|Equal0~50_combout\;
\inst4|inst4|ALT_INV_Equal0~50_combout\ <= NOT \inst4|inst4|Equal0~50_combout\;
\inst4|inst5|ALT_INV_Equal0~49_combout\ <= NOT \inst4|inst5|Equal0~49_combout\;
\inst4|inst4|ALT_INV_Equal0~49_combout\ <= NOT \inst4|inst4|Equal0~49_combout\;
\inst4|inst5|ALT_INV_Equal0~48_combout\ <= NOT \inst4|inst5|Equal0~48_combout\;
\inst4|inst4|ALT_INV_Equal0~48_combout\ <= NOT \inst4|inst4|Equal0~48_combout\;
\inst4|inst5|ALT_INV_Equal0~47_combout\ <= NOT \inst4|inst5|Equal0~47_combout\;
\inst4|inst4|ALT_INV_Equal0~47_combout\ <= NOT \inst4|inst4|Equal0~47_combout\;
\inst4|inst5|ALT_INV_Equal0~46_combout\ <= NOT \inst4|inst5|Equal0~46_combout\;
\inst4|inst4|ALT_INV_Equal0~46_combout\ <= NOT \inst4|inst4|Equal0~46_combout\;
\inst4|inst5|ALT_INV_Equal0~45_combout\ <= NOT \inst4|inst5|Equal0~45_combout\;
\inst4|inst4|ALT_INV_Equal0~45_combout\ <= NOT \inst4|inst4|Equal0~45_combout\;
\inst4|inst5|ALT_INV_Equal0~44_combout\ <= NOT \inst4|inst5|Equal0~44_combout\;
\inst4|inst4|ALT_INV_Equal0~44_combout\ <= NOT \inst4|inst4|Equal0~44_combout\;
\inst4|inst5|ALT_INV_Equal0~43_combout\ <= NOT \inst4|inst5|Equal0~43_combout\;
\inst4|inst4|ALT_INV_Equal0~43_combout\ <= NOT \inst4|inst4|Equal0~43_combout\;
\inst4|inst5|ALT_INV_Equal0~42_combout\ <= NOT \inst4|inst5|Equal0~42_combout\;
\inst4|inst4|ALT_INV_Equal0~42_combout\ <= NOT \inst4|inst4|Equal0~42_combout\;
\inst4|inst5|ALT_INV_Equal0~41_combout\ <= NOT \inst4|inst5|Equal0~41_combout\;
\inst4|inst4|ALT_INV_Equal0~41_combout\ <= NOT \inst4|inst4|Equal0~41_combout\;
\inst4|inst5|ALT_INV_Equal0~40_combout\ <= NOT \inst4|inst5|Equal0~40_combout\;
\inst4|inst4|ALT_INV_Equal0~40_combout\ <= NOT \inst4|inst4|Equal0~40_combout\;
\inst4|inst5|ALT_INV_Equal0~39_combout\ <= NOT \inst4|inst5|Equal0~39_combout\;
\inst4|inst4|ALT_INV_Equal0~39_combout\ <= NOT \inst4|inst4|Equal0~39_combout\;
\inst4|inst5|ALT_INV_Equal0~38_combout\ <= NOT \inst4|inst5|Equal0~38_combout\;
\inst4|inst4|ALT_INV_Equal0~38_combout\ <= NOT \inst4|inst4|Equal0~38_combout\;
\inst4|inst5|ALT_INV_Equal0~37_combout\ <= NOT \inst4|inst5|Equal0~37_combout\;
\inst4|inst4|ALT_INV_Equal0~37_combout\ <= NOT \inst4|inst4|Equal0~37_combout\;
\inst4|inst5|ALT_INV_Equal0~36_combout\ <= NOT \inst4|inst5|Equal0~36_combout\;
\inst4|inst4|ALT_INV_Equal0~36_combout\ <= NOT \inst4|inst4|Equal0~36_combout\;
\inst4|inst5|ALT_INV_Equal0~35_combout\ <= NOT \inst4|inst5|Equal0~35_combout\;
\inst4|inst4|ALT_INV_Equal0~35_combout\ <= NOT \inst4|inst4|Equal0~35_combout\;
\inst4|inst5|ALT_INV_Equal0~34_combout\ <= NOT \inst4|inst5|Equal0~34_combout\;
\inst4|inst4|ALT_INV_Equal0~34_combout\ <= NOT \inst4|inst4|Equal0~34_combout\;
\inst4|inst5|ALT_INV_Equal0~33_combout\ <= NOT \inst4|inst5|Equal0~33_combout\;
\inst4|inst4|ALT_INV_Equal0~33_combout\ <= NOT \inst4|inst4|Equal0~33_combout\;
\inst4|inst5|ALT_INV_Equal0~32_combout\ <= NOT \inst4|inst5|Equal0~32_combout\;
\inst4|inst4|ALT_INV_Equal0~32_combout\ <= NOT \inst4|inst4|Equal0~32_combout\;
\inst4|inst5|ALT_INV_Equal0~31_combout\ <= NOT \inst4|inst5|Equal0~31_combout\;
\inst4|inst4|ALT_INV_Equal0~31_combout\ <= NOT \inst4|inst4|Equal0~31_combout\;
\inst4|inst5|ALT_INV_Equal0~30_combout\ <= NOT \inst4|inst5|Equal0~30_combout\;
\inst4|inst4|ALT_INV_Equal0~30_combout\ <= NOT \inst4|inst4|Equal0~30_combout\;
\inst4|inst5|ALT_INV_Equal0~29_combout\ <= NOT \inst4|inst5|Equal0~29_combout\;
\inst4|inst4|ALT_INV_Equal0~29_combout\ <= NOT \inst4|inst4|Equal0~29_combout\;
\inst4|inst5|ALT_INV_Equal0~28_combout\ <= NOT \inst4|inst5|Equal0~28_combout\;
\inst4|inst4|ALT_INV_Equal0~28_combout\ <= NOT \inst4|inst4|Equal0~28_combout\;
\inst4|inst5|ALT_INV_Equal0~27_combout\ <= NOT \inst4|inst5|Equal0~27_combout\;
\inst4|inst4|ALT_INV_Equal0~27_combout\ <= NOT \inst4|inst4|Equal0~27_combout\;
\inst4|inst5|ALT_INV_Equal0~26_combout\ <= NOT \inst4|inst5|Equal0~26_combout\;
\inst4|inst4|ALT_INV_Equal0~26_combout\ <= NOT \inst4|inst4|Equal0~26_combout\;
\inst4|inst5|ALT_INV_Equal0~25_combout\ <= NOT \inst4|inst5|Equal0~25_combout\;
\inst4|inst4|ALT_INV_Equal0~25_combout\ <= NOT \inst4|inst4|Equal0~25_combout\;
\inst4|inst5|ALT_INV_Equal0~24_combout\ <= NOT \inst4|inst5|Equal0~24_combout\;
\inst4|inst4|ALT_INV_Equal0~24_combout\ <= NOT \inst4|inst4|Equal0~24_combout\;
\inst4|inst5|ALT_INV_Equal0~23_combout\ <= NOT \inst4|inst5|Equal0~23_combout\;
\inst4|inst4|ALT_INV_Equal0~23_combout\ <= NOT \inst4|inst4|Equal0~23_combout\;
\inst4|inst5|ALT_INV_Equal0~22_combout\ <= NOT \inst4|inst5|Equal0~22_combout\;
\inst4|inst4|ALT_INV_Equal0~22_combout\ <= NOT \inst4|inst4|Equal0~22_combout\;
\inst4|inst5|ALT_INV_Equal0~21_combout\ <= NOT \inst4|inst5|Equal0~21_combout\;
\inst4|inst4|ALT_INV_Equal0~21_combout\ <= NOT \inst4|inst4|Equal0~21_combout\;
\inst4|inst5|ALT_INV_Equal0~20_combout\ <= NOT \inst4|inst5|Equal0~20_combout\;
\inst4|inst4|ALT_INV_Equal0~20_combout\ <= NOT \inst4|inst4|Equal0~20_combout\;
\inst4|inst5|ALT_INV_Equal0~19_combout\ <= NOT \inst4|inst5|Equal0~19_combout\;
\inst4|inst4|ALT_INV_Equal0~19_combout\ <= NOT \inst4|inst4|Equal0~19_combout\;
\inst4|inst5|ALT_INV_Equal0~18_combout\ <= NOT \inst4|inst5|Equal0~18_combout\;
\inst4|inst4|ALT_INV_Equal0~18_combout\ <= NOT \inst4|inst4|Equal0~18_combout\;
\inst4|inst5|ALT_INV_Equal0~17_combout\ <= NOT \inst4|inst5|Equal0~17_combout\;
\inst4|inst4|ALT_INV_Equal0~17_combout\ <= NOT \inst4|inst4|Equal0~17_combout\;
\inst4|inst5|ALT_INV_Equal0~16_combout\ <= NOT \inst4|inst5|Equal0~16_combout\;
\inst4|inst4|ALT_INV_Equal0~16_combout\ <= NOT \inst4|inst4|Equal0~16_combout\;
\inst4|inst5|ALT_INV_Equal0~15_combout\ <= NOT \inst4|inst5|Equal0~15_combout\;
\inst4|inst4|ALT_INV_Equal0~15_combout\ <= NOT \inst4|inst4|Equal0~15_combout\;
\inst4|inst5|ALT_INV_Equal0~14_combout\ <= NOT \inst4|inst5|Equal0~14_combout\;
\inst4|inst4|ALT_INV_Equal0~14_combout\ <= NOT \inst4|inst4|Equal0~14_combout\;
\inst4|inst5|ALT_INV_Equal0~13_combout\ <= NOT \inst4|inst5|Equal0~13_combout\;
\inst4|inst4|ALT_INV_Equal0~13_combout\ <= NOT \inst4|inst4|Equal0~13_combout\;
\inst4|inst5|ALT_INV_Equal0~12_combout\ <= NOT \inst4|inst5|Equal0~12_combout\;
\inst4|inst4|ALT_INV_Equal0~12_combout\ <= NOT \inst4|inst4|Equal0~12_combout\;
\inst4|inst5|ALT_INV_Equal0~11_combout\ <= NOT \inst4|inst5|Equal0~11_combout\;
\inst4|inst4|ALT_INV_Equal0~11_combout\ <= NOT \inst4|inst4|Equal0~11_combout\;
\inst4|inst5|ALT_INV_Equal0~10_combout\ <= NOT \inst4|inst5|Equal0~10_combout\;
\inst4|inst4|ALT_INV_Equal0~10_combout\ <= NOT \inst4|inst4|Equal0~10_combout\;
\inst4|inst5|ALT_INV_Equal0~9_combout\ <= NOT \inst4|inst5|Equal0~9_combout\;
\inst4|inst4|ALT_INV_Equal0~9_combout\ <= NOT \inst4|inst4|Equal0~9_combout\;
\inst4|inst5|ALT_INV_Equal0~8_combout\ <= NOT \inst4|inst5|Equal0~8_combout\;
\inst4|inst4|ALT_INV_Equal0~8_combout\ <= NOT \inst4|inst4|Equal0~8_combout\;
\inst4|inst5|ALT_INV_Equal0~7_combout\ <= NOT \inst4|inst5|Equal0~7_combout\;
\inst4|inst4|ALT_INV_Equal0~7_combout\ <= NOT \inst4|inst4|Equal0~7_combout\;
\inst4|inst5|ALT_INV_Equal0~6_combout\ <= NOT \inst4|inst5|Equal0~6_combout\;
\inst4|inst4|ALT_INV_Equal0~6_combout\ <= NOT \inst4|inst4|Equal0~6_combout\;
\inst4|inst5|ALT_INV_Equal0~5_combout\ <= NOT \inst4|inst5|Equal0~5_combout\;
\inst4|inst4|ALT_INV_Equal0~5_combout\ <= NOT \inst4|inst4|Equal0~5_combout\;
\inst4|inst5|ALT_INV_Equal0~4_combout\ <= NOT \inst4|inst5|Equal0~4_combout\;
\inst4|inst4|ALT_INV_Equal0~4_combout\ <= NOT \inst4|inst4|Equal0~4_combout\;
\inst4|inst5|ALT_INV_Equal0~3_combout\ <= NOT \inst4|inst5|Equal0~3_combout\;
\inst4|inst4|ALT_INV_Equal0~3_combout\ <= NOT \inst4|inst4|Equal0~3_combout\;
\inst4|inst5|ALT_INV_Equal0~2_combout\ <= NOT \inst4|inst5|Equal0~2_combout\;
\inst4|inst4|ALT_INV_Equal0~2_combout\ <= NOT \inst4|inst4|Equal0~2_combout\;
\inst4|inst5|ALT_INV_Equal0~1_combout\ <= NOT \inst4|inst5|Equal0~1_combout\;
\inst4|inst4|ALT_INV_Equal0~1_combout\ <= NOT \inst4|inst4|Equal0~1_combout\;
\inst8|ALT_INV_dataOut[7]~1_combout\ <= NOT \inst8|dataOut[7]~1_combout\;
\inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(7) <= NOT \inst10|GEN_REG_sIn:0:REGX|Q\(7);
\inst8|ALT_INV_dataOut[7]~0_combout\ <= NOT \inst8|dataOut[7]~0_combout\;
\inst10|outputmux|ALT_INV_Equal0~2_combout\ <= NOT \inst10|outputmux|Equal0~2_combout\;
\inst10|outputmux|ALT_INV_Equal0~1_combout\ <= NOT \inst10|outputmux|Equal0~1_combout\;
\inst10|outputmux|ALT_INV_Equal0~0_combout\ <= NOT \inst10|outputmux|Equal0~0_combout\;
\inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(7) <= NOT \inst10|GEN_REG_sIn:1:REGX|Q\(7);
\inst4|inst5|ALT_INV_Equal0~0_combout\ <= NOT \inst4|inst5|Equal0~0_combout\;
\inst5|ALT_INV_Mux1~1_combout\ <= NOT \inst5|Mux1~1_combout\;
\inst5|ALT_INV_Mux1~0_combout\ <= NOT \inst5|Mux1~0_combout\;
\inst5|ALT_INV_Mux10~0_combout\ <= NOT \inst5|Mux10~0_combout\;
\inst4|inst4|ALT_INV_Equal0~0_combout\ <= NOT \inst4|inst4|Equal0~0_combout\;
\inst5|ALT_INV_Mux25~0_combout\ <= NOT \inst5|Mux25~0_combout\;
\inst8|ALT_INV_outClockEn~q\ <= NOT \inst8|outClockEn~q\;
\inst1|ALT_INV_Mux7~1_combout\ <= NOT \inst1|Mux7~1_combout\;
\inst4|inst5|ALT_INV_outputs[0]~167_combout\ <= NOT \inst4|inst5|outputs[0]~167_combout\;
\inst4|inst5|ALT_INV_outputs[0]~166_combout\ <= NOT \inst4|inst5|outputs[0]~166_combout\;
\inst4|inst5|ALT_INV_outputs[0]~165_combout\ <= NOT \inst4|inst5|outputs[0]~165_combout\;
\inst4|inst5|ALT_INV_outputs[0]~164_combout\ <= NOT \inst4|inst5|outputs[0]~164_combout\;
\inst4|inst5|ALT_INV_outputs[0]~163_combout\ <= NOT \inst4|inst5|outputs[0]~163_combout\;
\inst4|inst5|ALT_INV_outputs[0]~162_combout\ <= NOT \inst4|inst5|outputs[0]~162_combout\;
\inst4|inst5|ALT_INV_outputs[0]~161_combout\ <= NOT \inst4|inst5|outputs[0]~161_combout\;
\inst4|inst5|ALT_INV_outputs[0]~160_combout\ <= NOT \inst4|inst5|outputs[0]~160_combout\;
\inst4|inst5|ALT_INV_outputs[0]~159_combout\ <= NOT \inst4|inst5|outputs[0]~159_combout\;
\inst4|inst5|ALT_INV_outputs[0]~158_combout\ <= NOT \inst4|inst5|outputs[0]~158_combout\;
\inst4|inst5|ALT_INV_outputs[0]~157_combout\ <= NOT \inst4|inst5|outputs[0]~157_combout\;
\inst4|inst5|ALT_INV_outputs[0]~156_combout\ <= NOT \inst4|inst5|outputs[0]~156_combout\;
\inst4|inst5|ALT_INV_outputs[0]~155_combout\ <= NOT \inst4|inst5|outputs[0]~155_combout\;
\inst4|inst5|ALT_INV_outputs[0]~154_combout\ <= NOT \inst4|inst5|outputs[0]~154_combout\;
\inst4|inst5|ALT_INV_outputs[0]~153_combout\ <= NOT \inst4|inst5|outputs[0]~153_combout\;
\inst4|inst5|ALT_INV_outputs[0]~152_combout\ <= NOT \inst4|inst5|outputs[0]~152_combout\;
\inst4|inst5|ALT_INV_outputs[0]~151_combout\ <= NOT \inst4|inst5|outputs[0]~151_combout\;
\inst4|inst5|ALT_INV_outputs[0]~150_combout\ <= NOT \inst4|inst5|outputs[0]~150_combout\;
\inst4|inst5|ALT_INV_outputs[0]~149_combout\ <= NOT \inst4|inst5|outputs[0]~149_combout\;
\inst4|inst5|ALT_INV_outputs[0]~148_combout\ <= NOT \inst4|inst5|outputs[0]~148_combout\;
\inst4|inst5|ALT_INV_outputs[0]~147_combout\ <= NOT \inst4|inst5|outputs[0]~147_combout\;
\inst4|inst4|ALT_INV_outputs[0]~167_combout\ <= NOT \inst4|inst4|outputs[0]~167_combout\;
\inst4|inst4|ALT_INV_outputs[0]~166_combout\ <= NOT \inst4|inst4|outputs[0]~166_combout\;
\inst4|inst4|ALT_INV_outputs[0]~165_combout\ <= NOT \inst4|inst4|outputs[0]~165_combout\;
\inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:63:REGX|Q\(0);
\inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:61:REGX|Q\(0);
\inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:62:REGX|Q\(0);
\inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:60:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~164_combout\ <= NOT \inst4|inst4|outputs[0]~164_combout\;
\inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:55:REGX|Q\(0);
\inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:53:REGX|Q\(0);
\inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:54:REGX|Q\(0);
\inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:52:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~163_combout\ <= NOT \inst4|inst4|outputs[0]~163_combout\;
\inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:59:REGX|Q\(0);
\inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:57:REGX|Q\(0);
\inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:58:REGX|Q\(0);
\inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:56:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~162_combout\ <= NOT \inst4|inst4|outputs[0]~162_combout\;
\inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:51:REGX|Q\(0);
\inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:49:REGX|Q\(0);
\inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:50:REGX|Q\(0);
\inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:48:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~161_combout\ <= NOT \inst4|inst4|outputs[0]~161_combout\;
\inst4|inst4|ALT_INV_outputs[0]~160_combout\ <= NOT \inst4|inst4|outputs[0]~160_combout\;
\inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:31:REGX|Q\(0);
\inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:29:REGX|Q\(0);
\inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:30:REGX|Q\(0);
\inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:28:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~159_combout\ <= NOT \inst4|inst4|outputs[0]~159_combout\;
\inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:23:REGX|Q\(0);
\inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:21:REGX|Q\(0);
\inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:22:REGX|Q\(0);
\inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:20:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~158_combout\ <= NOT \inst4|inst4|outputs[0]~158_combout\;
\inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:27:REGX|Q\(0);
\inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:25:REGX|Q\(0);
\inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:26:REGX|Q\(0);
\inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:24:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~157_combout\ <= NOT \inst4|inst4|outputs[0]~157_combout\;
\inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:19:REGX|Q\(0);
\inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:17:REGX|Q\(0);
\inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:18:REGX|Q\(0);
\inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:16:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~156_combout\ <= NOT \inst4|inst4|outputs[0]~156_combout\;
\inst4|inst4|ALT_INV_outputs[0]~155_combout\ <= NOT \inst4|inst4|outputs[0]~155_combout\;
\inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:47:REGX|Q\(0);
\inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:45:REGX|Q\(0);
\inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:46:REGX|Q\(0);
\inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:44:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~154_combout\ <= NOT \inst4|inst4|outputs[0]~154_combout\;
\inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:39:REGX|Q\(0);
\inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:37:REGX|Q\(0);
\inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:38:REGX|Q\(0);
\inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(0) <= NOT \inst4|inst7|GEN_REG:36:REGX|Q\(0);
\inst4|inst4|ALT_INV_outputs[0]~153_combout\ <= NOT \inst4|inst4|outputs[0]~153_combout\;
\inst8|ALT_INV_AddressR\(3) <= NOT \inst8|AddressR\(3);
\inst8|ALT_INV_AddressR\(4) <= NOT \inst8|AddressR\(4);
\inst8|ALT_INV_AddressR\(8) <= NOT \inst8|AddressR\(8);
\inst8|ALT_INV_AddressR\(9) <= NOT \inst8|AddressR\(9);
\inst8|ALT_INV_AddressR\(10) <= NOT \inst8|AddressR\(10);
\inst8|ALT_INV_AddressR\(14) <= NOT \inst8|AddressR\(14);
\inst8|ALT_INV_AddressR\(15) <= NOT \inst8|AddressR\(15);
\inst1|ALT_INV_Add0~25_sumout\ <= NOT \inst1|Add0~25_sumout\;
\inst1|ALT_INV_Add1~25_sumout\ <= NOT \inst1|Add1~25_sumout\;
\inst1|ALT_INV_Add2~25_sumout\ <= NOT \inst1|Add2~25_sumout\;
\inst1|ALT_INV_Add0~21_sumout\ <= NOT \inst1|Add0~21_sumout\;
\inst1|ALT_INV_Add1~21_sumout\ <= NOT \inst1|Add1~21_sumout\;
\inst1|ALT_INV_Add2~21_sumout\ <= NOT \inst1|Add2~21_sumout\;
\inst1|ALT_INV_Add0~17_sumout\ <= NOT \inst1|Add0~17_sumout\;
\inst1|ALT_INV_Add1~17_sumout\ <= NOT \inst1|Add1~17_sumout\;
\inst1|ALT_INV_Add2~17_sumout\ <= NOT \inst1|Add2~17_sumout\;
\inst1|ALT_INV_Add0~13_sumout\ <= NOT \inst1|Add0~13_sumout\;
\inst1|ALT_INV_Add1~13_sumout\ <= NOT \inst1|Add1~13_sumout\;
\inst1|ALT_INV_Add2~13_sumout\ <= NOT \inst1|Add2~13_sumout\;
\inst1|ALT_INV_Add0~9_sumout\ <= NOT \inst1|Add0~9_sumout\;
\inst1|ALT_INV_Add1~9_sumout\ <= NOT \inst1|Add1~9_sumout\;
\inst1|ALT_INV_Add2~9_sumout\ <= NOT \inst1|Add2~9_sumout\;
\inst1|ALT_INV_Add0~5_sumout\ <= NOT \inst1|Add0~5_sumout\;
\inst1|ALT_INV_Add1~5_sumout\ <= NOT \inst1|Add1~5_sumout\;
\inst1|ALT_INV_Add2~5_sumout\ <= NOT \inst1|Add2~5_sumout\;
\inst1|ALT_INV_Add0~1_sumout\ <= NOT \inst1|Add0~1_sumout\;
\inst1|ALT_INV_Add1~1_sumout\ <= NOT \inst1|Add1~1_sumout\;
\inst1|ALT_INV_Add2~1_sumout\ <= NOT \inst1|Add2~1_sumout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(7);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(6);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(9);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(8);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(11);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(10);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(5);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(4);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(3);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(2);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(1);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(0);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(15);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(14);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(13);
\inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst2|altsyncram_component|auto_generated|q_a\(12);

-- Location: IOOBUF_X18_Y0_N2
\memclock~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|clkO~combout\,
	devoe => ww_devoe,
	o => ww_memclock);

-- Location: IOOBUF_X0_Y21_N39
\Address[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(15),
	devoe => ww_devoe,
	o => ww_Address(15));

-- Location: IOOBUF_X14_Y0_N36
\Address[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(14),
	devoe => ww_devoe,
	o => ww_Address(14));

-- Location: IOOBUF_X11_Y0_N53
\Address[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(13),
	devoe => ww_devoe,
	o => ww_Address(13));

-- Location: IOOBUF_X11_Y0_N19
\Address[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(12),
	devoe => ww_devoe,
	o => ww_Address(12));

-- Location: IOOBUF_X0_Y20_N22
\Address[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(11),
	devoe => ww_devoe,
	o => ww_Address(11));

-- Location: IOOBUF_X12_Y0_N36
\Address[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(10),
	devoe => ww_devoe,
	o => ww_Address(10));

-- Location: IOOBUF_X0_Y20_N56
\Address[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(9),
	devoe => ww_devoe,
	o => ww_Address(9));

-- Location: IOOBUF_X33_Y0_N42
\Address[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(8),
	devoe => ww_devoe,
	o => ww_Address(8));

-- Location: IOOBUF_X12_Y0_N2
\Address[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(7),
	devoe => ww_devoe,
	o => ww_Address(7));

-- Location: IOOBUF_X14_Y0_N53
\Address[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(6),
	devoe => ww_devoe,
	o => ww_Address(6));

-- Location: IOOBUF_X12_Y45_N19
\Address[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(5),
	devoe => ww_devoe,
	o => ww_Address(5));

-- Location: IOOBUF_X0_Y20_N5
\Address[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(4),
	devoe => ww_devoe,
	o => ww_Address(4));

-- Location: IOOBUF_X54_Y14_N45
\Address[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(3),
	devoe => ww_devoe,
	o => ww_Address(3));

-- Location: IOOBUF_X11_Y0_N36
\Address[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(2),
	devoe => ww_devoe,
	o => ww_Address(2));

-- Location: IOOBUF_X0_Y20_N39
\Address[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(1),
	devoe => ww_devoe,
	o => ww_Address(1));

-- Location: IOOBUF_X24_Y0_N19
\Address[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|addressStorage|Q\(0),
	devoe => ww_devoe,
	o => ww_Address(0));

-- Location: IOOBUF_X0_Y18_N79
\ALUO[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux0~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(7));

-- Location: IOOBUF_X0_Y18_N96
\ALUO[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux1~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(6));

-- Location: IOOBUF_X0_Y18_N62
\ALUO[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux2~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(5));

-- Location: IOOBUF_X0_Y18_N45
\ALUO[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux3~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(4));

-- Location: IOOBUF_X0_Y19_N39
\ALUO[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux4~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(3));

-- Location: IOOBUF_X0_Y19_N56
\ALUO[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux5~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(2));

-- Location: IOOBUF_X0_Y19_N5
\ALUO[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux6~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(1));

-- Location: IOOBUF_X0_Y19_N22
\ALUO[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|Mux7~1_combout\,
	devoe => ww_devoe,
	o => ww_ALUO(0));

-- Location: IOOBUF_X33_Y0_N76
\DataOUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(7),
	devoe => ww_devoe,
	o => ww_DataOUT(7));

-- Location: IOOBUF_X36_Y0_N19
\DataOUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(6),
	devoe => ww_devoe,
	o => ww_DataOUT(6));

-- Location: IOOBUF_X14_Y0_N2
\DataOUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(5),
	devoe => ww_devoe,
	o => ww_DataOUT(5));

-- Location: IOOBUF_X33_Y0_N59
\DataOUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(4),
	devoe => ww_devoe,
	o => ww_DataOUT(4));

-- Location: IOOBUF_X18_Y0_N53
\DataOUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(3),
	devoe => ww_devoe,
	o => ww_DataOUT(3));

-- Location: IOOBUF_X14_Y0_N19
\DataOUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(2),
	devoe => ww_devoe,
	o => ww_DataOUT(2));

-- Location: IOOBUF_X34_Y0_N36
\DataOUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(1),
	devoe => ww_devoe,
	o => ww_DataOUT(1));

-- Location: IOOBUF_X34_Y0_N2
\DataOUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|bufferIn\(0),
	devoe => ww_devoe,
	o => ww_DataOUT(0));

-- Location: IOOBUF_X22_Y0_N19
\PORT1OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(7),
	devoe => ww_devoe,
	o => ww_PORT1OUT(15));

-- Location: IOOBUF_X25_Y0_N19
\PORT1OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(6),
	devoe => ww_devoe,
	o => ww_PORT1OUT(14));

-- Location: IOOBUF_X29_Y0_N2
\PORT1OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(5),
	devoe => ww_devoe,
	o => ww_PORT1OUT(13));

-- Location: IOOBUF_X23_Y0_N42
\PORT1OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(4),
	devoe => ww_devoe,
	o => ww_PORT1OUT(12));

-- Location: IOOBUF_X24_Y0_N53
\PORT1OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(3),
	devoe => ww_devoe,
	o => ww_PORT1OUT(11));

-- Location: IOOBUF_X25_Y0_N36
\PORT1OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(2),
	devoe => ww_devoe,
	o => ww_PORT1OUT(10));

-- Location: IOOBUF_X24_Y0_N2
\PORT1OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(1),
	devoe => ww_devoe,
	o => ww_PORT1OUT(9));

-- Location: IOOBUF_X23_Y0_N59
\PORT1OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:1:REGX|Q\(0),
	devoe => ww_devoe,
	o => ww_PORT1OUT(8));

-- Location: IOOBUF_X25_Y0_N53
\PORT1OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(7),
	devoe => ww_devoe,
	o => ww_PORT1OUT(7));

-- Location: IOOBUF_X19_Y0_N2
\PORT1OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(6),
	devoe => ww_devoe,
	o => ww_PORT1OUT(6));

-- Location: IOOBUF_X25_Y0_N2
\PORT1OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(5),
	devoe => ww_devoe,
	o => ww_PORT1OUT(5));

-- Location: IOOBUF_X22_Y0_N53
\PORT1OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(4),
	devoe => ww_devoe,
	o => ww_PORT1OUT(4));

-- Location: IOOBUF_X22_Y0_N36
\PORT1OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(3),
	devoe => ww_devoe,
	o => ww_PORT1OUT(3));

-- Location: IOOBUF_X23_Y0_N93
\PORT1OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(2),
	devoe => ww_devoe,
	o => ww_PORT1OUT(2));

-- Location: IOOBUF_X29_Y0_N36
\PORT1OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(1),
	devoe => ww_devoe,
	o => ww_PORT1OUT(1));

-- Location: IOOBUF_X23_Y0_N76
\PORT1OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|GEN_REG_sOut:0:REGX|Q\(0),
	devoe => ww_devoe,
	o => ww_PORT1OUT(0));

-- Location: IOIBUF_X22_Y0_N1
\ClockIn~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ClockIn,
	o => \ClockIn~input_o\);

-- Location: CLKCTRL_G6
\ClockIn~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \ClockIn~input_o\,
	outclk => \ClockIn~inputCLKENA0_outclk\);

-- Location: FF_X16_Y7_N55
\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	asdata => \inst5|Mux42~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\);

-- Location: LABCELL_X12_Y9_N0
\inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~2\ = CARRY(( \inst|PC_register_R|Q[0]_OTERM23\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM23\,
	cin => GND,
	cout => \inst|Add0~2\);

-- Location: LABCELL_X12_Y9_N3
\inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~5_sumout\ = SUM(( \inst|PC_register_R|Q[1]_OTERM21\ ) + ( GND ) + ( \inst|Add0~2\ ))
-- \inst|Add0~6\ = CARRY(( \inst|PC_register_R|Q[1]_OTERM21\ ) + ( GND ) + ( \inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[1]_OTERM21\,
	cin => \inst|Add0~2\,
	sumout => \inst|Add0~5_sumout\,
	cout => \inst|Add0~6\);

-- Location: LABCELL_X12_Y9_N6
\inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~9_sumout\ = SUM(( \inst|PC_register_R|Q[2]_OTERM19\ ) + ( GND ) + ( \inst|Add0~6\ ))
-- \inst|Add0~10\ = CARRY(( \inst|PC_register_R|Q[2]_OTERM19\ ) + ( GND ) + ( \inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[2]_OTERM19\,
	cin => \inst|Add0~6\,
	sumout => \inst|Add0~9_sumout\,
	cout => \inst|Add0~10\);

-- Location: FF_X12_Y9_N8
\inst|PC_register_R|Q[2]_NEW_REG68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[2]_OTERM69\);

-- Location: LABCELL_X12_Y9_N9
\inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~13_sumout\ = SUM(( \inst|PC_register_R|Q[3]_OTERM17\ ) + ( GND ) + ( \inst|Add0~10\ ))
-- \inst|Add0~14\ = CARRY(( \inst|PC_register_R|Q[3]_OTERM17\ ) + ( GND ) + ( \inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[3]_OTERM17\,
	cin => \inst|Add0~10\,
	sumout => \inst|Add0~13_sumout\,
	cout => \inst|Add0~14\);

-- Location: LABCELL_X12_Y9_N12
\inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~17_sumout\ = SUM(( \inst|PC_register_R|Q[4]_OTERM15\ ) + ( GND ) + ( \inst|Add0~14\ ))
-- \inst|Add0~18\ = CARRY(( \inst|PC_register_R|Q[4]_OTERM15\ ) + ( GND ) + ( \inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[4]_OTERM15\,
	cin => \inst|Add0~14\,
	sumout => \inst|Add0~17_sumout\,
	cout => \inst|Add0~18\);

-- Location: FF_X12_Y9_N14
\inst|PC_register_R|Q[4]_NEW_REG60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[4]_OTERM61\);

-- Location: LABCELL_X12_Y9_N15
\inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~21_sumout\ = SUM(( \inst|PC_register_R|Q[5]_OTERM13\ ) + ( GND ) + ( \inst|Add0~18\ ))
-- \inst|Add0~22\ = CARRY(( \inst|PC_register_R|Q[5]_OTERM13\ ) + ( GND ) + ( \inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[5]_OTERM13\,
	cin => \inst|Add0~18\,
	sumout => \inst|Add0~21_sumout\,
	cout => \inst|Add0~22\);

-- Location: LABCELL_X12_Y9_N18
\inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~25_sumout\ = SUM(( \inst|PC_register_R|Q[6]_OTERM11\ ) + ( GND ) + ( \inst|Add0~22\ ))
-- \inst|Add0~26\ = CARRY(( \inst|PC_register_R|Q[6]_OTERM11\ ) + ( GND ) + ( \inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[6]_OTERM11\,
	cin => \inst|Add0~22\,
	sumout => \inst|Add0~25_sumout\,
	cout => \inst|Add0~26\);

-- Location: FF_X12_Y9_N19
\inst|PC_register_R|Q[6]_NEW_REG52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[6]_OTERM53\);

-- Location: LABCELL_X12_Y9_N21
\inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~29_sumout\ = SUM(( \inst|PC_register_R|Q[7]_OTERM9\ ) + ( GND ) + ( \inst|Add0~26\ ))
-- \inst|Add0~30\ = CARRY(( \inst|PC_register_R|Q[7]_OTERM9\ ) + ( GND ) + ( \inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[7]_OTERM9\,
	cin => \inst|Add0~26\,
	sumout => \inst|Add0~29_sumout\,
	cout => \inst|Add0~30\);

-- Location: LABCELL_X12_Y9_N24
\inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~33_sumout\ = SUM(( \inst|PC_register_R|Q[8]_OTERM7\ ) + ( GND ) + ( \inst|Add0~30\ ))
-- \inst|Add0~34\ = CARRY(( \inst|PC_register_R|Q[8]_OTERM7\ ) + ( GND ) + ( \inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[8]_OTERM7\,
	cin => \inst|Add0~30\,
	sumout => \inst|Add0~33_sumout\,
	cout => \inst|Add0~34\);

-- Location: FF_X12_Y9_N26
\inst|PC_register_R|Q[8]_NEW_REG44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[8]_OTERM45\);

-- Location: LABCELL_X12_Y9_N27
\inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~37_sumout\ = SUM(( \inst|PC_register_R|Q[9]_OTERM5\ ) + ( GND ) + ( \inst|Add0~34\ ))
-- \inst|Add0~38\ = CARRY(( \inst|PC_register_R|Q[9]_OTERM5\ ) + ( GND ) + ( \inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[9]_OTERM5\,
	cin => \inst|Add0~34\,
	sumout => \inst|Add0~37_sumout\,
	cout => \inst|Add0~38\);

-- Location: FF_X12_Y9_N29
\inst|PC_register_R|Q[9]_NEW_REG40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[9]_OTERM41\);

-- Location: LABCELL_X12_Y9_N30
\inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~41_sumout\ = SUM(( \inst|PC_register_R|Q[10]_OTERM3\ ) + ( GND ) + ( \inst|Add0~38\ ))
-- \inst|Add0~42\ = CARRY(( \inst|PC_register_R|Q[10]_OTERM3\ ) + ( GND ) + ( \inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|PC_register_R|ALT_INV_Q[10]_OTERM3\,
	cin => \inst|Add0~38\,
	sumout => \inst|Add0~41_sumout\,
	cout => \inst|Add0~42\);

-- Location: LABCELL_X12_Y9_N33
\inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~45_sumout\ = SUM(( \inst|PC_register_R|Q[11]_OTERM1\ ) + ( GND ) + ( \inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[11]_OTERM1\,
	cin => \inst|Add0~42\,
	sumout => \inst|Add0~45_sumout\);

-- Location: FF_X12_Y9_N34
\inst|PC_register_R|Q[11]_NEW_REG32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[11]_OTERM33\);

-- Location: M10K_X22_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X16_Y7_N33
\inst5|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux41~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst5|Mux41~0_combout\);

-- Location: LABCELL_X16_Y7_N18
\inst5|PCOut[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(11) = ( \inst5|PCOut\(11) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux41~0_combout\) ) ) # ( !\inst5|PCOut\(11) & ( (\inst5|Mux41~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux41~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(11),
	combout => \inst5|PCOut\(11));

-- Location: FF_X16_Y7_N19
\inst|PC_register_R|Q[11]_NEW_REG34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[11]_OTERM35\);

-- Location: LABCELL_X16_Y7_N27
\inst|PC_register_R|Q[11]_NEW0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[11]_OTERM1\ = ( \inst|PC_register_R|Q[11]_OTERM35\ & ( (\inst|PC_register_R|Q[11]_OTERM33\) # (\inst|PC_register_R|Q[0]_OTERM25\) ) ) # ( !\inst|PC_register_R|Q[11]_OTERM35\ & ( (!\inst|PC_register_R|Q[0]_OTERM25\ & 
-- \inst|PC_register_R|Q[11]_OTERM33\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25\,
	datac => \inst|PC_register_R|ALT_INV_Q[11]_OTERM33\,
	dataf => \inst|PC_register_R|ALT_INV_Q[11]_OTERM35\,
	combout => \inst|PC_register_R|Q[11]_OTERM1\);

-- Location: LABCELL_X14_Y7_N30
\inst5|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux40~0_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a\(13) 
-- & ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( 
-- \inst2|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux40~0_combout\);

-- Location: LABCELL_X12_Y6_N30
\inst5|PCOut[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(10) = ( \inst5|Mux42~0_combout\ & ( \inst5|PCOut\(10) & ( \inst5|Mux40~0_combout\ ) ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(10) ) ) # ( \inst5|Mux42~0_combout\ & ( !\inst5|PCOut\(10) & ( \inst5|Mux40~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux40~0_combout\,
	datae => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(10),
	combout => \inst5|PCOut\(10));

-- Location: FF_X12_Y6_N31
\inst|PC_register_R|Q[10]_NEW_REG38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[10]_OTERM39\);

-- Location: FF_X12_Y9_N32
\inst|PC_register_R|Q[10]_NEW_REG36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[10]_OTERM37\);

-- Location: LABCELL_X12_Y9_N48
\inst|PC_register_R|Q[10]_NEW2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[10]_OTERM3\ = ( \inst|PC_register_R|Q[10]_OTERM37\ & ( (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) # (\inst|PC_register_R|Q[10]_OTERM39\) ) ) # ( !\inst|PC_register_R|Q[10]_OTERM37\ & ( 
-- (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & \inst|PC_register_R|Q[10]_OTERM39\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datad => \inst|PC_register_R|ALT_INV_Q[10]_OTERM39\,
	dataf => \inst|PC_register_R|ALT_INV_Q[10]_OTERM37\,
	combout => \inst|PC_register_R|Q[10]_OTERM3\);

-- Location: M10K_X22_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y7_N33
\inst5|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux39~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(9) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux39~0_combout\);

-- Location: LABCELL_X14_Y9_N12
\inst5|PCOut[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(9) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux39~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux39~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(9),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(9));

-- Location: FF_X14_Y9_N13
\inst|PC_register_R|Q[9]_NEW_REG42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[9]_OTERM43\);

-- Location: LABCELL_X12_Y9_N51
\inst|PC_register_R|Q[9]_NEW4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[9]_OTERM5\ = ( \inst|PC_register_R|Q[9]_OTERM43\ & ( (\inst|PC_register_R|Q[9]_OTERM41\) # (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) ) ) # ( !\inst|PC_register_R|Q[9]_OTERM43\ & ( (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ 
-- & \inst|PC_register_R|Q[9]_OTERM41\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datad => \inst|PC_register_R|ALT_INV_Q[9]_OTERM41\,
	dataf => \inst|PC_register_R|ALT_INV_Q[9]_OTERM43\,
	combout => \inst|PC_register_R|Q[9]_OTERM5\);

-- Location: LABCELL_X17_Y9_N48
\inst5|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux38~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(8) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \inst5|Mux38~0_combout\);

-- Location: LABCELL_X14_Y9_N27
\inst5|PCOut[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(8) = ( \inst5|PCOut\(8) & ( \inst5|Mux42~0_combout\ & ( \inst5|Mux38~0_combout\ ) ) ) # ( !\inst5|PCOut\(8) & ( \inst5|Mux42~0_combout\ & ( \inst5|Mux38~0_combout\ ) ) ) # ( \inst5|PCOut\(8) & ( !\inst5|Mux42~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux38~0_combout\,
	datae => \inst5|ALT_INV_PCOut\(8),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(8));

-- Location: FF_X14_Y9_N28
\inst|PC_register_R|Q[8]_NEW_REG46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[8]_OTERM47\);

-- Location: LABCELL_X12_Y9_N54
\inst|PC_register_R|Q[8]_NEW6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[8]_OTERM7\ = ( \inst|PC_register_R|Q[8]_OTERM47\ & ( (\inst|PC_register_R|Q[8]_OTERM45\) # (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) ) ) # ( !\inst|PC_register_R|Q[8]_OTERM47\ & ( (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ 
-- & \inst|PC_register_R|Q[8]_OTERM45\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datac => \inst|PC_register_R|ALT_INV_Q[8]_OTERM45\,
	dataf => \inst|PC_register_R|ALT_INV_Q[8]_OTERM47\,
	combout => \inst|PC_register_R|Q[8]_OTERM7\);

-- Location: M10K_X22_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X20_Y7_N30
\inst5|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux37~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux37~0_combout\);

-- Location: LABCELL_X20_Y7_N27
\inst5|PCOut[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(7) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux37~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux37~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(7),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(7));

-- Location: FF_X20_Y7_N29
\inst|PC_register_R|Q[7]_NEW_REG50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[7]_OTERM51\);

-- Location: FF_X12_Y9_N22
\inst|PC_register_R|Q[7]_NEW_REG48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[7]_OTERM49\);

-- Location: LABCELL_X20_Y7_N21
\inst|PC_register_R|Q[7]_NEW8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[7]_OTERM9\ = ( \inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & ( \inst|PC_register_R|Q[7]_OTERM51\ ) ) # ( !\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & ( \inst|PC_register_R|Q[7]_OTERM49\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[7]_OTERM51\,
	datac => \inst|PC_register_R|ALT_INV_Q[7]_OTERM49\,
	dataf => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	combout => \inst|PC_register_R|Q[7]_OTERM9\);

-- Location: LABCELL_X20_Y7_N54
\inst5|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux36~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux36~0_combout\);

-- Location: LABCELL_X20_Y7_N51
\inst5|PCOut[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(6) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux36~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PCOut\(6),
	datad => \inst5|ALT_INV_Mux36~0_combout\,
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(6));

-- Location: FF_X20_Y7_N52
\inst|PC_register_R|Q[6]_NEW_REG54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[6]_OTERM55\);

-- Location: LABCELL_X20_Y7_N0
\inst|PC_register_R|Q[6]_NEW10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[6]_OTERM11\ = ( \inst|PC_register_R|Q[6]_OTERM55\ & ( (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) # (\inst|PC_register_R|Q[6]_OTERM53\) ) ) # ( !\inst|PC_register_R|Q[6]_OTERM55\ & ( (\inst|PC_register_R|Q[6]_OTERM53\ & 
-- !\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[6]_OTERM53\,
	datac => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	dataf => \inst|PC_register_R|ALT_INV_Q[6]_OTERM55\,
	combout => \inst|PC_register_R|Q[6]_OTERM11\);

-- Location: M10K_X11_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X17_Y7_N45
\inst5|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux35~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(5)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux35~0_combout\);

-- Location: LABCELL_X17_Y7_N0
\inst5|PCOut[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(5) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux35~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux35~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(5),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(5));

-- Location: FF_X17_Y7_N2
\inst|PC_register_R|Q[5]_NEW_REG58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[5]_OTERM59\);

-- Location: FF_X12_Y9_N16
\inst|PC_register_R|Q[5]_NEW_REG56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[5]_OTERM57\);

-- Location: LABCELL_X12_Y9_N36
\inst|PC_register_R|Q[5]_NEW12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[5]_OTERM13\ = ( \inst|PC_register_R|Q[5]_OTERM57\ & ( (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) # (\inst|PC_register_R|Q[5]_OTERM59\) ) ) # ( !\inst|PC_register_R|Q[5]_OTERM57\ & ( 
-- (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & \inst|PC_register_R|Q[5]_OTERM59\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datac => \inst|PC_register_R|ALT_INV_Q[5]_OTERM59\,
	dataf => \inst|PC_register_R|ALT_INV_Q[5]_OTERM57\,
	combout => \inst|PC_register_R|Q[5]_OTERM13\);

-- Location: LABCELL_X17_Y9_N21
\inst5|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux34~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(4) & !\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux34~0_combout\);

-- Location: LABCELL_X14_Y9_N42
\inst5|PCOut[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(4) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux34~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux34~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(4),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(4));

-- Location: FF_X14_Y9_N43
\inst|PC_register_R|Q[4]_NEW_REG62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[4]_OTERM63\);

-- Location: LABCELL_X12_Y9_N39
\inst|PC_register_R|Q[4]_NEW14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[4]_OTERM15\ = ( \inst|PC_register_R|Q[4]_OTERM63\ & ( (\inst|PC_register_R|Q[4]_OTERM61\) # (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) ) ) # ( !\inst|PC_register_R|Q[4]_OTERM63\ & ( 
-- (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & \inst|PC_register_R|Q[4]_OTERM61\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datac => \inst|PC_register_R|ALT_INV_Q[4]_OTERM61\,
	dataf => \inst|PC_register_R|ALT_INV_Q[4]_OTERM63\,
	combout => \inst|PC_register_R|Q[4]_OTERM15\);

-- Location: M10K_X11_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X18_Y7_N21
\inst5|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux33~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst5|Mux33~0_combout\);

-- Location: LABCELL_X17_Y7_N21
\inst5|PCOut[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(3) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux33~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux33~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(3),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(3));

-- Location: FF_X17_Y7_N22
\inst|PC_register_R|Q[3]_NEW_REG66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[3]_OTERM67\);

-- Location: FF_X12_Y9_N11
\inst|PC_register_R|Q[3]_NEW_REG64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[3]_OTERM65\);

-- Location: LABCELL_X12_Y9_N42
\inst|PC_register_R|Q[3]_NEW16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[3]_OTERM17\ = ( \inst|PC_register_R|Q[3]_OTERM65\ & ( (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) # (\inst|PC_register_R|Q[3]_OTERM67\) ) ) # ( !\inst|PC_register_R|Q[3]_OTERM65\ & ( 
-- (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & \inst|PC_register_R|Q[3]_OTERM67\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datad => \inst|PC_register_R|ALT_INV_Q[3]_OTERM67\,
	dataf => \inst|PC_register_R|ALT_INV_Q[3]_OTERM65\,
	combout => \inst|PC_register_R|Q[3]_OTERM17\);

-- Location: M10K_X22_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000096A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: MLABCELL_X18_Y7_N48
\inst5|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux32~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux32~0_combout\);

-- Location: MLABCELL_X18_Y7_N36
\inst5|PCOut[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(2) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux32~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux32~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(2),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(2));

-- Location: FF_X18_Y7_N38
\inst|PC_register_R|Q[2]_NEW_REG70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[2]_OTERM71\);

-- Location: LABCELL_X12_Y9_N45
\inst|PC_register_R|Q[2]_NEW18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[2]_OTERM19\ = ( \inst|PC_register_R|Q[2]_OTERM71\ & ( (\inst|PC_register_R|Q[2]_OTERM69\) # (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\) ) ) # ( !\inst|PC_register_R|Q[2]_OTERM71\ & ( 
-- (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & \inst|PC_register_R|Q[2]_OTERM69\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datac => \inst|PC_register_R|ALT_INV_Q[2]_OTERM69\,
	dataf => \inst|PC_register_R|ALT_INV_Q[2]_OTERM71\,
	combout => \inst|PC_register_R|Q[2]_OTERM19\);

-- Location: M10K_X22_Y5_N0
\inst2|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E4",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X16_Y7_N45
\inst5|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux31~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(1) & ((!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux31~0_combout\);

-- Location: LABCELL_X16_Y7_N12
\inst5|PCOut[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(1) = ( \inst5|PCOut\(1) & ( (!\inst5|Mux42~0_combout\) # (\inst5|Mux31~0_combout\) ) ) # ( !\inst5|PCOut\(1) & ( (\inst5|Mux31~0_combout\ & \inst5|Mux42~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux31~0_combout\,
	datad => \inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst5|ALT_INV_PCOut\(1),
	combout => \inst5|PCOut\(1));

-- Location: FF_X16_Y7_N13
\inst|PC_register_R|Q[1]_NEW_REG74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst5|PCOut\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[1]_OTERM75\);

-- Location: FF_X12_Y9_N5
\inst|PC_register_R|Q[1]_NEW_REG72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[1]_OTERM73\);

-- Location: LABCELL_X12_Y9_N57
\inst|PC_register_R|Q[1]_NEW20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[1]_OTERM21\ = (!\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & ((\inst|PC_register_R|Q[1]_OTERM73\))) # (\inst|PC_register_R|Q[0]_OTERM25~DUPLICATE_q\ & (\inst|PC_register_R|Q[1]_OTERM75\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25~DUPLICATE_q\,
	datac => \inst|PC_register_R|ALT_INV_Q[1]_OTERM75\,
	datad => \inst|PC_register_R|ALT_INV_Q[1]_OTERM73\,
	combout => \inst|PC_register_R|Q[1]_OTERM21\);

-- Location: M10K_X22_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SANDBOX.mif",
	init_file_layout => "port_a",
	logical_ram_name => "PMemory:inst2|altsyncram:altsyncram_component|altsyncram_nb24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_ClockIn~inputCLKENA0_outclk\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X21_Y7_N36
\inst5|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(6) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst5|Mux16~0_combout\);

-- Location: LABCELL_X21_Y7_N21
\inst5|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(6) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux16~0_combout\) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst5|Mux16~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux16~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst5|Mux16~4_combout\);

-- Location: LABCELL_X21_Y7_N57
\inst5|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~5_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(6) & ( (\inst2|altsyncram_component|auto_generated|q_a\(0)) # (\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst5|Mux16~5_combout\);

-- Location: LABCELL_X21_Y7_N51
\inst5|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~6_combout\ = ( \inst5|Mux16~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux16~5_combout\,
	combout => \inst5|Mux16~6_combout\);

-- Location: LABCELL_X21_Y7_N0
\inst5|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~7_combout\ = ( \inst5|Mux16~6_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst5|Mux16~4_combout\) ) ) # ( !\inst5|Mux16~6_combout\ & ( (\inst5|Mux16~4_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux16~4_combout\,
	dataf => \inst5|ALT_INV_Mux16~6_combout\,
	combout => \inst5|Mux16~7_combout\);

-- Location: LABCELL_X21_Y7_N24
\inst5|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(6) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(8) & !\inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst5|Mux16~1_combout\);

-- Location: LABCELL_X21_Y7_N30
\inst5|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~2_combout\ = ( \inst5|Mux16~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux16~0_combout\) ) ) # ( !\inst5|Mux16~1_combout\ & ( (!\inst5|Mux16~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux16~0_combout\,
	dataf => \inst5|ALT_INV_Mux16~1_combout\,
	combout => \inst5|Mux16~2_combout\);

-- Location: LABCELL_X21_Y7_N9
\inst5|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~3_combout\ = ( \inst5|Mux16~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(6)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux16~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(6) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux16~2_combout\,
	combout => \inst5|Mux16~3_combout\);

-- Location: LABCELL_X21_Y7_N27
\inst5|Mux16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux16~combout\ = ( \inst5|Mux16~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux16~7_combout\) ) ) # ( !\inst5|Mux16~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux16~7_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux16~7_combout\,
	dataf => \inst5|ALT_INV_Mux16~3_combout\,
	combout => \inst5|Mux16~combout\);

-- Location: LABCELL_X21_Y7_N12
\inst5|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~5_combout\ = (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(1))) # (\inst2|altsyncram_component|auto_generated|q_a\(12) & ((\inst2|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst5|Mux15~5_combout\);

-- Location: LABCELL_X20_Y7_N15
\inst5|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~6_combout\ = ( \inst5|Mux15~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux15~5_combout\,
	combout => \inst5|Mux15~6_combout\);

-- Location: LABCELL_X20_Y7_N42
\inst5|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(7) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst5|Mux15~0_combout\);

-- Location: LABCELL_X20_Y7_N9
\inst5|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~4_combout\ = ( \inst5|Mux15~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(7) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux15~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(7)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux15~0_combout\,
	combout => \inst5|Mux15~4_combout\);

-- Location: LABCELL_X20_Y7_N18
\inst5|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~7_combout\ = ( \inst5|Mux15~4_combout\ & ( (!\inst5|Mux15~6_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux15~4_combout\ & ( (!\inst5|Mux15~6_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux15~6_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux15~4_combout\,
	combout => \inst5|Mux15~7_combout\);

-- Location: LABCELL_X21_Y7_N54
\inst5|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(9) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(9) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst5|Mux15~1_combout\);

-- Location: LABCELL_X20_Y7_N33
\inst5|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~2_combout\ = ( \inst5|Mux15~1_combout\ & ( (!\inst5|Mux15~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux15~1_combout\ & ( (!\inst5|Mux15~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux15~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux15~1_combout\,
	combout => \inst5|Mux15~2_combout\);

-- Location: LABCELL_X20_Y7_N57
\inst5|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~3_combout\ = ( \inst5|Mux15~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(7)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux15~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(7) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux15~2_combout\,
	combout => \inst5|Mux15~3_combout\);

-- Location: LABCELL_X20_Y7_N48
\inst5|Mux15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux15~combout\ = ( \inst5|Mux15~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux15~7_combout\) ) ) # ( !\inst5|Mux15~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux15~7_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|ALT_INV_Mux15~7_combout\,
	dataf => \inst5|ALT_INV_Mux15~3_combout\,
	combout => \inst5|Mux15~combout\);

-- Location: LABCELL_X20_Y7_N39
\inst5|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux10~0_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( !\inst2|altsyncram_component|auto_generated|q_a\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux10~0_combout\);

-- Location: LABCELL_X20_Y7_N24
\inst5|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux26~1_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux26~1_combout\);

-- Location: LABCELL_X20_Y7_N12
\inst5|Mux10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux10~combout\ = ( \inst5|Mux26~1_combout\ & ( (!\inst5|Mux10~0_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux26~1_combout\ & ( (!\inst5|Mux10~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux10~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux26~1_combout\,
	combout => \inst5|Mux10~combout\);

-- Location: LABCELL_X19_Y7_N42
\inst5|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~5_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(3) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(9)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(3) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst5|Mux13~5_combout\);

-- Location: LABCELL_X19_Y7_N57
\inst5|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~6_combout\ = ( \inst5|Mux13~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux13~5_combout\,
	combout => \inst5|Mux13~6_combout\);

-- Location: LABCELL_X19_Y7_N12
\inst5|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux13~0_combout\);

-- Location: LABCELL_X19_Y7_N15
\inst5|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~4_combout\ = ( \inst5|Mux13~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(9) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux13~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(9)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux13~0_combout\,
	combout => \inst5|Mux13~4_combout\);

-- Location: LABCELL_X19_Y7_N3
\inst5|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~7_combout\ = ( \inst5|Mux13~4_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst5|Mux13~6_combout\) ) ) # ( !\inst5|Mux13~4_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- !\inst5|Mux13~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux13~6_combout\,
	dataf => \inst5|ALT_INV_Mux13~4_combout\,
	combout => \inst5|Mux13~7_combout\);

-- Location: LABCELL_X19_Y7_N24
\inst5|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(9)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(11) 
-- & ( (\inst2|altsyncram_component|auto_generated|q_a\(9) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst5|Mux13~1_combout\);

-- Location: LABCELL_X19_Y7_N27
\inst5|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~2_combout\ = ( \inst5|Mux13~1_combout\ & ( (!\inst5|Mux13~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux13~1_combout\ & ( (!\inst5|Mux13~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux13~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux13~1_combout\,
	combout => \inst5|Mux13~2_combout\);

-- Location: LABCELL_X19_Y7_N30
\inst5|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~3_combout\ = ( \inst5|Mux13~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(9)) ) ) # ( !\inst5|Mux13~2_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst5|ALT_INV_Mux13~2_combout\,
	combout => \inst5|Mux13~3_combout\);

-- Location: LABCELL_X19_Y7_N54
\inst5|Mux13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux13~combout\ = ( \inst5|Mux13~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux13~7_combout\) ) ) # ( !\inst5|Mux13~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux13~7_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux13~7_combout\,
	dataf => \inst5|ALT_INV_Mux13~3_combout\,
	combout => \inst5|Mux13~combout\);

-- Location: LABCELL_X17_Y9_N0
\inst5|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst5|Mux12~0_combout\);

-- Location: LABCELL_X17_Y9_N39
\inst5|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux12~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux12~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~0_combout\,
	datad => \inst5|ALT_INV_Mux12~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux12~1_combout\);

-- Location: LABCELL_X17_Y9_N42
\inst5|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~2_combout\ = ( \inst5|Mux12~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(10)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux12~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(10) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux12~1_combout\,
	combout => \inst5|Mux12~2_combout\);

-- Location: LABCELL_X17_Y9_N51
\inst5|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~3_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(10) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux12~0_combout\) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(10) & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst5|Mux12~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux12~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst5|Mux12~3_combout\);

-- Location: LABCELL_X17_Y9_N18
\inst5|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(10) & ( (\inst2|altsyncram_component|auto_generated|q_a\(4)) # (\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(10) & 
-- ( (!\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst5|Mux12~4_combout\);

-- Location: LABCELL_X17_Y9_N33
\inst5|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~5_combout\ = ( \inst5|Mux12~4_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux12~4_combout\,
	combout => \inst5|Mux12~5_combout\);

-- Location: LABCELL_X17_Y9_N24
\inst5|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~6_combout\ = ( \inst5|Mux12~5_combout\ & ( (\inst5|Mux12~3_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux12~5_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14)) # (\inst5|Mux12~3_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux12~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux12~5_combout\,
	combout => \inst5|Mux12~6_combout\);

-- Location: LABCELL_X17_Y9_N45
\inst5|Mux12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux12~combout\ = ( \inst5|Mux12~6_combout\ & ( (!\inst5|Mux12~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux12~6_combout\ & ( (!\inst5|Mux12~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux12~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux12~6_combout\,
	combout => \inst5|Mux12~combout\);

-- Location: LABCELL_X19_Y7_N36
\inst5|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux11~0_combout\);

-- Location: LABCELL_X19_Y7_N48
\inst5|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~1_combout\ = ( \inst5|Mux11~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux11~0_combout\) ) ) # ( !\inst5|Mux11~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # 
-- (!\inst5|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux11~0_combout\,
	dataf => \inst5|ALT_INV_Mux11~0_combout\,
	combout => \inst5|Mux11~1_combout\);

-- Location: LABCELL_X19_Y7_N9
\inst5|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~2_combout\ = ( \inst5|Mux11~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(11)) ) ) # ( !\inst5|Mux11~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst5|ALT_INV_Mux11~1_combout\,
	combout => \inst5|Mux11~2_combout\);

-- Location: LABCELL_X19_Y7_N39
\inst5|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~3_combout\ = ( \inst5|Mux11~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(11) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux11~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(11)) # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux11~0_combout\,
	combout => \inst5|Mux11~3_combout\);

-- Location: LABCELL_X19_Y7_N51
\inst5|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(11)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(5) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(11) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \inst5|Mux11~4_combout\);

-- Location: LABCELL_X19_Y7_N6
\inst5|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~5_combout\ = ( \inst5|Mux11~4_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux11~4_combout\,
	combout => \inst5|Mux11~5_combout\);

-- Location: LABCELL_X19_Y7_N18
\inst5|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~6_combout\ = ( \inst5|Mux11~5_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14) & \inst5|Mux11~3_combout\) ) ) # ( !\inst5|Mux11~5_combout\ & ( (\inst5|Mux11~3_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux11~3_combout\,
	dataf => \inst5|ALT_INV_Mux11~5_combout\,
	combout => \inst5|Mux11~6_combout\);

-- Location: LABCELL_X19_Y7_N21
\inst5|Mux11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux11~combout\ = ( \inst5|Mux11~6_combout\ & ( (!\inst5|Mux11~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux11~6_combout\ & ( (!\inst5|Mux11~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux11~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux11~6_combout\,
	combout => \inst5|Mux11~combout\);

-- Location: LABCELL_X21_Y7_N3
\inst5|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(8) & \inst2|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux14~0_combout\);

-- Location: LABCELL_X21_Y7_N15
\inst5|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(8) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux14~1_combout\);

-- Location: LABCELL_X21_Y7_N48
\inst5|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~2_combout\ = ( \inst5|Mux14~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux14~0_combout\) ) ) # ( !\inst5|Mux14~1_combout\ & ( (!\inst5|Mux14~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux14~0_combout\,
	dataf => \inst5|ALT_INV_Mux14~1_combout\,
	combout => \inst5|Mux14~2_combout\);

-- Location: LABCELL_X21_Y7_N42
\inst5|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~3_combout\ = ( \inst5|Mux14~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(8)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux14~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(8) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux14~2_combout\,
	combout => \inst5|Mux14~3_combout\);

-- Location: LABCELL_X21_Y7_N39
\inst5|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux14~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst5|ALT_INV_Mux14~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux14~4_combout\);

-- Location: LABCELL_X21_Y7_N33
\inst5|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~5_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12)) # (\inst2|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(2) & 
-- ( (\inst2|altsyncram_component|auto_generated|q_a\(8) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux14~5_combout\);

-- Location: LABCELL_X21_Y7_N6
\inst5|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~6_combout\ = ( \inst5|Mux14~5_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux14~5_combout\,
	combout => \inst5|Mux14~6_combout\);

-- Location: LABCELL_X21_Y7_N18
\inst5|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~7_combout\ = ( \inst5|Mux14~6_combout\ & ( (\inst5|Mux14~4_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux14~6_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14)) # (\inst5|Mux14~4_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux14~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux14~6_combout\,
	combout => \inst5|Mux14~7_combout\);

-- Location: LABCELL_X21_Y7_N45
\inst5|Mux14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux14~combout\ = ( \inst5|Mux14~7_combout\ & ( (!\inst5|Mux14~3_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux14~7_combout\ & ( (!\inst5|Mux14~3_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux14~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux14~7_combout\,
	combout => \inst5|Mux14~combout\);

-- Location: MLABCELL_X23_Y7_N48
\inst4|inst4|Equal0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~55_combout\ = ( \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~55_combout\);

-- Location: LABCELL_X20_Y7_N3
\inst5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux1~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst5|Mux10~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux10~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux1~0_combout\);

-- Location: MLABCELL_X18_Y7_N18
\inst5|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux19~4_combout\);

-- Location: MLABCELL_X18_Y7_N0
\inst5|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(3) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst5|Mux19~0_combout\);

-- Location: MLABCELL_X18_Y7_N9
\inst5|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~3_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(3) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst5|Mux19~0_combout\) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (!\inst5|Mux19~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst5|ALT_INV_Mux19~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst5|Mux19~3_combout\);

-- Location: MLABCELL_X18_Y7_N12
\inst5|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~5_combout\ = ( \inst5|Mux19~3_combout\ & ( (!\inst5|Mux19~4_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux19~3_combout\ & ( (!\inst5|Mux19~4_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux19~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux19~3_combout\,
	combout => \inst5|Mux19~5_combout\);

-- Location: MLABCELL_X18_Y7_N51
\inst5|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux19~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux19~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~0_combout\,
	datad => \inst5|ALT_INV_Mux19~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux19~1_combout\);

-- Location: MLABCELL_X18_Y7_N30
\inst5|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~2_combout\ = ( \inst5|Mux19~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(3)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux19~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux19~1_combout\,
	combout => \inst5|Mux19~2_combout\);

-- Location: MLABCELL_X18_Y7_N3
\inst5|Mux19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux19~combout\ = ( \inst5|Mux19~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux19~5_combout\) ) ) # ( !\inst5|Mux19~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst5|Mux19~5_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|ALT_INV_Mux19~5_combout\,
	dataf => \inst5|ALT_INV_Mux19~2_combout\,
	combout => \inst5|Mux19~combout\);

-- Location: LABCELL_X17_Y7_N3
\inst5|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~0_combout\ = ( !\inst2|altsyncram_component|auto_generated|q_a\(0) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux22~0_combout\);

-- Location: LABCELL_X17_Y7_N57
\inst5|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(0) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux22~1_combout\);

-- Location: LABCELL_X17_Y7_N18
\inst5|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~2_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux22~1_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( \inst5|Mux22~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux22~0_combout\,
	datad => \inst5|ALT_INV_Mux22~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux22~2_combout\);

-- Location: LABCELL_X17_Y7_N30
\inst5|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~3_combout\ = ( \inst5|Mux22~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(0)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux22~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(0) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux22~2_combout\,
	combout => \inst5|Mux22~3_combout\);

-- Location: LABCELL_X17_Y7_N24
\inst5|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~5_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & !\inst2|altsyncram_component|auto_generated|q_a\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux22~5_combout\);

-- Location: LABCELL_X17_Y7_N12
\inst5|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( \inst5|Mux22~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \inst5|ALT_INV_Mux22~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux22~4_combout\);

-- Location: LABCELL_X17_Y7_N51
\inst5|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~6_combout\ = ( \inst5|Mux22~4_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (\inst5|Mux22~5_combout\) ) ) # ( !\inst5|Mux22~4_combout\ & ( (\inst5|Mux22~5_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux22~4_combout\,
	combout => \inst5|Mux22~6_combout\);

-- Location: LABCELL_X17_Y7_N33
\inst5|Mux22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux22~combout\ = ( \inst5|Mux22~6_combout\ & ( (!\inst5|Mux22~3_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux22~6_combout\ & ( (!\inst5|Mux22~3_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux22~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux22~6_combout\,
	combout => \inst5|Mux22~combout\);

-- Location: LABCELL_X17_Y7_N9
\inst5|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux17~4_combout\);

-- Location: LABCELL_X17_Y7_N42
\inst5|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux17~0_combout\);

-- Location: LABCELL_X17_Y7_N6
\inst5|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~3_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux17~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux17~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux17~3_combout\);

-- Location: LABCELL_X17_Y7_N48
\inst5|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~5_combout\ = ( \inst5|Mux17~3_combout\ & ( (!\inst5|Mux17~4_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux17~3_combout\ & ( (!\inst5|Mux17~4_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux17~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux17~3_combout\,
	combout => \inst5|Mux17~5_combout\);

-- Location: LABCELL_X17_Y7_N39
\inst5|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~1_combout\ = ( \inst5|Mux17~0_combout\ & ( (!\inst5|Mux17~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux17~0_combout\ & ( (!\inst5|Mux17~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux17~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux17~0_combout\,
	combout => \inst5|Mux17~1_combout\);

-- Location: LABCELL_X17_Y7_N15
\inst5|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~2_combout\ = ( \inst5|Mux17~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(5)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux17~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(5) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux17~1_combout\,
	combout => \inst5|Mux17~2_combout\);

-- Location: LABCELL_X17_Y7_N36
\inst5|Mux17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux17~combout\ = ( \inst5|Mux17~2_combout\ & ( (!\inst5|Mux17~5_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux17~2_combout\ & ( (!\inst5|Mux17~5_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux17~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux17~2_combout\,
	combout => \inst5|Mux17~combout\);

-- Location: LABCELL_X16_Y7_N42
\inst5|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \inst2|altsyncram_component|auto_generated|q_a\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux21~0_combout\);

-- Location: LABCELL_X16_Y7_N51
\inst5|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~1_combout\ = ( \inst5|Mux21~0_combout\ & ( (!\inst5|Mux21~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux21~0_combout\ & ( (!\inst5|Mux21~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux21~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux21~0_combout\,
	combout => \inst5|Mux21~1_combout\);

-- Location: LABCELL_X16_Y7_N39
\inst5|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~2_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( \inst5|Mux21~1_combout\ & ( !\inst2|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & ( \inst5|Mux21~1_combout\ 
-- ) ) # ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( !\inst5|Mux21~1_combout\ & ( !\inst2|altsyncram_component|auto_generated|q_a\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux21~1_combout\,
	combout => \inst5|Mux21~2_combout\);

-- Location: LABCELL_X16_Y7_N15
\inst5|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(1) & \inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux21~4_combout\);

-- Location: LABCELL_X16_Y7_N24
\inst5|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~3_combout\ = ( \inst5|Mux21~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13) & !\inst2|altsyncram_component|auto_generated|q_a\(1)) ) ) # ( !\inst5|Mux21~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(1)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst5|ALT_INV_Mux21~0_combout\,
	combout => \inst5|Mux21~3_combout\);

-- Location: LABCELL_X16_Y7_N30
\inst5|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~5_combout\ = ( \inst5|Mux21~3_combout\ & ( (!\inst5|Mux21~4_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux21~3_combout\ & ( (!\inst5|Mux21~4_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux21~4_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux21~3_combout\,
	combout => \inst5|Mux21~5_combout\);

-- Location: LABCELL_X16_Y7_N6
\inst5|Mux21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux21~combout\ = ( \inst5|Mux21~5_combout\ & ( (!\inst5|Mux21~2_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux21~5_combout\ & ( (!\inst5|Mux21~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux21~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux21~5_combout\,
	combout => \inst5|Mux21~combout\);

-- Location: MLABCELL_X18_Y7_N42
\inst5|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(2) & ( \inst2|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux20~0_combout\);

-- Location: MLABCELL_X18_Y7_N39
\inst5|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~1_combout\ = ( \inst5|Mux20~0_combout\ & ( (!\inst5|Mux20~0_combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux20~0_combout\ & ( (!\inst5|Mux20~0_combout\) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux20~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux20~0_combout\,
	combout => \inst5|Mux20~1_combout\);

-- Location: MLABCELL_X18_Y7_N57
\inst5|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~2_combout\ = ( \inst5|Mux20~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(2)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux20~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(2) & \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux20~1_combout\,
	combout => \inst5|Mux20~2_combout\);

-- Location: MLABCELL_X18_Y7_N15
\inst5|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(2) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux20~4_combout\);

-- Location: MLABCELL_X18_Y7_N6
\inst5|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~3_combout\ = ( \inst5|Mux20~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(2) & !\inst2|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\inst5|Mux20~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(2)) 
-- # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst5|ALT_INV_Mux20~0_combout\,
	combout => \inst5|Mux20~3_combout\);

-- Location: MLABCELL_X18_Y7_N24
\inst5|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~5_combout\ = ( \inst5|Mux20~3_combout\ & ( (!\inst5|Mux20~4_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\inst5|Mux20~3_combout\ & ( (!\inst5|Mux20~4_combout\ & 
-- \inst2|altsyncram_component|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux20~4_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_Mux20~3_combout\,
	combout => \inst5|Mux20~5_combout\);

-- Location: MLABCELL_X18_Y7_N54
\inst5|Mux20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux20~combout\ = ( \inst5|Mux20~5_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst5|Mux20~2_combout\) ) ) # ( !\inst5|Mux20~5_combout\ & ( (!\inst5|Mux20~2_combout\) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|ALT_INV_Mux20~2_combout\,
	dataf => \inst5|ALT_INV_Mux20~5_combout\,
	combout => \inst5|Mux20~combout\);

-- Location: LABCELL_X17_Y9_N57
\inst5|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~4_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux18~4_combout\);

-- Location: LABCELL_X17_Y9_N54
\inst5|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(12) & \inst2|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \inst5|Mux18~0_combout\);

-- Location: LABCELL_X17_Y9_N6
\inst5|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~3_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux18~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \inst5|ALT_INV_Mux18~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux18~3_combout\);

-- Location: LABCELL_X17_Y9_N12
\inst5|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~5_combout\ = ( \inst5|Mux18~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst5|Mux18~4_combout\) ) ) # ( !\inst5|Mux18~3_combout\ & ( (\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- !\inst5|Mux18~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_Mux18~4_combout\,
	dataf => \inst5|ALT_INV_Mux18~3_combout\,
	combout => \inst5|Mux18~5_combout\);

-- Location: LABCELL_X17_Y9_N15
\inst5|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux18~0_combout\ ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst5|Mux18~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~0_combout\,
	datad => \inst5|ALT_INV_Mux18~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux18~1_combout\);

-- Location: LABCELL_X17_Y9_N9
\inst5|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~2_combout\ = ( \inst5|Mux18~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|altsyncram_component|auto_generated|q_a\(4)) ) ) # ( !\inst5|Mux18~1_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|q_a\(14) & !\inst2|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst5|ALT_INV_Mux18~1_combout\,
	combout => \inst5|Mux18~2_combout\);

-- Location: LABCELL_X17_Y9_N30
\inst5|Mux18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux18~combout\ = ( \inst5|Mux18~2_combout\ & ( (!\inst5|Mux18~5_combout\ & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst5|Mux18~2_combout\ & ( (!\inst5|Mux18~5_combout\) # (!\inst2|altsyncram_component|auto_generated|q_a\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux18~5_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst5|ALT_INV_Mux18~2_combout\,
	combout => \inst5|Mux18~combout\);

-- Location: LABCELL_X16_Y5_N0
\inst4|inst5|Equal0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~55_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux18~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~55_combout\);

-- Location: LABCELL_X24_Y5_N51
\inst4|inst1|clkout[62]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(62) = LCELL(( \inst4|inst5|Equal0~55_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux1~0_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~55_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst4|Equal0~55_combout\ & \inst5|Mux1~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	combout => \inst4|inst1|clkout\(62));

-- Location: IOIBUF_X12_Y0_N18
\DataIN[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(1),
	o => \DataIN[1]~input_o\);

-- Location: MLABCELL_X13_Y6_N6
\inst8|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|comb~0_combout\ = LCELL(( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( \ClockIn~input_o\ & ( (!\inst2|altsyncram_component|auto_generated|q_a\(14)) # ((!\inst2|altsyncram_component|auto_generated|q_a\(15)) # 
-- (!\inst2|altsyncram_component|auto_generated|q_a\(13))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( \ClockIn~input_o\ ) ) # ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( !\ClockIn~input_o\ ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( !\ClockIn~input_o\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst8|comb~0_combout\);

-- Location: LABCELL_X12_Y8_N0
\inst8|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~61_sumout\ = SUM(( \inst8|addressStorage|Q\(0) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add0~62\ = CARRY(( \inst8|addressStorage|Q\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	cin => GND,
	sumout => \inst8|Add0~61_sumout\,
	cout => \inst8|Add0~62\);

-- Location: MLABCELL_X23_Y7_N51
\inst4|inst4|Equal0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~59_combout\ = ( \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~59_combout\);

-- Location: LABCELL_X24_Y8_N24
\inst4|inst5|Equal0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~59_combout\ = ( \inst5|Mux18~combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux20~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux19~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~59_combout\);

-- Location: MLABCELL_X23_Y8_N48
\inst4|inst1|clkout[61]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(61) = LCELL(( \inst4|inst4|Equal0~59_combout\ & ( \inst4|inst5|Equal0~59_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux1~0_combout\) # (\inst5|Mux10~combout\))) ) ) ) # ( !\inst4|inst4|Equal0~59_combout\ & ( 
-- \inst4|inst5|Equal0~59_combout\ & ( (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ) # ( \inst4|inst4|Equal0~59_combout\ & ( !\inst4|inst5|Equal0~59_combout\ & ( (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000101000001010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	combout => \inst4|inst1|clkout\(61));

-- Location: IOIBUF_X34_Y0_N18
\DataIN[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(0),
	o => \DataIN[0]~input_o\);

-- Location: LABCELL_X12_Y8_N18
\inst8|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~37_sumout\ = SUM(( \inst8|addressStorage|Q\(6) ) + ( GND ) + ( \inst8|Add0~42\ ))
-- \inst8|Add0~38\ = CARRY(( \inst8|addressStorage|Q\(6) ) + ( GND ) + ( \inst8|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(6),
	cin => \inst8|Add0~42\,
	sumout => \inst8|Add0~37_sumout\,
	cout => \inst8|Add0~38\);

-- Location: LABCELL_X12_Y8_N21
\inst8|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~33_sumout\ = SUM(( \inst8|addressStorage|Q\(7) ) + ( GND ) + ( \inst8|Add0~38\ ))
-- \inst8|Add0~34\ = CARRY(( \inst8|addressStorage|Q\(7) ) + ( GND ) + ( \inst8|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(7),
	cin => \inst8|Add0~38\,
	sumout => \inst8|Add0~33_sumout\,
	cout => \inst8|Add0~34\);

-- Location: LABCELL_X21_Y10_N3
\inst4|inst4|Equal0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~34_combout\ = ( \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~34_combout\);

-- Location: LABCELL_X20_Y10_N9
\inst4|inst5|Equal0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~34_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~34_combout\);

-- Location: LABCELL_X21_Y10_N30
\inst4|inst1|clkout[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(17) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~34_combout\)) # (\inst4|inst4|Equal0~34_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~34_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(17));

-- Location: LABCELL_X12_Y8_N27
\inst8|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~25_sumout\ = SUM(( \inst8|addressStorage|Q\(9) ) + ( GND ) + ( \inst8|Add0~30\ ))
-- \inst8|Add0~26\ = CARRY(( \inst8|addressStorage|Q\(9) ) + ( GND ) + ( \inst8|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(9),
	cin => \inst8|Add0~30\,
	sumout => \inst8|Add0~25_sumout\,
	cout => \inst8|Add0~26\);

-- Location: LABCELL_X12_Y8_N30
\inst8|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~21_sumout\ = SUM(( \inst8|addressStorage|Q\(10) ) + ( GND ) + ( \inst8|Add0~26\ ))
-- \inst8|Add0~22\ = CARRY(( \inst8|addressStorage|Q\(10) ) + ( GND ) + ( \inst8|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(10),
	cin => \inst8|Add0~26\,
	sumout => \inst8|Add0~21_sumout\,
	cout => \inst8|Add0~22\);

-- Location: LABCELL_X17_Y5_N36
\inst4|inst5|Equal0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~30_combout\ = ( \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~30_combout\);

-- Location: MLABCELL_X23_Y7_N57
\inst4|inst4|Equal0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~30_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~30_combout\);

-- Location: LABCELL_X20_Y3_N36
\inst4|inst1|clkout[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(45) = LCELL(( \inst4|inst4|Equal0~30_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux1~0_combout\) # (\inst4|inst5|Equal0~30_combout\))) ) ) ) # ( !\inst4|inst4|Equal0~30_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~30_combout\) ) ) ) # ( \inst4|inst4|Equal0~30_combout\ & ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000011000000110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(45));

-- Location: LABCELL_X24_Y8_N48
\inst5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux6~0_combout\ = ( \inst5|Mux1~0_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst5|Mux6~0_combout\);

-- Location: IOIBUF_X16_Y0_N75
\PORT1IN[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(10),
	o => \PORT1IN[10]~input_o\);

-- Location: FF_X13_Y6_N7
\inst10|GEN_REG_sIn:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[10]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(2));

-- Location: MLABCELL_X13_Y6_N24
\inst8|dataOut[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[2]~10_combout\ = ( \inst10|GEN_REG_sIn:1:REGX|Q\(2) & ( \inst10|outputmux|Equal0~0_combout\ & ( (\inst10|outputmux|Equal0~1_combout\ & (\inst10|outputmux|Equal0~2_combout\ & \inst8|addressStorage|Q\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	datae => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(2),
	dataf => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	combout => \inst8|dataOut[2]~10_combout\);

-- Location: IOIBUF_X34_Y0_N52
\DataIN[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(2),
	o => \DataIN[2]~input_o\);

-- Location: IOIBUF_X10_Y0_N92
\PORT1IN[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(2),
	o => \PORT1IN[2]~input_o\);

-- Location: LABCELL_X10_Y7_N6
\inst10|GEN_REG_sIn:0:REGX|Q[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sIn:0:REGX|Q[2]~feeder_combout\ = ( \PORT1IN[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_PORT1IN[2]~input_o\,
	combout => \inst10|GEN_REG_sIn:0:REGX|Q[2]~feeder_combout\);

-- Location: FF_X10_Y7_N8
\inst10|GEN_REG_sIn:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	d => \inst10|GEN_REG_sIn:0:REGX|Q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(2));

-- Location: LABCELL_X10_Y7_N24
\inst8|dataOut[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[2]~11_combout\ = ( \inst8|addressStorage|Q\(0) & ( \inst10|outputmux|Equal0~0_combout\ & ( \DataIN[2]~input_o\ ) ) ) # ( !\inst8|addressStorage|Q\(0) & ( \inst10|outputmux|Equal0~0_combout\ & ( ((\inst10|outputmux|Equal0~1_combout\ & 
-- (\inst10|outputmux|Equal0~2_combout\ & \inst10|GEN_REG_sIn:0:REGX|Q\(2)))) # (\DataIN[2]~input_o\) ) ) ) # ( \inst8|addressStorage|Q\(0) & ( !\inst10|outputmux|Equal0~0_combout\ & ( \DataIN[2]~input_o\ ) ) ) # ( !\inst8|addressStorage|Q\(0) & ( 
-- !\inst10|outputmux|Equal0~0_combout\ & ( \DataIN[2]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DataIN[2]~input_o\,
	datab => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datac => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datad => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(2),
	datae => \inst8|addressStorage|ALT_INV_Q\(0),
	dataf => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	combout => \inst8|dataOut[2]~11_combout\);

-- Location: MLABCELL_X18_Y7_N45
\inst5|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux25~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( (\inst2|altsyncram_component|auto_generated|q_a\(13) & \inst2|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|Mux25~0_combout\);

-- Location: LABCELL_X17_Y1_N3
\inst4|inst5|Equal0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~62_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux18~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~62_combout\);

-- Location: LABCELL_X20_Y4_N51
\inst4|inst4|Equal0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~62_combout\ = ( !\inst5|Mux13~combout\ & ( \inst5|Mux12~combout\ & ( (\inst5|Mux14~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux11~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~62_combout\);

-- Location: LABCELL_X20_Y1_N12
\inst4|inst1|clkout[55]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(55) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst4|Equal0~62_combout\) # (\inst4|inst5|Equal0~62_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~62_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & \inst4|inst4|Equal0~62_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000011000000110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(55));

-- Location: LABCELL_X20_Y1_N30
\inst4|inst6|output[55][2]~576\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][2]~576_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~62_combout\))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~62_combout\)) # (\inst4|inst4|Equal0~62_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~62_combout\))))) # (\inst4|inst5|Equal0~62_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~62_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[55][2]~576_combout\);

-- Location: FF_X20_Y1_N32
\inst4|inst7|GEN_REG:55:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][2]~576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(2));

-- Location: MLABCELL_X18_Y2_N30
\inst4|inst5|Equal0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~63_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux21~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~63_combout\);

-- Location: LABCELL_X26_Y3_N30
\inst4|inst4|Equal0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~63_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux16~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~63_combout\);

-- Location: MLABCELL_X23_Y3_N39
\inst4|inst1|clkout[63]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(63) = LCELL(( \inst4|inst4|Equal0~63_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~63_combout\ & \inst5|Mux10~combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~63_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst5|Equal0~63_combout\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	combout => \inst4|inst1|clkout\(63));

-- Location: MLABCELL_X23_Y3_N42
\inst4|inst6|output[63][2]~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][2]~512_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~63_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~63_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~63_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~63_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~63_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[63][2]~512_combout\);

-- Location: FF_X23_Y3_N44
\inst4|inst7|GEN_REG:63:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][2]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(2));

-- Location: LABCELL_X24_Y8_N0
\inst4|inst5|Equal0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~60_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~60_combout\);

-- Location: LABCELL_X20_Y5_N12
\inst4|inst4|Equal0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~60_combout\ = ( !\inst5|Mux13~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~60_combout\);

-- Location: LABCELL_X20_Y8_N54
\inst4|inst1|clkout[51]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(51) = LCELL(( \inst4|inst4|Equal0~60_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~60_combout\ & \inst5|Mux10~combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~60_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst5|Equal0~60_combout\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	combout => \inst4|inst1|clkout\(51));

-- Location: LABCELL_X20_Y8_N6
\inst4|inst6|output[51][2]~704\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][2]~704_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & (((\inst5|Mux6~0_combout\ & 
-- ((\inst4|inst4|Equal0~60_combout\)))) # (\inst1|Mux5~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~60_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[51][2]~704_combout\);

-- Location: FF_X20_Y8_N8
\inst4|inst7|GEN_REG:51:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][2]~704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(2));

-- Location: LABCELL_X17_Y4_N0
\inst4|inst5|Equal0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~61_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~61_combout\);

-- Location: LABCELL_X20_Y5_N6
\inst4|inst4|Equal0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~61_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux15~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~61_combout\);

-- Location: LABCELL_X21_Y4_N51
\inst4|inst1|clkout[59]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(59) = LCELL(( \inst4|inst4|Equal0~61_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~61_combout\ & \inst5|Mux10~combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~61_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst5|Equal0~61_combout\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	combout => \inst4|inst1|clkout\(59));

-- Location: LABCELL_X21_Y1_N33
\inst4|inst6|output[59][2]~640\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][2]~640_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~61_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~61_combout\))))) # (\inst4|inst4|Equal0~61_combout\ & (((\inst1|Mux5~1_combout\ & 
-- (\inst4|inst5|Equal0~61_combout\))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst4|inst4|Equal0~61_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~61_combout\ & 
-- ((((\inst4|inst4|Equal0~61_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[59][2]~640_combout\);

-- Location: FF_X21_Y1_N35
\inst4|inst7|GEN_REG:59:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][2]~640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(2));

-- Location: MLABCELL_X18_Y10_N30
\inst4|inst4|outputs[2]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~123_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~123_combout\);

-- Location: LABCELL_X24_Y8_N42
\inst4|inst5|Equal0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~35_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~35_combout\);

-- Location: LABCELL_X20_Y10_N45
\inst4|inst4|Equal0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~35_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~35_combout\);

-- Location: LABCELL_X21_Y10_N33
\inst4|inst1|clkout[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(19) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~35_combout\)) # (\inst4|inst4|Equal0~35_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~35_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(19));

-- Location: LABCELL_X21_Y10_N18
\inst4|inst6|output[19][2]~708\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][2]~708_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~35_combout\)))))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~35_combout\)))) # (\inst4|inst4|Equal0~35_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (\inst5|Mux6~0_combout\ & (\inst4|inst4|Equal0~35_combout\))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~35_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[19][2]~708_combout\);

-- Location: FF_X21_Y10_N20
\inst4|inst7|GEN_REG:19:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][2]~708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(2));

-- Location: LABCELL_X24_Y6_N33
\inst4|inst4|Equal0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~39_combout\ = ( \inst5|Mux15~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux12~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~39_combout\);

-- Location: LABCELL_X24_Y3_N57
\inst4|inst5|Equal0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~39_combout\ = ( \inst5|Mux22~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (\inst5|Mux21~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~39_combout\);

-- Location: MLABCELL_X23_Y4_N0
\inst4|inst1|clkout[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(27) = LCELL(( \inst4|inst5|Equal0~39_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~39_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~39_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~39_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	combout => \inst4|inst1|clkout\(27));

-- Location: MLABCELL_X23_Y4_N54
\inst4|inst6|output[27][2]~644\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][2]~644_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~39_combout\)) # (\inst1|Mux5~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~39_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[27][2]~644_combout\);

-- Location: FF_X23_Y4_N56
\inst4|inst7|GEN_REG:27:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][2]~644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(2));

-- Location: MLABCELL_X23_Y10_N24
\inst4|inst5|Equal0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~47_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~47_combout\);

-- Location: LABCELL_X20_Y5_N9
\inst4|inst4|Equal0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~47_combout\ = ( \inst5|Mux14~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux15~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~47_combout\);

-- Location: MLABCELL_X23_Y6_N21
\inst4|inst1|clkout[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(31) = LCELL(( \inst4|inst4|Equal0~47_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~47_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~47_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~47_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	combout => \inst4|inst1|clkout\(31));

-- Location: MLABCELL_X23_Y6_N42
\inst4|inst6|output[31][2]~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][2]~516_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~47_combout\)))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~47_combout\)) # (\inst4|inst4|Equal0~47_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[31][2]~516_combout\);

-- Location: FF_X23_Y6_N44
\inst4|inst7|GEN_REG:31:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][2]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(2));

-- Location: LABCELL_X24_Y2_N42
\inst4|inst4|Equal0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~43_combout\ = ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~43_combout\);

-- Location: LABCELL_X24_Y2_N18
\inst4|inst5|Equal0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~43_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~43_combout\);

-- Location: LABCELL_X24_Y2_N48
\inst4|inst1|clkout[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(23) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~43_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~43_combout\ & ( (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~43_combout\ & 
-- \ClockIn~input_o\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~43_combout\ & ( (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~43_combout\ & \ClockIn~input_o\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~43_combout\ & ( 
-- (\inst5|Mux1~0_combout\ & (\inst4|inst4|Equal0~43_combout\ & \ClockIn~input_o\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	combout => \inst4|inst1|clkout\(23));

-- Location: LABCELL_X24_Y2_N30
\inst4|inst6|output[23][2]~592\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][2]~592_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~43_combout\)))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~43_combout\)) 
-- # (\inst4|inst4|Equal0~43_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~43_combout\)))))) # (\inst4|inst5|Equal0~43_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~43_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[23][2]~592_combout\);

-- Location: FF_X24_Y2_N32
\inst4|inst7|GEN_REG:23:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][2]~592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(2));

-- Location: MLABCELL_X18_Y10_N54
\inst4|inst4|outputs[2]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~122_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~122_combout\);

-- Location: LABCELL_X26_Y4_N9
\inst4|inst5|Equal0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~27_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux20~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~27_combout\);

-- Location: LABCELL_X25_Y4_N48
\inst4|inst4|Equal0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~27_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux13~combout\ & ( (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~27_combout\);

-- Location: LABCELL_X25_Y4_N9
\inst4|inst1|clkout[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(39) = LCELL(( \inst4|inst4|Equal0~27_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~27_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~27_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~27_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	combout => \inst4|inst1|clkout\(39));

-- Location: LABCELL_X25_Y4_N24
\inst4|inst6|output[39][2]~608\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][2]~608_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))))) # (\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~27_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (\inst4|inst4|Equal0~27_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~27_combout\ & 
-- ((((\inst4|inst4|Equal0~27_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[39][2]~608_combout\);

-- Location: FF_X25_Y4_N26
\inst4|inst7|GEN_REG:39:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][2]~608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(2));

-- Location: LABCELL_X21_Y12_N12
\inst4|inst4|Equal0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~23_combout\ = ( \inst5|Mux16~combout\ & ( !\inst5|Mux14~combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~23_combout\);

-- Location: LABCELL_X19_Y12_N3
\inst4|inst5|Equal0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~23_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~23_combout\);

-- Location: LABCELL_X20_Y12_N15
\inst4|inst1|clkout[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(43) = LCELL(( \inst4|inst5|Equal0~23_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~23_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~23_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	combout => \inst4|inst1|clkout\(43));

-- Location: LABCELL_X20_Y12_N36
\inst4|inst6|output[43][2]~648\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][2]~648_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~23_combout\ & (\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~23_combout\))) # (\inst4|inst4|Equal0~23_combout\ & (((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~23_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & (((\inst4|inst4|Equal0~23_combout\ & ((\inst5|Mux6~0_combout\)))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst4|inst4|Equal0~23_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[43][2]~648_combout\);

-- Location: FF_X20_Y12_N38
\inst4|inst7|GEN_REG:43:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][2]~648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(2));

-- Location: LABCELL_X20_Y10_N0
\inst4|inst4|Equal0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~19_combout\ = ( !\inst5|Mux12~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~19_combout\);

-- Location: LABCELL_X24_Y8_N39
\inst4|inst5|Equal0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~19_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~19_combout\);

-- Location: LABCELL_X21_Y8_N3
\inst4|inst1|clkout[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(35) = LCELL(( \inst4|inst5|Equal0~19_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst4|Equal0~19_combout\ & \inst5|Mux1~0_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~19_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst4|Equal0~19_combout\ & \inst5|Mux1~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	combout => \inst4|inst1|clkout\(35));

-- Location: LABCELL_X21_Y8_N24
\inst4|inst6|output[35][2]~712\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][2]~712_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~19_combout\)) 
-- # (\inst4|inst4|Equal0~19_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~19_combout\)))))) # (\inst4|inst5|Equal0~19_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~19_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[35][2]~712_combout\);

-- Location: FF_X21_Y8_N26
\inst4|inst7|GEN_REG:35:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][2]~712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(2));

-- Location: LABCELL_X20_Y4_N48
\inst4|inst4|Equal0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~31_combout\ = ( !\inst5|Mux12~combout\ & ( \inst5|Mux13~combout\ & ( (\inst5|Mux14~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~31_combout\);

-- Location: LABCELL_X24_Y8_N27
\inst4|inst5|Equal0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~31_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux20~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~31_combout\);

-- Location: LABCELL_X25_Y4_N6
\inst4|inst1|clkout[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(47) = LCELL(( \inst4|inst5|Equal0~31_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~31_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~31_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\inst4|inst4|Equal0~31_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	combout => \inst4|inst1|clkout\(47));

-- Location: LABCELL_X25_Y4_N54
\inst4|inst6|output[47][2]~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][2]~520_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~31_combout\))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~31_combout\)) # 
-- (\inst4|inst4|Equal0~31_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~31_combout\)))))) # (\inst4|inst5|Equal0~31_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~31_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[47][2]~520_combout\);

-- Location: FF_X25_Y4_N56
\inst4|inst7|GEN_REG:47:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][2]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(2));

-- Location: MLABCELL_X18_Y10_N36
\inst4|inst4|outputs[2]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~121_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~121_combout\);

-- Location: LABCELL_X20_Y5_N48
\inst4|inst4|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~7_combout\ = ( !\inst5|Mux14~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~7_combout\);

-- Location: MLABCELL_X18_Y2_N36
\inst4|inst5|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~7_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux21~combout\ & (!\inst5|Mux17~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~7_combout\);

-- Location: LABCELL_X19_Y2_N21
\inst4|inst1|clkout[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(11) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~7_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~7_combout\ & ( (\inst4|inst4|Equal0~7_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~7_combout\ & ( (\inst4|inst4|Equal0~7_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~7_combout\ & ( 
-- (\inst4|inst4|Equal0~7_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	combout => \inst4|inst1|clkout\(11));

-- Location: LABCELL_X19_Y2_N36
\inst4|inst6|output[11][2]~652\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][2]~652_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~7_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~7_combout\)))) # (\inst4|inst4|Equal0~7_combout\ & (((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~7_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (((\inst4|inst4|Equal0~7_combout\ & ((\inst5|Mux6~0_combout\)))))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst4|inst4|Equal0~7_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[11][2]~652_combout\);

-- Location: FF_X19_Y2_N38
\inst4|inst7|GEN_REG:11:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][2]~652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(2));

-- Location: LABCELL_X20_Y10_N30
\inst4|inst5|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~3_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~3_combout\);

-- Location: MLABCELL_X18_Y10_N15
\inst4|inst4|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~3_combout\ = ( \inst5|Mux16~combout\ & ( !\inst5|Mux13~combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~3_combout\);

-- Location: LABCELL_X19_Y10_N3
\inst4|inst1|clkout[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(3) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~3_combout\)) # (\inst4|inst5|Equal0~3_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~3_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(3));

-- Location: LABCELL_X19_Y10_N6
\inst4|inst6|output[3][2]~716\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][2]~716_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~3_combout\)))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~3_combout\)) # 
-- (\inst4|inst4|Equal0~3_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~3_combout\)))))) # (\inst4|inst5|Equal0~3_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~3_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[3][2]~716_combout\);

-- Location: FF_X19_Y10_N8
\inst4|inst7|GEN_REG:3:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][2]~716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(2));

-- Location: LABCELL_X24_Y3_N24
\inst4|inst4|Equal0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~15_combout\ = ( !\inst5|Mux12~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux15~combout\ & (!\inst5|Mux11~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~15_combout\);

-- Location: LABCELL_X17_Y1_N18
\inst4|inst5|Equal0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~15_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~15_combout\);

-- Location: MLABCELL_X18_Y1_N18
\inst4|inst1|clkout[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(15) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~15_combout\) # (\inst4|inst4|Equal0~15_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst4|Equal0~15_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\inst4|inst5|Equal0~15_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000101000001010000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(15));

-- Location: MLABCELL_X18_Y1_N12
\inst4|inst6|output[15][2]~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][2]~524_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~15_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~15_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~15_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~15_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[15][2]~524_combout\);

-- Location: FF_X18_Y1_N14
\inst4|inst7|GEN_REG:15:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][2]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(2));

-- Location: LABCELL_X24_Y6_N0
\inst4|inst4|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~11_combout\ = ( !\inst5|Mux12~combout\ & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~11_combout\);

-- Location: LABCELL_X26_Y8_N18
\inst4|inst5|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~11_combout\ = ( !\inst5|Mux17~combout\ & ( !\inst5|Mux19~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~11_combout\);

-- Location: LABCELL_X26_Y6_N3
\inst4|inst1|clkout[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(7) = LCELL(( \inst4|inst5|Equal0~11_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~11_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~11_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~11_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	combout => \inst4|inst1|clkout\(7));

-- Location: LABCELL_X26_Y6_N42
\inst4|inst6|output[7][2]~624\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][2]~624_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~11_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~11_combout\)))))) # (\inst4|inst4|Equal0~11_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~11_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (\inst4|inst4|Equal0~11_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~11_combout\ & 
-- ((((\inst4|inst4|Equal0~11_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[7][2]~624_combout\);

-- Location: FF_X26_Y6_N44
\inst4|inst7|GEN_REG:7:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][2]~624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(2));

-- Location: MLABCELL_X18_Y10_N24
\inst4|inst4|outputs[2]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~120_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~120_combout\);

-- Location: MLABCELL_X18_Y10_N0
\inst4|inst4|outputs[2]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~124_combout\ = ( \inst4|inst4|outputs[2]~121_combout\ & ( \inst4|inst4|outputs[2]~120_combout\ & ( (!\inst5|Mux12~combout\) # ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[2]~122_combout\))) # (\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[2]~123_combout\))) ) ) ) # ( !\inst4|inst4|outputs[2]~121_combout\ & ( \inst4|inst4|outputs[2]~120_combout\ & ( (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\)))) # (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[2]~122_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[2]~123_combout\)))) ) ) ) # ( \inst4|inst4|outputs[2]~121_combout\ & ( !\inst4|inst4|outputs[2]~120_combout\ & ( (!\inst5|Mux12~combout\ & 
-- (((\inst5|Mux11~combout\)))) # (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[2]~122_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[2]~123_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~121_combout\ & ( 
-- !\inst4|inst4|outputs[2]~120_combout\ & ( (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[2]~122_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[2]~123_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[2]~123_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~122_combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~121_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~120_combout\,
	combout => \inst4|inst4|outputs[2]~124_combout\);

-- Location: LABCELL_X21_Y10_N0
\inst4|inst4|Equal0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~18_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~18_combout\);

-- Location: LABCELL_X24_Y10_N39
\inst4|inst5|Equal0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~18_combout\ = ( \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~18_combout\);

-- Location: MLABCELL_X23_Y10_N9
\inst4|inst1|clkout[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(33) = LCELL(( \inst4|inst5|Equal0~18_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~18_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~18_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~18_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	combout => \inst4|inst1|clkout\(33));

-- Location: LABCELL_X24_Y10_N48
\inst4|inst6|output[33][2]~728\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][2]~728_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~18_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~18_combout\)))) # (\inst4|inst4|Equal0~18_combout\ & (((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~18_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (((\inst4|inst4|Equal0~18_combout\ & ((\inst5|Mux6~0_combout\)))))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst4|inst4|Equal0~18_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[33][2]~728_combout\);

-- Location: FF_X24_Y10_N50
\inst4|inst7|GEN_REG:33:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][2]~728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(2));

-- Location: LABCELL_X20_Y11_N0
\inst4|inst4|Equal0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~22_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux13~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~22_combout\);

-- Location: LABCELL_X20_Y11_N30
\inst4|inst5|Equal0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~22_combout\ = ( \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~22_combout\);

-- Location: LABCELL_X21_Y11_N42
\inst4|inst1|clkout[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(41) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~22_combout\)) # (\inst4|inst5|Equal0~22_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~22_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(41));

-- Location: LABCELL_X20_Y11_N48
\inst4|inst6|output[41][2]~664\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][2]~664_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~22_combout\ & (\inst4|inst5|Equal0~22_combout\ & (\inst1|Mux5~1_combout\))) # (\inst4|inst4|Equal0~22_combout\ & ((((\inst4|inst5|Equal0~22_combout\ & 
-- \inst1|Mux5~1_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (\inst4|inst4|Equal0~22_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[41][2]~664_combout\);

-- Location: FF_X20_Y11_N50
\inst4|inst7|GEN_REG:41:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][2]~664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(2));

-- Location: LABCELL_X20_Y5_N30
\inst4|inst4|Equal0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~26_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~26_combout\);

-- Location: LABCELL_X14_Y4_N39
\inst4|inst5|Equal0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~26_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux18~combout\ & (!\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~26_combout\);

-- Location: LABCELL_X19_Y3_N6
\inst4|inst1|clkout[37]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(37) = LCELL(( \ClockIn~input_o\ & ( \inst4|inst5|Equal0~26_combout\ & ( ((\inst4|inst4|Equal0~26_combout\ & \inst5|Mux1~0_combout\)) # (\inst5|Mux10~combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst4|inst5|Equal0~26_combout\ & ( 
-- (\inst4|inst4|Equal0~26_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	combout => \inst4|inst1|clkout\(37));

-- Location: LABCELL_X19_Y3_N0
\inst4|inst6|output[37][2]~612\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][2]~612_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~26_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~26_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~26_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[37][2]~612_combout\);

-- Location: FF_X19_Y3_N2
\inst4|inst7|GEN_REG:37:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][2]~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N30
\inst4|inst4|outputs[2]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~116_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~116_combout\);

-- Location: LABCELL_X24_Y8_N36
\inst4|inst5|Equal0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~56_combout\ = ( \inst5|Mux18~combout\ & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~56_combout\);

-- Location: LABCELL_X24_Y6_N6
\inst4|inst4|Equal0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~56_combout\ = ( \inst5|Mux11~combout\ & ( !\inst5|Mux13~combout\ & ( (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~56_combout\);

-- Location: LABCELL_X25_Y6_N51
\inst4|inst1|clkout[49]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(49) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~56_combout\)) # (\inst4|inst5|Equal0~56_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~56_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(49));

-- Location: LABCELL_X25_Y6_N30
\inst4|inst6|output[49][2]~720\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][2]~720_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~56_combout\)))) # (\inst4|inst4|Equal0~56_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (\inst5|Mux6~0_combout\ & (\inst4|inst4|Equal0~56_combout\))) # (\inst4|inst5|Equal0~56_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~56_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[49][2]~720_combout\);

-- Location: FF_X25_Y6_N32
\inst4|inst7|GEN_REG:49:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][2]~720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(2));

-- Location: MLABCELL_X23_Y8_N18
\inst4|inst6|output[61][2]~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][2]~528_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~59_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst4|inst4|Equal0~59_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst4|inst4|Equal0~59_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[61][2]~528_combout\);

-- Location: FF_X23_Y8_N20
\inst4|inst7|GEN_REG:61:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][2]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(2));

-- Location: MLABCELL_X28_Y6_N12
\inst4|inst5|Equal0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~58_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\ & (\inst5|Mux18~combout\ & (\inst5|Mux20~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~58_combout\);

-- Location: MLABCELL_X23_Y7_N18
\inst4|inst4|Equal0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~58_combout\ = ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~58_combout\);

-- Location: LABCELL_X26_Y6_N0
\inst4|inst1|clkout[53]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(53) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~58_combout\)) # (\inst4|inst5|Equal0~58_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~58_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(53));

-- Location: LABCELL_X26_Y6_N30
\inst4|inst6|output[53][2]~580\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][2]~580_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~58_combout\))))) # (\inst4|inst4|Equal0~58_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~58_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[53][2]~580_combout\);

-- Location: FF_X26_Y6_N32
\inst4|inst7|GEN_REG:53:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][2]~580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(2));

-- Location: MLABCELL_X23_Y7_N21
\inst4|inst4|Equal0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~57_combout\ = ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & (\inst5|Mux16~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~57_combout\);

-- Location: LABCELL_X26_Y8_N36
\inst4|inst5|Equal0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~57_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux20~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~57_combout\);

-- Location: LABCELL_X25_Y6_N48
\inst4|inst1|clkout[57]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(57) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~57_combout\)) # (\inst4|inst5|Equal0~57_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~57_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(57));

-- Location: LABCELL_X25_Y6_N6
\inst4|inst6|output[57][2]~656\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][2]~656_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~57_combout\)) # (\inst4|inst4|Equal0~57_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~57_combout\))))) # (\inst4|inst5|Equal0~57_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~57_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[57][2]~656_combout\);

-- Location: FF_X25_Y6_N8
\inst4|inst7|GEN_REG:57:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][2]~656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N0
\inst4|inst4|outputs[2]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~118_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~118_combout\);

-- Location: LABCELL_X25_Y11_N6
\inst4|inst4|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~2_combout\ = ( !\inst5|Mux15~combout\ & ( !\inst5|Mux11~combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux16~combout\ & (!\inst5|Mux13~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~2_combout\);

-- Location: LABCELL_X24_Y8_N6
\inst4|inst5|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~2_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux17~combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~2_combout\);

-- Location: LABCELL_X24_Y10_N9
\inst4|inst1|clkout[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(1) = LCELL(( \inst4|inst5|Equal0~2_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~2_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~2_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\inst4|inst4|Equal0~2_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000010101110000000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	combout => \inst4|inst1|clkout\(1));

-- Location: LABCELL_X25_Y10_N39
\inst4|inst6|output[1][2]~732\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][2]~732_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & (((\inst5|Mux6~0_combout\ & 
-- ((\inst4|inst4|Equal0~2_combout\)))) # (\inst1|Mux5~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~2_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[1][2]~732_combout\);

-- Location: FF_X25_Y10_N41
\inst4|inst7|GEN_REG:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][2]~732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(2));

-- Location: LABCELL_X16_Y5_N21
\inst4|inst5|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~10_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux20~combout\ & (!\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~10_combout\);

-- Location: LABCELL_X20_Y5_N54
\inst4|inst4|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~10_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( (\inst5|Mux14~combout\ & (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~10_combout\);

-- Location: LABCELL_X21_Y5_N9
\inst4|inst1|clkout[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(5) = LCELL(( \inst4|inst4|Equal0~10_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~10_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~10_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~10_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000011000001110000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	combout => \inst4|inst1|clkout\(5));

-- Location: LABCELL_X21_Y5_N36
\inst4|inst6|output[5][2]~628\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][2]~628_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~10_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~10_combout\)))))) # (\inst4|inst4|Equal0~10_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~10_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (\inst4|inst4|Equal0~10_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~10_combout\ & 
-- ((((\inst4|inst4|Equal0~10_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[5][2]~628_combout\);

-- Location: FF_X21_Y5_N38
\inst4|inst7|GEN_REG:5:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][2]~628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(2));

-- Location: LABCELL_X20_Y5_N51
\inst4|inst4|Equal0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~14_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & \inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~14_combout\);

-- Location: LABCELL_X26_Y5_N12
\inst4|inst5|Equal0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~14_combout\ = ( !\inst5|Mux18~combout\ & ( \inst5|Mux22~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~14_combout\);

-- Location: LABCELL_X25_Y5_N3
\inst4|inst1|clkout[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(13) = LCELL(( \inst4|inst5|Equal0~14_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~14_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~14_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~14_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	combout => \inst4|inst1|clkout\(13));

-- Location: LABCELL_X25_Y5_N24
\inst4|inst6|output[13][2]~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][2]~540_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~14_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~14_combout\)))))) # (\inst4|inst4|Equal0~14_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~14_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (\inst4|inst4|Equal0~14_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~14_combout\ & 
-- ((((\inst4|inst4|Equal0~14_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[13][2]~540_combout\);

-- Location: FF_X25_Y5_N26
\inst4|inst7|GEN_REG:13:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][2]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(2));

-- Location: MLABCELL_X18_Y3_N30
\inst4|inst5|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~6_combout\ = ( !\inst5|Mux21~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~6_combout\);

-- Location: LABCELL_X20_Y5_N21
\inst4|inst4|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~6_combout\ = ( \inst5|Mux16~combout\ & ( !\inst5|Mux14~combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~6_combout\);

-- Location: LABCELL_X19_Y3_N21
\inst4|inst1|clkout[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(9) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux10~combout\ & ( ((\inst4|inst4|Equal0~6_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~6_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst4|inst4|Equal0~6_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(9));

-- Location: MLABCELL_X18_Y3_N9
\inst4|inst6|output[9][2]~668\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][2]~668_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~6_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~6_combout\))))) # (\inst4|inst4|Equal0~6_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~6_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (\inst4|inst4|Equal0~6_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~6_combout\ & 
-- ((((\inst4|inst4|Equal0~6_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[9][2]~668_combout\);

-- Location: FF_X18_Y3_N11
\inst4|inst7|GEN_REG:9:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][2]~668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N36
\inst4|inst4|outputs[2]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~115_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~115_combout\);

-- Location: LABCELL_X24_Y8_N30
\inst4|inst5|Equal0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~46_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux22~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~46_combout\);

-- Location: LABCELL_X24_Y6_N45
\inst4|inst4|Equal0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~46_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux16~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~46_combout\);

-- Location: MLABCELL_X23_Y6_N18
\inst4|inst1|clkout[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(29) = LCELL(( \inst4|inst4|Equal0~46_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~46_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~46_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~46_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	combout => \inst4|inst1|clkout\(29));

-- Location: MLABCELL_X23_Y6_N48
\inst4|inst6|output[29][2]~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][2]~532_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~46_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst4|inst4|Equal0~46_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~46_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst4|inst4|Equal0~46_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst4|inst4|Equal0~46_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[29][2]~532_combout\);

-- Location: FF_X23_Y6_N50
\inst4|inst7|GEN_REG:29:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][2]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(2));

-- Location: LABCELL_X25_Y10_N33
\inst4|inst6|output[17][2]~724\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][2]~724_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~34_combout\)))))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~34_combout\)))) # (\inst4|inst4|Equal0~34_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (\inst5|Mux6~0_combout\ & (\inst4|inst4|Equal0~34_combout\))) # (\inst4|inst5|Equal0~34_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~34_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[17][2]~724_combout\);

-- Location: FF_X25_Y10_N35
\inst4|inst7|GEN_REG:17:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][2]~724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(2));

-- Location: LABCELL_X24_Y3_N33
\inst4|inst5|Equal0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~38_combout\ = ( \inst5|Mux22~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~38_combout\);

-- Location: LABCELL_X24_Y6_N9
\inst4|inst4|Equal0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~38_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux11~combout\ & ( (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|Equal0~38_combout\);

-- Location: LABCELL_X24_Y5_N48
\inst4|inst1|clkout[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(25) = LCELL(( \inst4|inst4|Equal0~38_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~38_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~38_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~38_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	combout => \inst4|inst1|clkout\(25));

-- Location: MLABCELL_X23_Y7_N42
\inst4|inst6|output[25][2]~660\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][2]~660_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~38_combout\))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~38_combout\)) # (\inst4|inst4|Equal0~38_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[25][2]~660_combout\);

-- Location: FF_X23_Y7_N44
\inst4|inst7|GEN_REG:25:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][2]~660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(2));

-- Location: LABCELL_X16_Y4_N0
\inst4|inst4|Equal0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~42_combout\ = ( !\inst5|Mux11~combout\ & ( !\inst5|Mux13~combout\ & ( (!\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst5|Mux14~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~42_combout\);

-- Location: LABCELL_X16_Y2_N0
\inst4|inst5|Equal0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~42_combout\ = ( \inst5|Mux20~combout\ & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux18~combout\ & (\inst5|Mux22~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~42_combout\);

-- Location: LABCELL_X16_Y2_N36
\inst4|inst1|clkout[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(21) = LCELL(( \inst4|inst5|Equal0~42_combout\ & ( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst4|inst5|Equal0~42_combout\ & ( \inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\ClockIn~input_o\ & 
-- \inst4|inst4|Equal0~42_combout\)) ) ) ) # ( \inst4|inst5|Equal0~42_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\ClockIn~input_o\ & \inst4|inst4|Equal0~42_combout\)) ) ) ) # ( !\inst4|inst5|Equal0~42_combout\ & ( 
-- !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & (\ClockIn~input_o\ & \inst4|inst4|Equal0~42_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(21));

-- Location: MLABCELL_X23_Y8_N24
\inst4|inst6|output[21][2]~596\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][2]~596_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~42_combout\)))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~42_combout\)) # (\inst4|inst4|Equal0~42_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~42_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~42_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[21][2]~596_combout\);

-- Location: FF_X23_Y8_N26
\inst4|inst7|GEN_REG:21:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][2]~596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N48
\inst4|inst4|outputs[2]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~117_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~117_combout\);

-- Location: LABCELL_X17_Y10_N18
\inst4|inst4|outputs[2]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~119_combout\ = ( \inst4|inst4|outputs[2]~115_combout\ & ( \inst4|inst4|outputs[2]~117_combout\ & ( (!\inst5|Mux11~combout\) # ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~116_combout\)) # (\inst5|Mux12~combout\ & 
-- ((\inst4|inst4|outputs[2]~118_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~115_combout\ & ( \inst4|inst4|outputs[2]~117_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[2]~116_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~118_combout\))))) ) ) ) # ( \inst4|inst4|outputs[2]~115_combout\ & ( !\inst4|inst4|outputs[2]~117_combout\ & ( (!\inst5|Mux11~combout\ & 
-- (((!\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~116_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~118_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[2]~115_combout\ & ( 
-- !\inst4|inst4|outputs[2]~117_combout\ & ( (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~116_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~118_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[2]~116_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~118_combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~115_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~117_combout\,
	combout => \inst4|inst4|outputs[2]~119_combout\);

-- Location: MLABCELL_X18_Y8_N54
\inst4|inst4|Equal0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~24_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (!\inst5|Mux16~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~24_combout\);

-- Location: MLABCELL_X18_Y2_N15
\inst4|inst5|Equal0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~24_combout\ = ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~24_combout\);

-- Location: LABCELL_X21_Y2_N42
\inst4|inst1|clkout[36]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(36) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~24_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~24_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst4|Equal0~24_combout\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~24_combout\ & ( (\ClockIn~input_o\ & (\inst4|inst4|Equal0~24_combout\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~24_combout\ & ( 
-- (\ClockIn~input_o\ & (\inst4|inst4|Equal0~24_combout\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	combout => \inst4|inst1|clkout\(36));

-- Location: LABCELL_X21_Y2_N12
\inst4|inst6|output[36][2]~620\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][2]~620_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~24_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~24_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~24_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~24_combout\))))) # (\inst4|inst5|Equal0~24_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[36][2]~620_combout\);

-- Location: FF_X21_Y2_N14
\inst4|inst7|GEN_REG:36:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][2]~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(2));

-- Location: LABCELL_X20_Y11_N15
\inst4|inst5|Equal0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~20_combout\ = ( \inst5|Mux19~combout\ & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~20_combout\);

-- Location: LABCELL_X21_Y12_N45
\inst4|inst4|Equal0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~20_combout\ = ( !\inst5|Mux16~combout\ & ( !\inst5|Mux14~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & !\inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~20_combout\);

-- Location: LABCELL_X21_Y11_N45
\inst4|inst1|clkout[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(40) = LCELL(( \inst4|inst4|Equal0~20_combout\ & ( (\ClockIn~input_o\ & (((\inst4|inst5|Equal0~20_combout\ & \inst5|Mux10~combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~20_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst4|inst5|Equal0~20_combout\ & \inst5|Mux10~combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	combout => \inst4|inst1|clkout\(40));

-- Location: LABCELL_X21_Y11_N30
\inst4|inst6|output[40][2]~696\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][2]~696_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~20_combout\))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~20_combout\)) # (\inst4|inst4|Equal0~20_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~20_combout\))))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[40][2]~696_combout\);

-- Location: FF_X21_Y11_N32
\inst4|inst7|GEN_REG:40:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][2]~696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(2));

-- Location: LABCELL_X25_Y2_N42
\inst4|inst5|Equal0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~28_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux18~combout\ & (!\inst5|Mux22~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~28_combout\);

-- Location: LABCELL_X25_Y2_N51
\inst4|inst4|Equal0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~28_combout\ = ( \inst5|Mux13~combout\ & ( !\inst5|Mux15~combout\ & ( (\inst5|Mux14~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~28_combout\);

-- Location: LABCELL_X25_Y2_N54
\inst4|inst1|clkout[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(44) = LCELL(( \ClockIn~input_o\ & ( \inst4|inst4|Equal0~28_combout\ & ( ((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~28_combout\)) # (\inst5|Mux1~0_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst4|inst4|Equal0~28_combout\ & ( 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~28_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	combout => \inst4|inst1|clkout\(44));

-- Location: LABCELL_X21_Y2_N24
\inst4|inst6|output[44][2]~568\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][2]~568_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~28_combout\))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~28_combout\)) # (\inst4|inst4|Equal0~28_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~28_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~28_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[44][2]~568_combout\);

-- Location: FF_X21_Y2_N26
\inst4|inst7|GEN_REG:44:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][2]~568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(2));

-- Location: LABCELL_X24_Y8_N15
\inst4|inst5|Equal0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~16_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( (\inst5|Mux17~combout\ & (!\inst5|Mux22~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~16_combout\);

-- Location: LABCELL_X20_Y11_N57
\inst4|inst4|Equal0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~16_combout\ = ( !\inst5|Mux14~combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux13~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~16_combout\);

-- Location: LABCELL_X19_Y8_N36
\inst4|inst1|clkout[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(32) = LCELL(( \inst4|inst4|Equal0~16_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~16_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~16_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\inst4|inst5|Equal0~16_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000010101110000000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	combout => \inst4|inst1|clkout\(32));

-- Location: LABCELL_X19_Y8_N48
\inst4|inst6|output[32][2]~760\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][2]~760_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~16_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~16_combout\)))))) # (\inst4|inst4|Equal0~16_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~16_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & (\inst4|inst4|Equal0~16_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~16_combout\ & 
-- ((((\inst4|inst4|Equal0~16_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[32][2]~760_combout\);

-- Location: FF_X19_Y8_N50
\inst4|inst7|GEN_REG:32:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][2]~760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N54
\inst4|inst4|outputs[2]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~106_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~106_combout\);

-- Location: MLABCELL_X18_Y5_N36
\inst4|inst5|Equal0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~49_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~49_combout\);

-- Location: LABCELL_X26_Y7_N12
\inst4|inst4|Equal0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~49_combout\ = ( !\inst5|Mux14~combout\ & ( !\inst5|Mux15~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux16~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~49_combout\);

-- Location: LABCELL_X21_Y5_N6
\inst4|inst1|clkout[56]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(56) = LCELL(( \inst4|inst4|Equal0~49_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~49_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~49_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\inst4|inst5|Equal0~49_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	combout => \inst4|inst1|clkout\(56));

-- Location: LABCELL_X21_Y5_N0
\inst4|inst6|output[56][2]~688\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][2]~688_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~49_combout\)))))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~49_combout\)))) # (\inst4|inst4|Equal0~49_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (\inst5|Mux6~0_combout\ & (\inst4|inst4|Equal0~49_combout\))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~49_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[56][2]~688_combout\);

-- Location: FF_X21_Y5_N2
\inst4|inst7|GEN_REG:56:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][2]~688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(2));

-- Location: MLABCELL_X23_Y8_N15
\inst4|inst4|Equal0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~51_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux13~combout\ & (\inst5|Mux12~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~51_combout\);

-- Location: LABCELL_X17_Y5_N12
\inst4|inst5|Equal0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~51_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux22~combout\ & (\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~51_combout\);

-- Location: LABCELL_X21_Y8_N0
\inst4|inst1|clkout[60]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(60) = LCELL(( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~51_combout\)) # (\inst4|inst4|Equal0~51_combout\))) ) ) # ( !\inst5|Mux1~0_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~51_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(60));

-- Location: LABCELL_X21_Y8_N30
\inst4|inst6|output[60][2]~560\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][2]~560_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~51_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~51_combout\))))) # (\inst4|inst4|Equal0~51_combout\ & (((\inst1|Mux5~1_combout\ & 
-- (\inst4|inst5|Equal0~51_combout\))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (\inst4|inst4|Equal0~51_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~51_combout\ & 
-- ((((\inst4|inst4|Equal0~51_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[60][2]~560_combout\);

-- Location: FF_X21_Y8_N32
\inst4|inst7|GEN_REG:60:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][2]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(2));

-- Location: MLABCELL_X23_Y9_N42
\inst4|inst4|Equal0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~48_combout\ = ( \inst5|Mux12~combout\ & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux14~combout\ & (!\inst5|Mux16~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~48_combout\);

-- Location: LABCELL_X24_Y9_N42
\inst4|inst5|Equal0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~48_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~48_combout\);

-- Location: MLABCELL_X23_Y9_N54
\inst4|inst1|clkout[48]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(48) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux10~combout\ & ( ((\inst4|inst4|Equal0~48_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~48_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst4|inst4|Equal0~48_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(48));

-- Location: MLABCELL_X23_Y9_N21
\inst4|inst6|output[48][2]~752\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][2]~752_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~48_combout\)))) # (\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst1|Mux5~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[48][2]~752_combout\);

-- Location: FF_X23_Y9_N23
\inst4|inst7|GEN_REG:48:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][2]~752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(2));

-- Location: LABCELL_X12_Y3_N3
\inst4|inst5|Equal0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~50_combout\ = ( \inst5|Mux18~combout\ & ( !\inst5|Mux19~combout\ & ( (\inst5|Mux17~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux21~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~50_combout\);

-- Location: LABCELL_X14_Y3_N18
\inst4|inst4|Equal0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~50_combout\ = ( !\inst5|Mux13~combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~50_combout\);

-- Location: MLABCELL_X13_Y3_N57
\inst4|inst1|clkout[52]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(52) = LCELL(( \inst5|Mux10~combout\ & ( \ClockIn~input_o\ & ( ((\inst4|inst4|Equal0~50_combout\ & \inst5|Mux1~0_combout\)) # (\inst4|inst5|Equal0~50_combout\) ) ) ) # ( !\inst5|Mux10~combout\ & ( \ClockIn~input_o\ & ( 
-- (\inst4|inst4|Equal0~50_combout\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \ALT_INV_ClockIn~input_o\,
	combout => \inst4|inst1|clkout\(52));

-- Location: MLABCELL_X13_Y3_N48
\inst4|inst6|output[52][2]~588\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][2]~588_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~50_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~50_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~50_combout\))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[52][2]~588_combout\);

-- Location: FF_X13_Y3_N50
\inst4|inst7|GEN_REG:52:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][2]~588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N24
\inst4|inst4|outputs[2]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~108_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~108_combout\);

-- Location: MLABCELL_X18_Y3_N15
\inst4|inst5|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~12_combout\ = ( \inst5|Mux20~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~12_combout\);

-- Location: LABCELL_X20_Y5_N18
\inst4|inst4|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~12_combout\ = ( \inst5|Mux14~combout\ & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\ & (!\inst5|Mux15~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~12_combout\);

-- Location: LABCELL_X20_Y3_N42
\inst4|inst1|clkout[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(12) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~12_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~12_combout\) # (\inst5|Mux1~0_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~12_combout\ & ( 
-- (\inst5|Mux1~0_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst4|Equal0~12_combout\ & ( (\inst4|inst5|Equal0~12_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000001100110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	combout => \inst4|inst1|clkout\(12));

-- Location: LABCELL_X20_Y1_N36
\inst4|inst6|output[12][2]~572\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][2]~572_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~12_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~12_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~12_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[12][2]~572_combout\);

-- Location: FF_X20_Y1_N38
\inst4|inst7|GEN_REG:12:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][2]~572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(2));

-- Location: LABCELL_X24_Y2_N24
\inst4|inst5|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~4_combout\ = ( !\inst5|Mux17~combout\ & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux18~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux19~combout\ & !\inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~4_combout\);

-- Location: MLABCELL_X23_Y4_N6
\inst4|inst4|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~4_combout\ = ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~4_combout\);

-- Location: MLABCELL_X23_Y4_N3
\inst4|inst1|clkout[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(8) = LCELL(( \inst4|inst4|Equal0~4_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~4_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~4_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~4_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	combout => \inst4|inst1|clkout\(8));

-- Location: LABCELL_X16_Y4_N42
\inst4|inst6|output[8][2]~700\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][2]~700_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~4_combout\)) # 
-- (\inst4|inst4|Equal0~4_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~4_combout\)))))) # (\inst4|inst5|Equal0~4_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~4_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[8][2]~700_combout\);

-- Location: FF_X16_Y4_N44
\inst4|inst7|GEN_REG:8:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][2]~700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(2));

-- Location: LABCELL_X20_Y10_N36
\inst4|inst4|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~0_combout\ = ( !\inst5|Mux16~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux14~combout\ & (!\inst5|Mux11~combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~0_combout\);

-- Location: MLABCELL_X23_Y10_N18
\inst4|inst5|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~0_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux17~combout\ & (!\inst5|Mux22~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~0_combout\);

-- Location: MLABCELL_X23_Y10_N6
\inst4|inst1|clkout[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(0) = LCELL(( \inst4|inst5|Equal0~0_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~0_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~0_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~0_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	combout => \inst4|inst1|clkout\(0));

-- Location: MLABCELL_X23_Y10_N36
\inst4|inst6|output[0][2]~764\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][2]~764_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~0_combout\)))))) # (\inst4|inst4|Equal0~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~0_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[0][2]~764_combout\);

-- Location: FF_X23_Y10_N38
\inst4|inst7|GEN_REG:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][2]~764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(2));

-- Location: LABCELL_X25_Y3_N18
\inst4|inst4|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~8_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux15~combout\ & (!\inst5|Mux11~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~8_combout\);

-- Location: LABCELL_X17_Y3_N0
\inst4|inst5|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~8_combout\ = ( !\inst5|Mux21~combout\ & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux22~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~8_combout\);

-- Location: LABCELL_X21_Y3_N48
\inst4|inst1|clkout[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(4) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~8_combout\)) # (\inst4|inst5|Equal0~8_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~8_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(4));

-- Location: LABCELL_X21_Y3_N0
\inst4|inst6|output[4][2]~636\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][2]~636_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~8_combout\))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~8_combout\)) # 
-- (\inst4|inst4|Equal0~8_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~8_combout\)))))) # (\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[4][2]~636_combout\);

-- Location: FF_X21_Y3_N2
\inst4|inst7|GEN_REG:4:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][2]~636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(2));

-- Location: MLABCELL_X18_Y10_N6
\inst4|inst4|outputs[2]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~105_combout\ = ( \inst4|inst7|GEN_REG:4:REGX|Q\(2) & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(2)))) # (\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:12:REGX|Q\(2))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:4:REGX|Q\(2) & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:8:REGX|Q\(2)))) # (\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:12:REGX|Q\(2))) ) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q\(2) & ( 
-- !\inst5|Mux13~combout\ & ( (\inst4|inst7|GEN_REG:0:REGX|Q\(2)) # (\inst5|Mux14~combout\) ) ) ) # ( !\inst4|inst7|GEN_REG:4:REGX|Q\(2) & ( !\inst5|Mux13~combout\ & ( (!\inst5|Mux14~combout\ & \inst4|inst7|GEN_REG:0:REGX|Q\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(2),
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(2),
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(2),
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[2]~105_combout\);

-- Location: LABCELL_X24_Y3_N39
\inst4|inst4|Equal0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~44_combout\ = ( !\inst5|Mux15~combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux12~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~44_combout\);

-- Location: LABCELL_X24_Y3_N18
\inst4|inst5|Equal0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~44_combout\ = ( !\inst5|Mux22~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~44_combout\);

-- Location: MLABCELL_X23_Y3_N36
\inst4|inst1|clkout[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(28) = LCELL(( \inst4|inst5|Equal0~44_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~44_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~44_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~44_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	combout => \inst4|inst1|clkout\(28));

-- Location: MLABCELL_X23_Y3_N6
\inst4|inst6|output[28][2]~564\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][2]~564_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~44_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~44_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~44_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~44_combout\))))) # (\inst4|inst5|Equal0~44_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[28][2]~564_combout\);

-- Location: FF_X23_Y3_N8
\inst4|inst7|GEN_REG:28:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][2]~564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(2));

-- Location: LABCELL_X20_Y5_N0
\inst4|inst4|Equal0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~40_combout\ = ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~40_combout\);

-- Location: MLABCELL_X18_Y3_N18
\inst4|inst5|Equal0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~40_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux19~combout\ & (!\inst5|Mux21~combout\ & (!\inst5|Mux17~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~40_combout\);

-- Location: LABCELL_X21_Y4_N48
\inst4|inst1|clkout[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(20) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~40_combout\)) # (\inst4|inst5|Equal0~40_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~40_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(20));

-- Location: LABCELL_X21_Y4_N18
\inst4|inst6|output[20][2]~604\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][2]~604_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~40_combout\ & (\inst4|inst5|Equal0~40_combout\ & (\inst1|Mux5~1_combout\))) # (\inst4|inst4|Equal0~40_combout\ & ((((\inst4|inst5|Equal0~40_combout\ & 
-- \inst1|Mux5~1_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst4|inst4|Equal0~40_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & 
-- ((((\inst4|inst4|Equal0~40_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[20][2]~604_combout\);

-- Location: FF_X21_Y4_N20
\inst4|inst7|GEN_REG:20:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][2]~604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(2));

-- Location: LABCELL_X20_Y5_N3
\inst4|inst4|Equal0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~36_combout\ = ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux15~combout\ & (\inst5|Mux12~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~36_combout\);

-- Location: LABCELL_X24_Y2_N12
\inst4|inst5|Equal0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~36_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( (\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~36_combout\);

-- Location: MLABCELL_X23_Y2_N9
\inst4|inst1|clkout[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(24) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~36_combout\ & ( \ClockIn~input_o\ ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst5|Equal0~36_combout\ & ( (\inst4|inst4|Equal0~36_combout\ & (\ClockIn~input_o\ & 
-- \inst5|Mux1~0_combout\)) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~36_combout\ & ( (\inst4|inst4|Equal0~36_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ) # ( !\inst5|Mux10~combout\ & ( !\inst4|inst5|Equal0~36_combout\ & ( 
-- (\inst4|inst4|Equal0~36_combout\ & (\ClockIn~input_o\ & \inst5|Mux1~0_combout\)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	combout => \inst4|inst1|clkout\(24));

-- Location: MLABCELL_X23_Y2_N48
\inst4|inst6|output[24][2]~692\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][2]~692_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~36_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (((\inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[24][2]~692_combout\);

-- Location: FF_X23_Y2_N50
\inst4|inst7|GEN_REG:24:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][2]~692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(2));

-- Location: LABCELL_X20_Y10_N12
\inst4|inst4|Equal0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~32_combout\ = ( !\inst5|Mux11~combout\ & ( !\inst5|Mux16~combout\ & ( (\inst5|Mux12~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux15~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|Equal0~32_combout\);

-- Location: LABCELL_X24_Y8_N18
\inst4|inst5|Equal0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~32_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & (!\inst5|Mux22~combout\ & !\inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~32_combout\);

-- Location: LABCELL_X19_Y8_N39
\inst4|inst1|clkout[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(16) = LCELL(( \inst4|inst5|Equal0~32_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~32_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~32_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\inst4|inst4|Equal0~32_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \inst5|ALT_INV_Mux10~combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	combout => \inst4|inst1|clkout\(16));

-- Location: LABCELL_X19_Y8_N12
\inst4|inst6|output[16][2]~756\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][2]~756_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~32_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~32_combout\)))) # (\inst4|inst4|Equal0~32_combout\ & (((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~32_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (((\inst4|inst4|Equal0~32_combout\ & ((\inst5|Mux6~0_combout\)))))) # (\inst4|inst5|Equal0~32_combout\ & 
-- ((((\inst4|inst4|Equal0~32_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[16][2]~756_combout\);

-- Location: FF_X19_Y8_N14
\inst4|inst7|GEN_REG:16:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][2]~756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(2));

-- Location: LABCELL_X17_Y10_N42
\inst4|inst4|outputs[2]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~107_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~107_combout\);

-- Location: LABCELL_X17_Y10_N6
\inst4|inst4|outputs[2]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~109_combout\ = ( \inst4|inst4|outputs[2]~105_combout\ & ( \inst4|inst4|outputs[2]~107_combout\ & ( (!\inst5|Mux11~combout\) # ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~106_combout\)) # (\inst5|Mux12~combout\ & 
-- ((\inst4|inst4|outputs[2]~108_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~105_combout\ & ( \inst4|inst4|outputs[2]~107_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[2]~106_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~108_combout\))))) ) ) ) # ( \inst4|inst4|outputs[2]~105_combout\ & ( !\inst4|inst4|outputs[2]~107_combout\ & ( (!\inst5|Mux11~combout\ & 
-- (((!\inst5|Mux12~combout\)))) # (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~106_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~108_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[2]~105_combout\ & ( 
-- !\inst4|inst4|outputs[2]~107_combout\ & ( (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~106_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~108_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~106_combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~108_combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~105_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~107_combout\,
	combout => \inst4|inst4|outputs[2]~109_combout\);

-- Location: LABCELL_X24_Y6_N3
\inst4|inst4|Equal0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~41_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux13~combout\ & (\inst5|Mux15~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~41_combout\);

-- Location: LABCELL_X20_Y4_N36
\inst4|inst5|Equal0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~41_combout\ = ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~41_combout\);

-- Location: LABCELL_X24_Y4_N0
\inst4|inst1|clkout[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(22) = LCELL(( \inst4|inst5|Equal0~41_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst5|Mux10~combout\))) ) ) # ( !\inst4|inst5|Equal0~41_combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~41_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	combout => \inst4|inst1|clkout\(22));

-- Location: LABCELL_X24_Y4_N12
\inst4|inst6|output[22][2]~600\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][2]~600_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~41_combout\)))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~41_combout\)) 
-- # (\inst4|inst4|Equal0~41_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~41_combout\)))))) # (\inst4|inst5|Equal0~41_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[22][2]~600_combout\);

-- Location: FF_X24_Y4_N14
\inst4|inst7|GEN_REG:22:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][2]~600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(2));

-- Location: LABCELL_X26_Y4_N42
\inst4|inst5|Equal0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~33_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~33_combout\);

-- Location: LABCELL_X26_Y3_N39
\inst4|inst4|Equal0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~33_combout\ = ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & \inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~33_combout\);

-- Location: LABCELL_X25_Y3_N48
\inst4|inst1|clkout[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(18) = LCELL(( \inst4|inst5|Equal0~33_combout\ & ( \inst4|inst4|Equal0~33_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst5|Mux1~0_combout\))) ) ) ) # ( !\inst4|inst5|Equal0~33_combout\ & ( 
-- \inst4|inst4|Equal0~33_combout\ & ( (\inst5|Mux1~0_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst4|inst5|Equal0~33_combout\ & ( !\inst4|inst4|Equal0~33_combout\ & ( (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000011000000110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	combout => \inst4|inst1|clkout\(18));

-- Location: LABCELL_X26_Y3_N9
\inst4|inst6|output[18][2]~740\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][2]~740_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~33_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~33_combout\)))) # (\inst4|inst4|Equal0~33_combout\ & (((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~33_combout\)) # (\inst5|Mux6~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (((\inst4|inst4|Equal0~33_combout\ & ((\inst5|Mux6~0_combout\)))))) # (\inst4|inst5|Equal0~33_combout\ & 
-- ((((\inst4|inst4|Equal0~33_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[18][2]~740_combout\);

-- Location: FF_X26_Y3_N11
\inst4|inst7|GEN_REG:18:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][2]~740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(2));

-- Location: LABCELL_X20_Y4_N39
\inst4|inst5|Equal0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~37_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & (\inst5|Mux21~combout\ & \inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~37_combout\);

-- Location: LABCELL_X20_Y4_N42
\inst4|inst4|Equal0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~37_combout\ = ( \inst5|Mux12~combout\ & ( !\inst5|Mux14~combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~37_combout\);

-- Location: LABCELL_X24_Y4_N3
\inst4|inst1|clkout[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(26) = LCELL(( \inst4|inst4|Equal0~37_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~37_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~37_combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux10~combout\ & \inst4|inst5|Equal0~37_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux10~combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	combout => \inst4|inst1|clkout\(26));

-- Location: LABCELL_X24_Y4_N24
\inst4|inst6|output[26][2]~676\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][2]~676_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~37_combout\ & (((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~37_combout\)))) # (\inst4|inst5|Equal0~37_combout\ & (((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst1|Mux5~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[26][2]~676_combout\);

-- Location: FF_X24_Y4_N26
\inst4|inst7|GEN_REG:26:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][2]~676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(2));

-- Location: LABCELL_X24_Y3_N48
\inst4|inst4|Equal0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~45_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux14~combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux15~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux16~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~45_combout\);

-- Location: LABCELL_X26_Y5_N24
\inst4|inst5|Equal0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~45_combout\ = ( !\inst5|Mux22~combout\ & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux21~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~45_combout\);

-- Location: LABCELL_X25_Y5_N0
\inst4|inst1|clkout[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(30) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~45_combout\)) # (\inst4|inst5|Equal0~45_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~45_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(30));

-- Location: LABCELL_X25_Y5_N42
\inst4|inst6|output[30][2]~548\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][2]~548_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~45_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~45_combout\)))))) # (\inst4|inst4|Equal0~45_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~45_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (\inst4|inst4|Equal0~45_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~45_combout\ & 
-- ((((\inst4|inst4|Equal0~45_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[30][2]~548_combout\);

-- Location: FF_X25_Y5_N44
\inst4|inst7|GEN_REG:30:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][2]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(2));

-- Location: LABCELL_X16_Y9_N6
\inst4|inst4|outputs[2]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~112_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~112_combout\);

-- Location: MLABCELL_X23_Y9_N27
\inst4|inst4|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~5_combout\ = ( !\inst5|Mux12~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~5_combout\);

-- Location: LABCELL_X16_Y5_N30
\inst4|inst5|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~5_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux19~combout\ & (!\inst5|Mux22~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~5_combout\);

-- Location: MLABCELL_X23_Y5_N6
\inst4|inst1|clkout[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(10) = LCELL(( \inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~5_combout\) # (\inst4|inst4|Equal0~5_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst5|Mux1~0_combout\ & ( 
-- (\inst4|inst4|Equal0~5_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst5|Mux1~0_combout\ & ( (\ClockIn~input_o\ & \inst4|inst5|Equal0~5_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000011000000110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst4|inst1|clkout\(10));

-- Location: LABCELL_X10_Y5_N54
\inst4|inst6|output[10][2]~684\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][2]~684_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~5_combout\)))))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~5_combout\)))) # (\inst4|inst4|Equal0~5_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & (\inst5|Mux6~0_combout\ & (\inst4|inst4|Equal0~5_combout\))) # (\inst4|inst5|Equal0~5_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~5_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[10][2]~684_combout\);

-- Location: FF_X10_Y5_N56
\inst4|inst7|GEN_REG:10:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][2]~684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(2));

-- Location: LABCELL_X16_Y10_N12
\inst4|inst4|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~1_combout\ = ( \inst5|Mux15~combout\ & ( !\inst5|Mux13~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux14~combout\ & (!\inst5|Mux12~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst5|ALT_INV_Mux12~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~1_combout\);

-- Location: MLABCELL_X18_Y10_N18
\inst4|inst5|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~1_combout\ = ( !\inst5|Mux18~combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux21~combout\ & (!\inst5|Mux19~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~1_combout\);

-- Location: LABCELL_X19_Y10_N0
\inst4|inst1|clkout[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(2) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~1_combout\)) # (\inst4|inst5|Equal0~1_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~1_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(2));

-- Location: LABCELL_X16_Y9_N30
\inst4|inst6|output[2][2]~748\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][2]~748_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~1_combout\ & (((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux6~0_combout\)))) # (\inst4|inst5|Equal0~1_combout\ & (((\inst4|inst4|Equal0~1_combout\ & 
-- \inst5|Mux6~0_combout\)) # (\inst1|Mux5~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[2][2]~748_combout\);

-- Location: FF_X16_Y9_N32
\inst4|inst7|GEN_REG:2:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][2]~748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(2));

-- Location: LABCELL_X14_Y2_N36
\inst4|inst5|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~13_combout\ = ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux17~combout\ & \inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~13_combout\);

-- Location: LABCELL_X20_Y4_N45
\inst4|inst4|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~13_combout\ = ( \inst5|Mux14~combout\ & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (!\inst5|Mux11~combout\ & \inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~13_combout\);

-- Location: LABCELL_X20_Y2_N6
\inst4|inst1|clkout[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(14) = LCELL(( \inst4|inst4|Equal0~13_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~13_combout\) # (\inst5|Mux1~0_combout\))) ) ) ) # ( !\inst4|inst4|Equal0~13_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\ClockIn~input_o\ & \inst4|inst5|Equal0~13_combout\) ) ) ) # ( \inst4|inst4|Equal0~13_combout\ & ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datae => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(14));

-- Location: LABCELL_X20_Y2_N12
\inst4|inst6|output[14][2]~556\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][2]~556_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~13_combout\ & (((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux6~0_combout\)))) # (\inst4|inst5|Equal0~13_combout\ & (((\inst4|inst4|Equal0~13_combout\ & 
-- \inst5|Mux6~0_combout\)) # (\inst1|Mux5~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & ((((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux6~0_combout\))))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux6~0_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[14][2]~556_combout\);

-- Location: FF_X20_Y2_N14
\inst4|inst7|GEN_REG:14:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][2]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(2));

-- Location: LABCELL_X19_Y1_N18
\inst4|inst5|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~9_combout\ = ( !\inst5|Mux17~combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux18~combout\ & (!\inst5|Mux22~combout\ & (\inst5|Mux21~combout\ & !\inst5|Mux19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|Equal0~9_combout\);

-- Location: LABCELL_X20_Y5_N57
\inst4|inst4|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~9_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux14~combout\ & (!\inst5|Mux12~combout\ & (!\inst5|Mux13~combout\ & !\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~9_combout\);

-- Location: LABCELL_X19_Y1_N30
\inst4|inst1|clkout[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(6) = LCELL(( \ClockIn~input_o\ & ( \inst5|Mux10~combout\ & ( ((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~9_combout\)) # (\inst4|inst5|Equal0~9_combout\) ) ) ) # ( \ClockIn~input_o\ & ( !\inst5|Mux10~combout\ & ( 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~9_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datae => \ALT_INV_ClockIn~input_o\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(6));

-- Location: LABCELL_X16_Y9_N42
\inst4|inst6|output[6][2]~632\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][2]~632_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~9_combout\))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~9_combout\)) # 
-- (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~9_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[6][2]~632_combout\);

-- Location: FF_X16_Y9_N44
\inst4|inst7|GEN_REG:6:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][2]~632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(2));

-- Location: LABCELL_X16_Y9_N12
\inst4|inst4|outputs[2]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~110_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(2) ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(2) ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[2]~110_combout\);

-- Location: MLABCELL_X18_Y3_N57
\inst4|inst5|Equal0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~25_combout\ = ( !\inst5|Mux19~combout\ & ( !\inst5|Mux18~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux20~combout\ & (!\inst5|Mux22~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~25_combout\);

-- Location: LABCELL_X20_Y5_N33
\inst4|inst4|Equal0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~25_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & (!\inst5|Mux13~combout\ & \inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~25_combout\);

-- Location: MLABCELL_X23_Y5_N36
\inst4|inst1|clkout[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(38) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~25_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux1~0_combout\) # (\inst4|inst5|Equal0~25_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~25_combout\ & ( 
-- (\ClockIn~input_o\ & \inst5|Mux1~0_combout\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst4|Equal0~25_combout\ & ( (\inst4|inst5|Equal0~25_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	combout => \inst4|inst1|clkout\(38));

-- Location: LABCELL_X24_Y7_N12
\inst4|inst6|output[38][2]~616\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][2]~616_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~25_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~25_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~25_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~25_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~25_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[38][2]~616_combout\);

-- Location: FF_X24_Y7_N14
\inst4|inst7|GEN_REG:38:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][2]~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(2));

-- Location: LABCELL_X19_Y12_N45
\inst4|inst4|Equal0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~21_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux13~combout\ & ( (!\inst5|Mux16~combout\ & (!\inst5|Mux12~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~21_combout\);

-- Location: LABCELL_X19_Y12_N51
\inst4|inst5|Equal0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~21_combout\ = ( !\inst5|Mux20~combout\ & ( \inst5|Mux21~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|Equal0~21_combout\);

-- Location: LABCELL_X20_Y12_N12
\inst4|inst1|clkout[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(42) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~21_combout\)) # (\inst4|inst5|Equal0~21_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\inst5|Mux1~0_combout\ & 
-- (\ClockIn~input_o\ & \inst4|inst4|Equal0~21_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_ClockIn~input_o\,
	datac => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(42));

-- Location: LABCELL_X21_Y12_N54
\inst4|inst6|output[42][2]~680\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][2]~680_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~21_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~21_combout\))))) # (\inst4|inst4|Equal0~21_combout\ & (((\inst1|Mux5~1_combout\ & 
-- (\inst4|inst5|Equal0~21_combout\))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (\inst4|inst4|Equal0~21_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~21_combout\ & 
-- ((((\inst4|inst4|Equal0~21_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[42][2]~680_combout\);

-- Location: FF_X21_Y12_N56
\inst4|inst7|GEN_REG:42:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][2]~680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(2));

-- Location: MLABCELL_X18_Y2_N21
\inst4|inst5|Equal0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~29_combout\ = ( \inst5|Mux20~combout\ & ( !\inst5|Mux22~combout\ & ( (\inst5|Mux19~combout\ & (\inst5|Mux21~combout\ & (!\inst5|Mux18~combout\ & \inst5|Mux17~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux21~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~29_combout\);

-- Location: MLABCELL_X18_Y2_N51
\inst4|inst4|Equal0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~29_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux14~combout\ & ( (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux13~combout\ & !\inst5|Mux12~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst5|ALT_INV_Mux12~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|Equal0~29_combout\);

-- Location: MLABCELL_X18_Y2_N24
\inst4|inst1|clkout[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(46) = LCELL(( \inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~29_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux1~0_combout\) # (\inst4|inst5|Equal0~29_combout\))) ) ) ) # ( !\inst5|Mux10~combout\ & ( \inst4|inst4|Equal0~29_combout\ & ( 
-- (\inst5|Mux1~0_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux10~combout\ & ( !\inst4|inst4|Equal0~29_combout\ & ( (\inst4|inst5|Equal0~29_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000011110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux10~combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	combout => \inst4|inst1|clkout\(46));

-- Location: LABCELL_X17_Y2_N36
\inst4|inst6|output[46][2]~552\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][2]~552_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~29_combout\)) # (\inst1|Mux5~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~29_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst5|ALT_INV_Mux6~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[46][2]~552_combout\);

-- Location: FF_X17_Y2_N38
\inst4|inst7|GEN_REG:46:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][2]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(2));

-- Location: LABCELL_X24_Y10_N36
\inst4|inst5|Equal0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~17_combout\ = ( \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux17~combout\ & (!\inst5|Mux20~combout\ & !\inst5|Mux18~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|Equal0~17_combout\);

-- Location: LABCELL_X25_Y10_N18
\inst4|inst4|Equal0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~17_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\ & !\inst5|Mux14~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|Equal0~17_combout\);

-- Location: LABCELL_X24_Y10_N6
\inst4|inst1|clkout[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(34) = LCELL(( \inst4|inst4|Equal0~17_combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux10~combout\ & \inst4|inst5|Equal0~17_combout\)) # (\inst5|Mux1~0_combout\))) ) ) # ( !\inst4|inst4|Equal0~17_combout\ & ( (\inst5|Mux10~combout\ & 
-- (\inst4|inst5|Equal0~17_combout\ & \ClockIn~input_o\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux10~combout\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	combout => \inst4|inst1|clkout\(34));

-- Location: LABCELL_X24_Y10_N30
\inst4|inst6|output[34][2]~744\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][2]~744_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & (((\inst5|Mux6~0_combout\ & 
-- (\inst4|inst4|Equal0~17_combout\))) # (\inst1|Mux5~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[34][2]~744_combout\);

-- Location: FF_X24_Y10_N32
\inst4|inst7|GEN_REG:34:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][2]~744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(2));

-- Location: LABCELL_X16_Y9_N36
\inst4|inst4|outputs[2]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~111_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(2) ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(2) ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[2]~111_combout\);

-- Location: LABCELL_X20_Y10_N3
\inst4|inst4|Equal0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~52_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux11~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~52_combout\);

-- Location: LABCELL_X26_Y8_N24
\inst4|inst5|Equal0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~52_combout\ = ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( (\inst5|Mux21~combout\ & (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\ & !\inst5|Mux22~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|Equal0~52_combout\);

-- Location: LABCELL_X25_Y8_N36
\inst4|inst1|clkout[50]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(50) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~52_combout\ & ( (\ClockIn~input_o\ & ((\inst5|Mux10~combout\) # (\inst4|inst4|Equal0~52_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst4|inst5|Equal0~52_combout\ & ( 
-- (\ClockIn~input_o\ & \inst5|Mux10~combout\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst4|inst5|Equal0~52_combout\ & ( (\inst4|inst4|Equal0~52_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datad => \inst5|ALT_INV_Mux10~combout\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	combout => \inst4|inst1|clkout\(50));

-- Location: LABCELL_X26_Y8_N54
\inst4|inst6|output[50][2]~736\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][2]~736_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~52_combout\)))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~52_combout\)) 
-- # (\inst4|inst4|Equal0~52_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~52_combout\)))))) # (\inst4|inst5|Equal0~52_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[50][2]~736_combout\);

-- Location: FF_X26_Y8_N56
\inst4|inst7|GEN_REG:50:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][2]~736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(2));

-- Location: LABCELL_X17_Y3_N54
\inst4|inst5|Equal0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~54_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux19~combout\ & (\inst5|Mux18~combout\ & \inst5|Mux20~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|Equal0~54_combout\);

-- Location: MLABCELL_X23_Y4_N30
\inst4|inst4|Equal0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~54_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst5|Mux14~combout\ & !\inst5|Mux13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|Equal0~54_combout\);

-- Location: LABCELL_X21_Y3_N51
\inst4|inst1|clkout[54]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(54) = LCELL(( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & (((\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~54_combout\)) # (\inst4|inst5|Equal0~54_combout\))) ) ) # ( !\inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & 
-- (\inst5|Mux1~0_combout\ & \inst4|inst4|Equal0~54_combout\)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ClockIn~input_o\,
	datab => \inst5|ALT_INV_Mux1~0_combout\,
	datac => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(54));

-- Location: LABCELL_X24_Y2_N6
\inst4|inst6|output[54][2]~584\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][2]~584_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux6~0_combout\ & (\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~54_combout\))) # (\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & \inst4|inst5|Equal0~54_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (((\inst5|Mux6~0_combout\ & ((\inst4|inst4|Equal0~54_combout\)))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[54][2]~584_combout\);

-- Location: FF_X24_Y2_N8
\inst4|inst7|GEN_REG:54:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][2]~584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(2));

-- Location: LABCELL_X20_Y5_N15
\inst4|inst4|Equal0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|Equal0~53_combout\ = ( !\inst5|Mux16~combout\ & ( \inst5|Mux13~combout\ & ( (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & (!\inst5|Mux14~combout\ & \inst5|Mux15~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|Equal0~53_combout\);

-- Location: LABCELL_X21_Y1_N0
\inst4|inst5|Equal0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|Equal0~53_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux18~combout\ & ( (!\inst5|Mux22~combout\ & (!\inst5|Mux20~combout\ & (\inst5|Mux17~combout\ & \inst5|Mux21~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|Equal0~53_combout\);

-- Location: LABCELL_X19_Y1_N12
\inst4|inst1|clkout[58]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst1|clkout\(58) = LCELL(( \inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( (\ClockIn~input_o\ & ((\inst4|inst5|Equal0~53_combout\) # (\inst4|inst4|Equal0~53_combout\))) ) ) ) # ( !\inst5|Mux1~0_combout\ & ( \inst5|Mux10~combout\ & ( 
-- (\inst4|inst5|Equal0~53_combout\ & \ClockIn~input_o\) ) ) ) # ( \inst5|Mux1~0_combout\ & ( !\inst5|Mux10~combout\ & ( (\inst4|inst4|Equal0~53_combout\ & \ClockIn~input_o\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000011000000110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datac => \ALT_INV_ClockIn~input_o\,
	datae => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst5|ALT_INV_Mux10~combout\,
	combout => \inst4|inst1|clkout\(58));

-- Location: LABCELL_X19_Y1_N42
\inst4|inst6|output[58][2]~672\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][2]~672_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (\inst4|inst5|Equal0~53_combout\ & (\inst1|Mux5~1_combout\))) # (\inst5|Mux6~0_combout\ & ((((\inst4|inst5|Equal0~53_combout\ & \inst1|Mux5~1_combout\)) # 
-- (\inst4|inst4|Equal0~53_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~53_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & ((((\inst5|Mux6~0_combout\ & 
-- \inst4|inst4|Equal0~53_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[58][2]~672_combout\);

-- Location: FF_X19_Y1_N44
\inst4|inst7|GEN_REG:58:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][2]~672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(2));

-- Location: LABCELL_X10_Y5_N36
\inst4|inst6|output[62][2]~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][2]~544_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux6~0_combout\ & (((\inst1|Mux5~1_combout\ & (\inst4|inst5|Equal0~55_combout\))))) # (\inst5|Mux6~0_combout\ & ((((\inst1|Mux5~1_combout\ & 
-- \inst4|inst5|Equal0~55_combout\)) # (\inst4|inst4|Equal0~55_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (\inst5|Mux6~0_combout\ & (((\inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst5|Mux6~0_combout\ & \inst4|inst4|Equal0~55_combout\)) # (\inst8|dataOut[2]~10_combout\)) # (\inst8|dataOut[2]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux6~0_combout\,
	datab => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[62][2]~544_combout\);

-- Location: FF_X10_Y5_N38
\inst4|inst7|GEN_REG:62:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][2]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(2));

-- Location: LABCELL_X16_Y9_N51
\inst4|inst4|outputs[2]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~113_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(2) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[2]~113_combout\);

-- Location: LABCELL_X16_Y9_N18
\inst4|inst4|outputs[2]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~114_combout\ = ( \inst4|inst4|outputs[2]~111_combout\ & ( \inst4|inst4|outputs[2]~113_combout\ & ( ((!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~110_combout\))) # (\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[2]~112_combout\))) # (\inst5|Mux11~combout\) ) ) ) # ( !\inst4|inst4|outputs[2]~111_combout\ & ( \inst4|inst4|outputs[2]~113_combout\ & ( (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst4|outputs[2]~110_combout\)))) 
-- # (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)) # (\inst4|inst4|outputs[2]~112_combout\))) ) ) ) # ( \inst4|inst4|outputs[2]~111_combout\ & ( !\inst4|inst4|outputs[2]~113_combout\ & ( (!\inst5|Mux12~combout\ & 
-- (((\inst4|inst4|outputs[2]~110_combout\) # (\inst5|Mux11~combout\)))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~112_combout\ & (!\inst5|Mux11~combout\))) ) ) ) # ( !\inst4|inst4|outputs[2]~111_combout\ & ( !\inst4|inst4|outputs[2]~113_combout\ & 
-- ( (!\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[2]~110_combout\))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[2]~112_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[2]~112_combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~110_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~111_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~113_combout\,
	combout => \inst4|inst4|outputs[2]~114_combout\);

-- Location: MLABCELL_X18_Y10_N48
\inst4|inst4|outputs[2]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[2]~125_combout\ = ( \inst4|inst4|outputs[2]~109_combout\ & ( \inst4|inst4|outputs[2]~114_combout\ & ( (!\inst5|Mux16~combout\) # ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[2]~119_combout\))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[2]~124_combout\))) ) ) ) # ( !\inst4|inst4|outputs[2]~109_combout\ & ( \inst4|inst4|outputs[2]~114_combout\ & ( (!\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[2]~119_combout\)))) # (\inst5|Mux15~combout\ & 
-- ((!\inst5|Mux16~combout\) # ((\inst4|inst4|outputs[2]~124_combout\)))) ) ) ) # ( \inst4|inst4|outputs[2]~109_combout\ & ( !\inst4|inst4|outputs[2]~114_combout\ & ( (!\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\) # 
-- ((\inst4|inst4|outputs[2]~119_combout\)))) # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[2]~124_combout\))) ) ) ) # ( !\inst4|inst4|outputs[2]~109_combout\ & ( !\inst4|inst4|outputs[2]~114_combout\ & ( (\inst5|Mux16~combout\ & 
-- ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[2]~119_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[2]~124_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~124_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~119_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~109_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[2]~114_combout\,
	combout => \inst4|inst4|outputs[2]~125_combout\);

-- Location: LABCELL_X14_Y5_N48
\inst5|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux27~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) ) 
-- # ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( !\inst2|altsyncram_component|auto_generated|q_a\(15) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & ( 
-- !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101010101010101000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux27~0_combout\);

-- Location: LABCELL_X20_Y7_N45
\inst5|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux7~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(1) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst5|Mux7~0_combout\);

-- Location: IOIBUF_X11_Y0_N1
\PORT1IN[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(9),
	o => \PORT1IN[9]~input_o\);

-- Location: FF_X13_Y6_N53
\inst10|GEN_REG_sIn:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(1));

-- Location: LABCELL_X12_Y6_N27
\inst8|dataOut[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[1]~12_combout\ = ( \inst10|outputmux|Equal0~0_combout\ & ( \inst10|outputmux|Equal0~2_combout\ & ( (\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~1_combout\ & \inst10|GEN_REG_sIn:1:REGX|Q\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(0),
	datac => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datad => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(1),
	datae => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	combout => \inst8|dataOut[1]~12_combout\);

-- Location: LABCELL_X14_Y5_N54
\inst5|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux28~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) ) 
-- # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) & ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|q_a\(14) & ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|q_a\(14) & ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & \inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux28~0_combout\);

-- Location: LABCELL_X20_Y8_N57
\inst5|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux8~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(0) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst5|Mux8~0_combout\);

-- Location: IOIBUF_X29_Y0_N18
\PORT1IN[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(8),
	o => \PORT1IN[8]~input_o\);

-- Location: FF_X18_Y7_N5
\inst10|GEN_REG_sIn:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(0));

-- Location: LABCELL_X10_Y7_N54
\inst8|dataOut[0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[0]~14_combout\ = ( \inst10|outputmux|Equal0~2_combout\ & ( \inst10|outputmux|Equal0~0_combout\ & ( (\inst10|outputmux|Equal0~1_combout\ & (\inst10|GEN_REG_sIn:1:REGX|Q\(0) & \inst8|addressStorage|Q\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datac => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(0),
	datad => \inst8|addressStorage|ALT_INV_Q\(0),
	datae => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	combout => \inst8|dataOut[0]~14_combout\);

-- Location: LABCELL_X19_Y7_N45
\inst5|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux26~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(13)) # (\inst2|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(14) 
-- & ( (!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (\inst2|altsyncram_component|auto_generated|q_a\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|Mux26~0_combout\);

-- Location: LABCELL_X20_Y5_N24
\inst1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux7~1_combout\ = ( \inst5|Mux26~0_combout\ & ( \inst5|Mux28~0_combout\ & ( (!\inst4|inst5|outputs[0]~167_combout\ & (\inst4|inst4|outputs[0]~167_combout\ & !\inst5|Mux27~0_combout\)) # (\inst4|inst5|outputs[0]~167_combout\ & 
-- (!\inst4|inst4|outputs[0]~167_combout\ $ (\inst5|Mux27~0_combout\))) ) ) ) # ( !\inst5|Mux26~0_combout\ & ( \inst5|Mux28~0_combout\ & ( !\inst4|inst4|outputs[0]~167_combout\ $ (((!\inst4|inst5|outputs[0]~167_combout\ & !\inst5|Mux27~0_combout\))) ) ) ) # 
-- ( \inst5|Mux26~0_combout\ & ( !\inst5|Mux28~0_combout\ & ( !\inst4|inst4|outputs[0]~167_combout\ $ (((!\inst4|inst5|outputs[0]~167_combout\) # (!\inst5|Mux27~0_combout\))) ) ) ) # ( !\inst5|Mux26~0_combout\ & ( !\inst5|Mux28~0_combout\ & ( 
-- (!\inst4|inst4|outputs[0]~167_combout\ & ((!\inst5|Mux27~0_combout\) # (\inst4|inst5|outputs[0]~167_combout\))) # (\inst4|inst4|outputs[0]~167_combout\ & ((\inst5|Mux27~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000111111000011110011110000111100111100000011110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	datad => \inst5|ALT_INV_Mux27~0_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst5|ALT_INV_Mux28~0_combout\,
	combout => \inst1|Mux7~1_combout\);

-- Location: LABCELL_X25_Y5_N30
\inst4|inst6|output[30][0]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][0]~72_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~45_combout\))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~45_combout\)) # 
-- (\inst4|inst4|Equal0~45_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~45_combout\)))))) # (\inst4|inst5|Equal0~45_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~45_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[30][0]~72_combout\);

-- Location: FF_X25_Y5_N32
\inst4|inst7|GEN_REG:30:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(0));

-- Location: LABCELL_X24_Y5_N54
\inst4|inst6|output[62][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][0]~8_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~55_combout\)))))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & 
-- ((\inst4|inst5|Equal0~55_combout\)))) # (\inst4|inst4|Equal0~55_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (\inst5|Mux8~0_combout\ & (\inst4|inst4|Equal0~55_combout\))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~55_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[62][0]~8_combout\);

-- Location: FF_X24_Y5_N56
\inst4|inst7|GEN_REG:62:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(0));

-- Location: LABCELL_X20_Y2_N30
\inst4|inst6|output[14][0]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][0]~200_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~13_combout\)))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~13_combout\)) 
-- # (\inst4|inst4|Equal0~13_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~13_combout\)))))) # (\inst4|inst5|Equal0~13_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~13_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[14][0]~200_combout\);

-- Location: FF_X20_Y2_N32
\inst4|inst7|GEN_REG:14:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(0));

-- Location: LABCELL_X19_Y2_N30
\inst4|inst6|output[46][0]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][0]~136_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~29_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~29_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[46][0]~136_combout\);

-- Location: FF_X19_Y2_N32
\inst4|inst7|GEN_REG:46:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N42
\inst4|inst5|outputs[0]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~155_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(0) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(0) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~155_combout\);

-- Location: MLABCELL_X23_Y5_N0
\inst4|inst6|output[38][0]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][0]~152_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~25_combout\)))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~25_combout\)) # (\inst4|inst4|Equal0~25_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~25_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~25_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[38][0]~152_combout\);

-- Location: FF_X23_Y5_N2
\inst4|inst7|GEN_REG:38:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][0]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(0));

-- Location: LABCELL_X21_Y3_N6
\inst4|inst6|output[54][0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][0]~24_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (\inst4|inst5|Equal0~54_combout\ & (\inst1|Mux7~1_combout\))) # (\inst5|Mux8~0_combout\ & ((((\inst4|inst5|Equal0~54_combout\ & \inst1|Mux7~1_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[54][0]~24_combout\);

-- Location: FF_X21_Y3_N8
\inst4|inst7|GEN_REG:54:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(0));

-- Location: LABCELL_X24_Y4_N42
\inst4|inst6|output[22][0]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][0]~88_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~41_combout\)))))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & 
-- ((\inst4|inst5|Equal0~41_combout\)))) # (\inst4|inst4|Equal0~41_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (\inst5|Mux8~0_combout\ & (\inst4|inst4|Equal0~41_combout\))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[22][0]~88_combout\);

-- Location: FF_X24_Y4_N44
\inst4|inst7|GEN_REG:22:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(0));

-- Location: LABCELL_X19_Y1_N54
\inst4|inst6|output[6][0]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][0]~216_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~9_combout\)))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~9_combout\)) 
-- # (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~9_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[6][0]~216_combout\);

-- Location: FF_X19_Y1_N56
\inst4|inst7|GEN_REG:6:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][0]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N6
\inst4|inst5|outputs[0]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~154_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(0) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(0) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[0]~154_combout\);

-- Location: LABCELL_X20_Y12_N24
\inst4|inst6|output[42][0]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][0]~168_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~21_combout\))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~21_combout\)) # 
-- (\inst4|inst4|Equal0~21_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~21_combout\)))))) # (\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[42][0]~168_combout\);

-- Location: FF_X20_Y12_N26
\inst4|inst7|GEN_REG:42:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][0]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(0));

-- Location: MLABCELL_X23_Y5_N12
\inst4|inst6|output[10][0]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][0]~232_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (\inst4|inst5|Equal0~5_combout\ & (\inst1|Mux7~1_combout\))) # (\inst5|Mux8~0_combout\ & ((((\inst4|inst5|Equal0~5_combout\ & \inst1|Mux7~1_combout\)) # 
-- (\inst4|inst4|Equal0~5_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~5_combout\))))) # (\inst4|inst5|Equal0~5_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~5_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[10][0]~232_combout\);

-- Location: FF_X23_Y5_N14
\inst4|inst7|GEN_REG:10:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(0));

-- Location: LABCELL_X24_Y4_N54
\inst4|inst6|output[26][0]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][0]~104_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (\inst4|inst5|Equal0~37_combout\ & (\inst1|Mux7~1_combout\))) # (\inst5|Mux8~0_combout\ & ((((\inst4|inst5|Equal0~37_combout\ & \inst1|Mux7~1_combout\)) # 
-- (\inst4|inst4|Equal0~37_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[26][0]~104_combout\);

-- Location: FF_X24_Y4_N56
\inst4|inst7|GEN_REG:26:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(0));

-- Location: LABCELL_X19_Y1_N48
\inst4|inst6|output[58][0]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][0]~40_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~53_combout\))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~53_combout\)) 
-- # (\inst4|inst4|Equal0~53_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~53_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~53_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[58][0]~40_combout\);

-- Location: FF_X19_Y1_N50
\inst4|inst7|GEN_REG:58:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N54
\inst4|inst5|outputs[0]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~153_combout\ = ( \inst4|inst7|GEN_REG:58:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:42:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:58:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( 
-- (\inst4|inst7|GEN_REG:42:REGX|Q\(0) & !\inst5|Mux18~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:58:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(0))) # (\inst5|Mux18~combout\ & 
-- ((\inst4|inst7|GEN_REG:26:REGX|Q\(0)))) ) ) ) # ( !\inst4|inst7|GEN_REG:58:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:10:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~153_combout\);

-- Location: LABCELL_X24_Y10_N12
\inst4|inst6|output[34][0]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][0]~184_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst4|inst4|Equal0~17_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & (((\inst4|inst4|Equal0~17_combout\ & 
-- (\inst5|Mux8~0_combout\))) # (\inst1|Mux7~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst4|inst4|Equal0~17_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst4|inst4|Equal0~17_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[34][0]~184_combout\);

-- Location: FF_X24_Y10_N14
\inst4|inst7|GEN_REG:34:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][0]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(0));

-- Location: LABCELL_X19_Y10_N42
\inst4|inst6|output[2][0]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][0]~248_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~1_combout\)))))) # (\inst4|inst4|Equal0~1_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~1_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst4|inst4|Equal0~1_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[2][0]~248_combout\);

-- Location: FF_X19_Y10_N44
\inst4|inst7|GEN_REG:2:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][0]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(0));

-- Location: LABCELL_X26_Y8_N33
\inst4|inst6|output[50][0]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][0]~56_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~52_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~52_combout\)))) # (\inst4|inst4|Equal0~52_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~52_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (((\inst4|inst4|Equal0~52_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~52_combout\ & 
-- ((((\inst4|inst4|Equal0~52_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[50][0]~56_combout\);

-- Location: FF_X26_Y8_N35
\inst4|inst7|GEN_REG:50:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(0));

-- Location: LABCELL_X26_Y3_N42
\inst4|inst6|output[18][0]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][0]~120_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~33_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~33_combout\)))) # (\inst4|inst4|Equal0~33_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~33_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (((\inst4|inst4|Equal0~33_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~33_combout\ & 
-- ((((\inst4|inst4|Equal0~33_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[18][0]~120_combout\);

-- Location: FF_X26_Y3_N44
\inst4|inst7|GEN_REG:18:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][0]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N18
\inst4|inst5|outputs[0]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~152_combout\ = ( \inst4|inst7|GEN_REG:18:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:50:REGX|Q\(0)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:18:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:50:REGX|Q\(0)))) ) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q\(0) & ( 
-- !\inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:2:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:18:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (\inst4|inst7|GEN_REG:2:REGX|Q\(0) & !\inst5|Mux18~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~152_combout\);

-- Location: MLABCELL_X18_Y9_N12
\inst4|inst5|outputs[0]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~156_combout\ = ( \inst4|inst5|outputs[0]~153_combout\ & ( \inst4|inst5|outputs[0]~152_combout\ & ( (!\inst5|Mux20~combout\) # ((!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~154_combout\))) # (\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[0]~155_combout\))) ) ) ) # ( !\inst4|inst5|outputs[0]~153_combout\ & ( \inst4|inst5|outputs[0]~152_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # (\inst4|inst5|outputs[0]~154_combout\)))) # (\inst5|Mux19~combout\ 
-- & (\inst4|inst5|outputs[0]~155_combout\ & (\inst5|Mux20~combout\))) ) ) ) # ( \inst4|inst5|outputs[0]~153_combout\ & ( !\inst4|inst5|outputs[0]~152_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\ & \inst4|inst5|outputs[0]~154_combout\)))) 
-- # (\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[0]~155_combout\))) ) ) ) # ( !\inst4|inst5|outputs[0]~153_combout\ & ( !\inst4|inst5|outputs[0]~152_combout\ & ( (\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[0]~154_combout\))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[0]~155_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~155_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~154_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~153_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~152_combout\,
	combout => \inst4|inst5|outputs[0]~156_combout\);

-- Location: LABCELL_X26_Y6_N18
\inst4|inst6|output[53][0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][0]~20_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~58_combout\))))) # (\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux7~1_combout\ & 
-- (\inst4|inst5|Equal0~58_combout\))) # (\inst5|Mux8~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (\inst5|Mux8~0_combout\))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[53][0]~20_combout\);

-- Location: FF_X26_Y6_N20
\inst4|inst7|GEN_REG:53:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(0));

-- Location: LABCELL_X25_Y6_N12
\inst4|inst6|output[49][0]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][0]~52_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~56_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))))) # (\inst4|inst4|Equal0~56_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~56_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (\inst4|inst4|Equal0~56_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~56_combout\ & 
-- ((((\inst4|inst4|Equal0~56_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[49][0]~52_combout\);

-- Location: FF_X25_Y6_N14
\inst4|inst7|GEN_REG:49:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(0));

-- Location: LABCELL_X25_Y9_N18
\inst4|inst6|output[57][0]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][0]~36_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~57_combout\)) # (\inst4|inst4|Equal0~57_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~57_combout\))))) # (\inst4|inst5|Equal0~57_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~57_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[57][0]~36_combout\);

-- Location: FF_X25_Y9_N20
\inst4|inst7|GEN_REG:57:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(0));

-- Location: LABCELL_X21_Y9_N18
\inst4|inst5|outputs[0]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~160_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(0) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(0) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~160_combout\);

-- Location: LABCELL_X21_Y11_N48
\inst4|inst6|output[41][0]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][0]~164_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~22_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~22_combout\)))) # (\inst4|inst4|Equal0~22_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~22_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (((\inst4|inst4|Equal0~22_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[41][0]~164_combout\);

-- Location: FF_X21_Y11_N50
\inst4|inst7|GEN_REG:41:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][0]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(0));

-- Location: LABCELL_X20_Y8_N24
\inst4|inst6|output[45][0]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][0]~132_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~30_combout\))))) # (\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~30_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~30_combout\))))) # (\inst4|inst5|Equal0~30_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~30_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[45][0]~132_combout\);

-- Location: FF_X20_Y8_N26
\inst4|inst7|GEN_REG:45:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(0));

-- Location: LABCELL_X24_Y11_N36
\inst4|inst6|output[33][0]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][0]~180_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~18_combout\))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~18_combout\)) # (\inst4|inst4|Equal0~18_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~18_combout\))))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~18_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[33][0]~180_combout\);

-- Location: FF_X24_Y11_N38
\inst4|inst7|GEN_REG:33:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(0));

-- Location: LABCELL_X19_Y3_N24
\inst4|inst6|output[37][0]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][0]~148_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & (((\inst5|Mux8~0_combout\ & 
-- ((\inst4|inst4|Equal0~26_combout\)))) # (\inst1|Mux7~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[37][0]~148_combout\);

-- Location: FF_X19_Y3_N26
\inst4|inst7|GEN_REG:37:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][0]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(0));

-- Location: LABCELL_X21_Y9_N42
\inst4|inst5|outputs[0]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~158_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(0) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(0) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~158_combout\);

-- Location: LABCELL_X24_Y5_N42
\inst4|inst6|output[25][0]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][0]~100_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~38_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[25][0]~100_combout\);

-- Location: FF_X24_Y5_N44
\inst4|inst7|GEN_REG:25:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(0));

-- Location: LABCELL_X20_Y10_N57
\inst4|inst6|output[17][0]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][0]~116_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~34_combout\)))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~34_combout\)) # (\inst4|inst4|Equal0~34_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~34_combout\))))) # (\inst4|inst5|Equal0~34_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~34_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[17][0]~116_combout\);

-- Location: FF_X20_Y10_N59
\inst4|inst7|GEN_REG:17:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(0));

-- Location: MLABCELL_X23_Y6_N30
\inst4|inst6|output[29][0]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][0]~68_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~46_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst4|inst4|Equal0~46_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~46_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst4|inst4|Equal0~46_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst4|inst4|Equal0~46_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[29][0]~68_combout\);

-- Location: FF_X23_Y6_N32
\inst4|inst7|GEN_REG:29:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(0));

-- Location: LABCELL_X16_Y2_N33
\inst4|inst6|output[21][0]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][0]~84_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~42_combout\ & (((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux8~0_combout\)))) # (\inst4|inst5|Equal0~42_combout\ & (((\inst4|inst4|Equal0~42_combout\ & 
-- \inst5|Mux8~0_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & ((((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[21][0]~84_combout\);

-- Location: FF_X16_Y2_N35
\inst4|inst7|GEN_REG:21:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N24
\inst4|inst5|outputs[0]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~159_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(0) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(0) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[0]~159_combout\);

-- Location: LABCELL_X21_Y5_N18
\inst4|inst6|output[5][0]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][0]~212_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~10_combout\))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~10_combout\)) # 
-- (\inst4|inst4|Equal0~10_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~10_combout\)))))) # (\inst4|inst5|Equal0~10_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~10_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[5][0]~212_combout\);

-- Location: FF_X21_Y5_N20
\inst4|inst7|GEN_REG:5:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][0]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(0));

-- Location: LABCELL_X26_Y5_N18
\inst4|inst6|output[13][0]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][0]~196_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~14_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~14_combout\))) # (\inst4|inst4|Equal0~14_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~14_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (((\inst4|inst4|Equal0~14_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~14_combout\ & 
-- ((((\inst4|inst4|Equal0~14_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[13][0]~196_combout\);

-- Location: FF_X26_Y5_N20
\inst4|inst7|GEN_REG:13:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][0]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(0));

-- Location: MLABCELL_X23_Y4_N42
\inst4|inst6|output[9][0]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][0]~228_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~6_combout\))))) # (\inst4|inst5|Equal0~6_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~6_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~6_combout\))))) # (\inst4|inst5|Equal0~6_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~6_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[9][0]~228_combout\);

-- Location: FF_X23_Y4_N44
\inst4|inst7|GEN_REG:9:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][0]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(0));

-- Location: LABCELL_X24_Y11_N9
\inst4|inst6|output[1][0]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][0]~244_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (\inst4|inst5|Equal0~2_combout\ & (\inst1|Mux7~1_combout\))) # (\inst5|Mux8~0_combout\ & ((((\inst4|inst5|Equal0~2_combout\ & \inst1|Mux7~1_combout\)) # 
-- (\inst4|inst4|Equal0~2_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~2_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[1][0]~244_combout\);

-- Location: FF_X24_Y11_N11
\inst4|inst7|GEN_REG:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(0));

-- Location: LABCELL_X21_Y9_N30
\inst4|inst5|outputs[0]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~157_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(0) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(0) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[0]~157_combout\);

-- Location: LABCELL_X21_Y9_N54
\inst4|inst5|outputs[0]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~161_combout\ = ( \inst4|inst5|outputs[0]~159_combout\ & ( \inst4|inst5|outputs[0]~157_combout\ & ( (!\inst5|Mux17~combout\) # ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~158_combout\))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[0]~160_combout\))) ) ) ) # ( !\inst4|inst5|outputs[0]~159_combout\ & ( \inst4|inst5|outputs[0]~157_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[0]~158_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[0]~160_combout\)))) ) ) ) # ( \inst4|inst5|outputs[0]~159_combout\ & ( !\inst4|inst5|outputs[0]~157_combout\ & ( (!\inst5|Mux17~combout\ & 
-- (((\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~158_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[0]~160_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~159_combout\ & ( 
-- !\inst4|inst5|outputs[0]~157_combout\ & ( (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[0]~158_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[0]~160_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[0]~160_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~158_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~159_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~157_combout\,
	combout => \inst4|inst5|outputs[0]~161_combout\);

-- Location: LABCELL_X20_Y12_N18
\inst4|inst6|output[43][0]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][0]~160_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~23_combout\)))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~23_combout\)) 
-- # (\inst4|inst4|Equal0~23_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~23_combout\)))))) # (\inst4|inst5|Equal0~23_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[43][0]~160_combout\);

-- Location: FF_X20_Y12_N20
\inst4|inst7|GEN_REG:43:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(0));

-- Location: LABCELL_X21_Y4_N42
\inst4|inst6|output[59][0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][0]~32_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~61_combout\))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~61_combout\)) 
-- # (\inst4|inst4|Equal0~61_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~61_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~61_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[59][0]~32_combout\);

-- Location: FF_X21_Y4_N44
\inst4|inst7|GEN_REG:59:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(0));

-- Location: MLABCELL_X23_Y4_N18
\inst4|inst6|output[27][0]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][0]~96_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~39_combout\))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~39_combout\)) 
-- # (\inst4|inst4|Equal0~39_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~39_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[27][0]~96_combout\);

-- Location: FF_X23_Y4_N20
\inst4|inst7|GEN_REG:27:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(0));

-- Location: LABCELL_X19_Y2_N42
\inst4|inst6|output[11][0]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][0]~224_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & (((\inst5|Mux8~0_combout\ & 
-- ((\inst4|inst4|Equal0~7_combout\)))) # (\inst1|Mux7~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[11][0]~224_combout\);

-- Location: FF_X19_Y2_N44
\inst4|inst7|GEN_REG:11:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][0]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(0));

-- Location: LABCELL_X21_Y9_N36
\inst4|inst5|outputs[0]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~163_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(0) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(0) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~163_combout\);

-- Location: MLABCELL_X18_Y1_N39
\inst4|inst6|output[15][0]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][0]~192_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~15_combout\ & (((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~15_combout\)))) # (\inst4|inst5|Equal0~15_combout\ & (((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~15_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~15_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[15][0]~192_combout\);

-- Location: FF_X18_Y1_N41
\inst4|inst7|GEN_REG:15:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(0));

-- Location: MLABCELL_X28_Y6_N42
\inst4|inst6|output[31][0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][0]~64_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~47_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[31][0]~64_combout\);

-- Location: FF_X28_Y6_N44
\inst4|inst7|GEN_REG:31:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(0));

-- Location: LABCELL_X24_Y3_N0
\inst4|inst6|output[63][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][0]~0_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~63_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~63_combout\)))))) # (\inst4|inst4|Equal0~63_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~63_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (\inst4|inst4|Equal0~63_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & 
-- ((((\inst4|inst4|Equal0~63_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[63][0]~0_combout\);

-- Location: FF_X24_Y3_N2
\inst4|inst7|GEN_REG:63:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(0));

-- Location: LABCELL_X26_Y4_N18
\inst4|inst6|output[47][0]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][0]~128_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~31_combout\)))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~31_combout\)) # (\inst4|inst4|Equal0~31_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~31_combout\))))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~31_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[47][0]~128_combout\);

-- Location: FF_X26_Y4_N20
\inst4|inst7|GEN_REG:47:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(0));

-- Location: LABCELL_X21_Y9_N15
\inst4|inst5|outputs[0]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~165_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(0) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(0) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~165_combout\);

-- Location: LABCELL_X26_Y5_N36
\inst4|inst6|output[39][0]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][0]~144_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~27_combout\)) 
-- # (\inst4|inst4|Equal0~27_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~27_combout\)))))) # (\inst4|inst5|Equal0~27_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~27_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[39][0]~144_combout\);

-- Location: FF_X26_Y5_N38
\inst4|inst7|GEN_REG:39:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][0]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(0));

-- Location: LABCELL_X20_Y1_N54
\inst4|inst6|output[55][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][0]~16_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~62_combout\ & (((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~62_combout\)))) # (\inst4|inst5|Equal0~62_combout\ & (((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~62_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~62_combout\))))) # (\inst4|inst5|Equal0~62_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~62_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[55][0]~16_combout\);

-- Location: FF_X20_Y1_N56
\inst4|inst7|GEN_REG:55:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(0));

-- Location: MLABCELL_X23_Y2_N12
\inst4|inst6|output[23][0]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][0]~80_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~43_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~43_combout\)))))) # (\inst4|inst4|Equal0~43_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~43_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (\inst4|inst4|Equal0~43_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~43_combout\ & 
-- ((((\inst4|inst4|Equal0~43_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[23][0]~80_combout\);

-- Location: FF_X23_Y2_N14
\inst4|inst7|GEN_REG:23:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(0));

-- Location: LABCELL_X26_Y6_N48
\inst4|inst6|output[7][0]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][0]~208_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~11_combout\ & (\inst4|inst5|Equal0~11_combout\ & (\inst1|Mux7~1_combout\))) # (\inst4|inst4|Equal0~11_combout\ & ((((\inst4|inst5|Equal0~11_combout\ & 
-- \inst1|Mux7~1_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (\inst4|inst4|Equal0~11_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~11_combout\ & 
-- ((((\inst4|inst4|Equal0~11_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[7][0]~208_combout\);

-- Location: FF_X26_Y6_N50
\inst4|inst7|GEN_REG:7:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][0]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N30
\inst4|inst5|outputs[0]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~164_combout\ = ( \inst4|inst7|GEN_REG:7:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:39:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(0)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:7:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:39:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:55:REGX|Q\(0)))) ) ) ) # ( \inst4|inst7|GEN_REG:7:REGX|Q\(0) & ( 
-- !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:23:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:7:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:23:REGX|Q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~164_combout\);

-- Location: LABCELL_X20_Y8_N0
\inst4|inst6|output[51][0]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][0]~48_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & (((\inst5|Mux8~0_combout\ & 
-- (\inst4|inst4|Equal0~60_combout\))) # (\inst1|Mux7~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~60_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[51][0]~48_combout\);

-- Location: FF_X20_Y8_N2
\inst4|inst7|GEN_REG:51:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(0));

-- Location: LABCELL_X24_Y9_N0
\inst4|inst6|output[19][0]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][0]~112_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~35_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~35_combout\))) # (\inst4|inst4|Equal0~35_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~35_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (((\inst4|inst4|Equal0~35_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst4|inst4|Equal0~35_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[19][0]~112_combout\);

-- Location: FF_X24_Y9_N2
\inst4|inst7|GEN_REG:19:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(0));

-- Location: LABCELL_X21_Y8_N36
\inst4|inst6|output[35][0]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][0]~176_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~19_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))) # (\inst4|inst4|Equal0~19_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~19_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (((\inst4|inst4|Equal0~19_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~19_combout\ & 
-- ((((\inst4|inst4|Equal0~19_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[35][0]~176_combout\);

-- Location: FF_X21_Y8_N38
\inst4|inst7|GEN_REG:35:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(0));

-- Location: LABCELL_X20_Y10_N18
\inst4|inst6|output[3][0]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][0]~240_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~3_combout\))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~3_combout\)) # 
-- (\inst4|inst4|Equal0~3_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~3_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~3_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[3][0]~240_combout\);

-- Location: FF_X20_Y10_N20
\inst4|inst7|GEN_REG:3:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(0));

-- Location: LABCELL_X21_Y9_N6
\inst4|inst5|outputs[0]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~162_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(0) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(0) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~162_combout\);

-- Location: LABCELL_X21_Y9_N0
\inst4|inst5|outputs[0]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~166_combout\ = ( \inst4|inst5|outputs[0]~164_combout\ & ( \inst4|inst5|outputs[0]~162_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~163_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[0]~165_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~164_combout\ & ( \inst4|inst5|outputs[0]~162_combout\ & ( (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[0]~163_combout\)))) # 
-- (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[0]~165_combout\)))) ) ) ) # ( \inst4|inst5|outputs[0]~164_combout\ & ( !\inst4|inst5|outputs[0]~162_combout\ & ( (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[0]~163_combout\))) # (\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[0]~165_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~164_combout\ & ( !\inst4|inst5|outputs[0]~162_combout\ & ( (\inst5|Mux19~combout\ 
-- & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~163_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[0]~165_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[0]~163_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~165_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~164_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~162_combout\,
	combout => \inst4|inst5|outputs[0]~166_combout\);

-- Location: MLABCELL_X23_Y10_N42
\inst4|inst6|output[0][0]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][0]~252_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~0_combout\)))))) # (\inst4|inst4|Equal0~0_combout\ & (((\inst1|Mux7~1_combout\ & 
-- ((\inst4|inst5|Equal0~0_combout\)))) # (\inst5|Mux8~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & (\inst5|Mux8~0_combout\))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[0][0]~252_combout\);

-- Location: FF_X23_Y10_N44
\inst4|inst7|GEN_REG:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(0));

-- Location: LABCELL_X19_Y8_N24
\inst4|inst6|output[32][0]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][0]~188_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (\inst4|inst5|Equal0~16_combout\ & (\inst1|Mux7~1_combout\))) # (\inst5|Mux8~0_combout\ & ((((\inst4|inst5|Equal0~16_combout\ & \inst1|Mux7~1_combout\)) # 
-- (\inst4|inst4|Equal0~16_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~16_combout\))))) # (\inst4|inst5|Equal0~16_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~16_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[32][0]~188_combout\);

-- Location: FF_X19_Y8_N26
\inst4|inst7|GEN_REG:32:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(0));

-- Location: MLABCELL_X23_Y9_N9
\inst4|inst6|output[48][0]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][0]~60_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~48_combout\)))) # (\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[48][0]~60_combout\);

-- Location: FF_X23_Y9_N11
\inst4|inst7|GEN_REG:48:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(0));

-- Location: LABCELL_X19_Y8_N6
\inst4|inst6|output[16][0]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][0]~124_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~32_combout\)))))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & 
-- ((\inst4|inst5|Equal0~32_combout\)))) # (\inst4|inst4|Equal0~32_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (\inst5|Mux8~0_combout\ & (\inst4|inst4|Equal0~32_combout\))) # (\inst4|inst5|Equal0~32_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~32_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[16][0]~124_combout\);

-- Location: FF_X19_Y8_N8
\inst4|inst7|GEN_REG:16:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N36
\inst4|inst5|outputs[0]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~147_combout\ = ( \inst4|inst7|GEN_REG:16:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(0)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:16:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:48:REGX|Q\(0)))) ) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q\(0) & ( 
-- !\inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:0:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:16:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (\inst4|inst7|GEN_REG:0:REGX|Q\(0) & !\inst5|Mux18~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~147_combout\);

-- Location: LABCELL_X21_Y2_N30
\inst4|inst6|output[36][0]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][0]~156_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~24_combout\ & (((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~24_combout\)))) # (\inst4|inst5|Equal0~24_combout\ & (((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~24_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~24_combout\))))) # (\inst4|inst5|Equal0~24_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[36][0]~156_combout\);

-- Location: FF_X21_Y2_N32
\inst4|inst7|GEN_REG:36:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(0));

-- Location: LABCELL_X21_Y4_N24
\inst4|inst6|output[20][0]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][0]~92_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~40_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~40_combout\))))) # (\inst4|inst4|Equal0~40_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~40_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst4|inst4|Equal0~40_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & 
-- ((((\inst4|inst4|Equal0~40_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[20][0]~92_combout\);

-- Location: FF_X21_Y4_N26
\inst4|inst7|GEN_REG:20:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(0));

-- Location: LABCELL_X21_Y3_N54
\inst4|inst6|output[4][0]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][0]~220_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~8_combout\))))) # (\inst5|Mux8~0_combout\ & ((((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~8_combout\)) # 
-- (\inst4|inst4|Equal0~8_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~8_combout\))))) # (\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[4][0]~220_combout\);

-- Location: FF_X21_Y3_N56
\inst4|inst7|GEN_REG:4:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][0]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(0));

-- Location: MLABCELL_X13_Y3_N18
\inst4|inst6|output[52][0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][0]~28_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~50_combout\))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~50_combout\)) # 
-- (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~50_combout\)))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[52][0]~28_combout\);

-- Location: FF_X13_Y3_N20
\inst4|inst7|GEN_REG:52:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(0));

-- Location: LABCELL_X19_Y9_N12
\inst4|inst5|outputs[0]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~149_combout\ = ( \inst4|inst7|GEN_REG:52:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:36:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:52:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( 
-- (\inst4|inst7|GEN_REG:36:REGX|Q\(0) & !\inst5|Mux18~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:52:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:4:REGX|Q\(0)))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst7|GEN_REG:20:REGX|Q\(0))) ) ) ) # ( !\inst4|inst7|GEN_REG:52:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:4:REGX|Q\(0)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:20:REGX|Q\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~149_combout\);

-- Location: LABCELL_X25_Y2_N39
\inst4|inst6|output[44][0]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][0]~140_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux8~0_combout\ & (\inst4|inst5|Equal0~28_combout\ & (\inst1|Mux7~1_combout\))) # (\inst5|Mux8~0_combout\ & ((((\inst4|inst5|Equal0~28_combout\ & \inst1|Mux7~1_combout\)) # 
-- (\inst4|inst4|Equal0~28_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux8~0_combout\ & (((\inst4|inst4|Equal0~28_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~28_combout\)) # (\inst8|dataOut[0]~15_combout\)) # (\inst8|dataOut[0]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux8~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[44][0]~140_combout\);

-- Location: FF_X25_Y2_N41
\inst4|inst7|GEN_REG:44:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(0));

-- Location: LABCELL_X26_Y8_N0
\inst4|inst6|output[60][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][0]~12_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & ((((\inst4|inst4|Equal0~51_combout\ & \inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & ((((\inst4|inst4|Equal0~51_combout\ & 
-- \inst5|Mux8~0_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & ((((\inst4|inst4|Equal0~51_combout\ & \inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & 
-- ((((\inst4|inst4|Equal0~51_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[60][0]~12_combout\);

-- Location: FF_X26_Y8_N2
\inst4|inst7|GEN_REG:60:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(0));

-- Location: LABCELL_X20_Y1_N48
\inst4|inst6|output[12][0]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][0]~204_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux8~0_combout\ & (\inst1|Mux7~1_combout\ & (\inst4|inst5|Equal0~12_combout\))) # (\inst5|Mux8~0_combout\ & (((\inst1|Mux7~1_combout\ & \inst4|inst5|Equal0~12_combout\)) # 
-- (\inst4|inst4|Equal0~12_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & (((\inst5|Mux8~0_combout\ & ((\inst4|inst4|Equal0~12_combout\)))))) # (\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst5|ALT_INV_Mux8~0_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[12][0]~204_combout\);

-- Location: FF_X20_Y1_N50
\inst4|inst7|GEN_REG:12:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][0]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(0));

-- Location: LABCELL_X24_Y3_N12
\inst4|inst6|output[28][0]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][0]~76_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & ((((\inst4|inst4|Equal0~44_combout\ & \inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~44_combout\ & ((((\inst4|inst4|Equal0~44_combout\ & 
-- \inst5|Mux8~0_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & ((((\inst4|inst4|Equal0~44_combout\ & \inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~44_combout\ & 
-- ((((\inst4|inst4|Equal0~44_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux8~0_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[28][0]~76_combout\);

-- Location: FF_X24_Y3_N14
\inst4|inst7|GEN_REG:28:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(0));

-- Location: MLABCELL_X18_Y9_N48
\inst4|inst5|outputs[0]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~150_combout\ = ( \inst4|inst7|GEN_REG:28:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:44:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(0)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:28:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:44:REGX|Q\(0))) # (\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(0)))) ) ) ) # ( \inst4|inst7|GEN_REG:28:REGX|Q\(0) & ( 
-- !\inst5|Mux17~combout\ & ( (\inst4|inst7|GEN_REG:12:REGX|Q\(0)) # (\inst5|Mux18~combout\) ) ) ) # ( !\inst4|inst7|GEN_REG:28:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:12:REGX|Q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~150_combout\);

-- Location: LABCELL_X26_Y3_N12
\inst4|inst6|output[56][0]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][0]~44_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~49_combout\ & (((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~49_combout\)))) # (\inst4|inst5|Equal0~49_combout\ & (((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~49_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~49_combout\))))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~49_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[56][0]~44_combout\);

-- Location: FF_X26_Y3_N14
\inst4|inst7|GEN_REG:56:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(0));

-- Location: LABCELL_X21_Y11_N36
\inst4|inst6|output[40][0]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][0]~172_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~20_combout\ & (((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~20_combout\)))) # (\inst4|inst5|Equal0~20_combout\ & (((\inst5|Mux8~0_combout\ & 
-- \inst4|inst4|Equal0~20_combout\)) # (\inst1|Mux7~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~20_combout\))))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst5|Mux8~0_combout\ & \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[40][0]~172_combout\);

-- Location: FF_X21_Y11_N38
\inst4|inst7|GEN_REG:40:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][0]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(0));

-- Location: MLABCELL_X23_Y2_N42
\inst4|inst6|output[24][0]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][0]~108_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~36_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[24][0]~108_combout\);

-- Location: FF_X23_Y2_N44
\inst4|inst7|GEN_REG:24:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(0));

-- Location: MLABCELL_X28_Y4_N12
\inst4|inst6|output[8][0]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][0]~236_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~4_combout\ & (\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))) # (\inst4|inst4|Equal0~4_combout\ & (((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~4_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (((\inst4|inst4|Equal0~4_combout\ & ((\inst5|Mux8~0_combout\)))))) # (\inst4|inst5|Equal0~4_combout\ & 
-- ((((\inst4|inst4|Equal0~4_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[8][0]~236_combout\);

-- Location: FF_X28_Y4_N14
\inst4|inst7|GEN_REG:8:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(0));

-- Location: LABCELL_X19_Y9_N30
\inst4|inst5|outputs[0]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~148_combout\ = ( \inst4|inst7|GEN_REG:8:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:40:REGX|Q\(0)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(0))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:8:REGX|Q\(0) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:40:REGX|Q\(0)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(0))) ) ) ) # ( \inst4|inst7|GEN_REG:8:REGX|Q\(0) & ( 
-- !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:24:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:8:REGX|Q\(0) & ( !\inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\ & \inst4|inst7|GEN_REG:24:REGX|Q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[0]~148_combout\);

-- Location: LABCELL_X19_Y9_N48
\inst4|inst5|outputs[0]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~151_combout\ = ( \inst4|inst5|outputs[0]~150_combout\ & ( \inst4|inst5|outputs[0]~148_combout\ & ( ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~147_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[0]~149_combout\)))) # (\inst5|Mux19~combout\) ) ) ) # ( !\inst4|inst5|outputs[0]~150_combout\ & ( \inst4|inst5|outputs[0]~148_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~147_combout\)) 
-- # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[0]~149_combout\))))) # (\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)))) ) ) ) # ( \inst4|inst5|outputs[0]~150_combout\ & ( !\inst4|inst5|outputs[0]~148_combout\ & ( (!\inst5|Mux19~combout\ & 
-- ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~147_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[0]~149_combout\))))) # (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~150_combout\ & ( 
-- !\inst4|inst5|outputs[0]~148_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[0]~147_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[0]~149_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~147_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~149_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~150_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~148_combout\,
	combout => \inst4|inst5|outputs[0]~151_combout\);

-- Location: LABCELL_X21_Y9_N24
\inst4|inst5|outputs[0]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[0]~167_combout\ = ( \inst4|inst5|outputs[0]~166_combout\ & ( \inst4|inst5|outputs[0]~151_combout\ & ( (!\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\)) # (\inst4|inst5|outputs[0]~156_combout\))) # (\inst5|Mux22~combout\ & 
-- (((\inst5|Mux21~combout\) # (\inst4|inst5|outputs[0]~161_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~166_combout\ & ( \inst4|inst5|outputs[0]~151_combout\ & ( (!\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\)) # 
-- (\inst4|inst5|outputs[0]~156_combout\))) # (\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[0]~161_combout\ & !\inst5|Mux21~combout\)))) ) ) ) # ( \inst4|inst5|outputs[0]~166_combout\ & ( !\inst4|inst5|outputs[0]~151_combout\ & ( (!\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[0]~156_combout\ & ((\inst5|Mux21~combout\)))) # (\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\) # (\inst4|inst5|outputs[0]~161_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[0]~166_combout\ & ( !\inst4|inst5|outputs[0]~151_combout\ 
-- & ( (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[0]~156_combout\ & ((\inst5|Mux21~combout\)))) # (\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[0]~161_combout\ & !\inst5|Mux21~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[0]~156_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[0]~161_combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[0]~166_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[0]~151_combout\,
	combout => \inst4|inst5|outputs[0]~167_combout\);

-- Location: LABCELL_X19_Y6_N30
\inst1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~30\ = CARRY(( \inst4|inst5|outputs[0]~167_combout\ ) + ( \inst4|inst4|outputs[0]~167_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	cin => GND,
	cout => \inst1|Add0~30\);

-- Location: LABCELL_X19_Y6_N33
\inst1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~25_sumout\ = SUM(( \inst4|inst4|outputs[1]~146_combout\ ) + ( \inst4|inst5|outputs[1]~146_combout\ ) + ( \inst1|Add0~30\ ))
-- \inst1|Add0~26\ = CARRY(( \inst4|inst4|outputs[1]~146_combout\ ) + ( \inst4|inst5|outputs[1]~146_combout\ ) + ( \inst1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	cin => \inst1|Add0~30\,
	sumout => \inst1|Add0~25_sumout\,
	cout => \inst1|Add0~26\);

-- Location: LABCELL_X20_Y6_N30
\inst1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~30\ = CARRY(( !\inst4|inst4|outputs[0]~167_combout\ $ (!\inst4|inst5|outputs[0]~167_combout\) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Add1~31\ = SHARE((!\inst4|inst5|outputs[0]~167_combout\) # (\inst4|inst4|outputs[0]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	cin => GND,
	sharein => GND,
	cout => \inst1|Add1~30\,
	shareout => \inst1|Add1~31\);

-- Location: LABCELL_X20_Y6_N33
\inst1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~25_sumout\ = SUM(( !\inst4|inst5|outputs[1]~146_combout\ $ (\inst4|inst4|outputs[1]~146_combout\) ) + ( \inst1|Add1~31\ ) + ( \inst1|Add1~30\ ))
-- \inst1|Add1~26\ = CARRY(( !\inst4|inst5|outputs[1]~146_combout\ $ (\inst4|inst4|outputs[1]~146_combout\) ) + ( \inst1|Add1~31\ ) + ( \inst1|Add1~30\ ))
-- \inst1|Add1~27\ = SHARE((!\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	cin => \inst1|Add1~30\,
	sharein => \inst1|Add1~31\,
	sumout => \inst1|Add1~25_sumout\,
	cout => \inst1|Add1~26\,
	shareout => \inst1|Add1~27\);

-- Location: LABCELL_X21_Y6_N30
\inst1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~30\ = CARRY(( \inst4|inst4|outputs[0]~167_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	cin => GND,
	cout => \inst1|Add2~30\);

-- Location: LABCELL_X21_Y6_N33
\inst1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~25_sumout\ = SUM(( \inst4|inst4|outputs[1]~146_combout\ ) + ( GND ) + ( \inst1|Add2~30\ ))
-- \inst1|Add2~26\ = CARRY(( \inst4|inst4|outputs[1]~146_combout\ ) + ( GND ) + ( \inst1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	cin => \inst1|Add2~30\,
	sumout => \inst1|Add2~25_sumout\,
	cout => \inst1|Add2~26\);

-- Location: LABCELL_X21_Y6_N18
\inst1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = ( \inst1|Add1~25_sumout\ & ( \inst1|Add2~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[1]~146_combout\) # (\inst4|inst5|outputs[1]~146_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # ((\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\)))) ) ) ) # ( !\inst1|Add1~25_sumout\ & ( \inst1|Add2~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & 
-- ((\inst4|inst4|outputs[1]~146_combout\) # (\inst4|inst5|outputs[1]~146_combout\)))) # (\inst5|Mux28~0_combout\ & ((!\inst5|Mux26~0_combout\) # ((\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\)))) ) ) ) # ( 
-- \inst1|Add1~25_sumout\ & ( !\inst1|Add2~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[1]~146_combout\) # (\inst4|inst5|outputs[1]~146_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & 
-- (\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\))) ) ) ) # ( !\inst1|Add1~25_sumout\ & ( !\inst1|Add2~25_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[1]~146_combout\) # 
-- (\inst4|inst5|outputs[1]~146_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[1]~146_combout\ & \inst4|inst4|outputs[1]~146_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001001001010101010101101001100110011010110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	datae => \inst1|ALT_INV_Add1~25_sumout\,
	dataf => \inst1|ALT_INV_Add2~25_sumout\,
	combout => \inst1|Mux6~0_combout\);

-- Location: LABCELL_X21_Y6_N0
\inst1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[1]~146_combout\ $ (((\inst5|Mux28~0_combout\ & (!\inst4|inst5|outputs[1]~146_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux6~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[1]~146_combout\)) # (\inst5|Mux28~0_combout\ & (((\inst1|Add0~25_sumout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux6~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1001110000000000001001110000000010011100111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	datac => \inst1|ALT_INV_Add0~25_sumout\,
	datad => \inst5|ALT_INV_Mux27~0_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux6~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: LABCELL_X24_Y1_N12
\inst4|inst6|output[63][1]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][1]~256_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~63_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~63_combout\)))))) # (\inst4|inst4|Equal0~63_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~63_combout\)))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (\inst4|inst4|Equal0~63_combout\ & (\inst5|Mux7~0_combout\))) # (\inst4|inst5|Equal0~63_combout\ & 
-- ((((\inst4|inst4|Equal0~63_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[63][1]~256_combout\);

-- Location: FF_X24_Y1_N14
\inst4|inst7|GEN_REG:63:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][1]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(1));

-- Location: LABCELL_X17_Y6_N42
\inst4|inst6|output[61][1]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][1]~260_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~59_combout\)))) # (\inst4|inst4|Equal0~59_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~59_combout\))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~59_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[61][1]~260_combout\);

-- Location: FF_X17_Y6_N44
\inst4|inst7|GEN_REG:61:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][1]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(1));

-- Location: LABCELL_X24_Y8_N54
\inst4|inst6|output[60][1]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][1]~268_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~51_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & (((\inst5|Mux7~0_combout\ & 
-- ((\inst4|inst4|Equal0~51_combout\)))) # (\inst1|Mux6~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~51_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~51_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[60][1]~268_combout\);

-- Location: FF_X24_Y8_N56
\inst4|inst7|GEN_REG:60:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][1]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(1));

-- Location: MLABCELL_X13_Y7_N54
\inst4|inst5|outputs[1]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~144_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~144_combout\);

-- Location: MLABCELL_X18_Y5_N0
\inst4|inst6|output[56][1]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][1]~300_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~49_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~49_combout\)))))) # (\inst4|inst4|Equal0~49_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~49_combout\)))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (\inst4|inst4|Equal0~49_combout\ & (\inst5|Mux7~0_combout\))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst4|inst4|Equal0~49_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[56][1]~300_combout\);

-- Location: FF_X18_Y5_N2
\inst4|inst7|GEN_REG:56:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(1));

-- Location: MLABCELL_X18_Y6_N6
\inst4|inst6|output[59][1]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][1]~288_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst4|inst4|Equal0~61_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & (((\inst4|inst4|Equal0~61_combout\ & 
-- ((\inst5|Mux7~0_combout\)))) # (\inst1|Mux6~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst4|inst4|Equal0~61_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & 
-- ((((\inst4|inst4|Equal0~61_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[59][1]~288_combout\);

-- Location: FF_X18_Y6_N8
\inst4|inst7|GEN_REG:59:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][1]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(1));

-- Location: LABCELL_X19_Y4_N12
\inst4|inst6|output[58][1]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][1]~296_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~53_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~53_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~53_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~53_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~53_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[58][1]~296_combout\);

-- Location: FF_X19_Y4_N14
\inst4|inst7|GEN_REG:58:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][1]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(1));

-- Location: LABCELL_X17_Y6_N6
\inst4|inst6|output[57][1]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][1]~292_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~57_combout\)))) # (\inst4|inst4|Equal0~57_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~57_combout\))) # (\inst4|inst5|Equal0~57_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~57_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[57][1]~292_combout\);

-- Location: FF_X17_Y6_N8
\inst4|inst7|GEN_REG:57:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][1]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(1));

-- Location: MLABCELL_X13_Y7_N12
\inst4|inst5|outputs[1]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~142_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~142_combout\);

-- Location: MLABCELL_X23_Y9_N12
\inst4|inst6|output[48][1]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][1]~316_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~48_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~48_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~48_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[48][1]~316_combout\);

-- Location: FF_X23_Y9_N14
\inst4|inst7|GEN_REG:48:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(1));

-- Location: LABCELL_X29_Y6_N6
\inst4|inst6|output[49][1]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][1]~308_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~56_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~56_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~56_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~56_combout\))))) # (\inst4|inst5|Equal0~56_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~56_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[49][1]~308_combout\);

-- Location: FF_X29_Y6_N8
\inst4|inst7|GEN_REG:49:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][1]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(1));

-- Location: LABCELL_X25_Y8_N6
\inst4|inst6|output[50][1]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][1]~312_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~52_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~52_combout\)) 
-- # (\inst4|inst4|Equal0~52_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~52_combout\)))))) # (\inst4|inst5|Equal0~52_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[50][1]~312_combout\);

-- Location: FF_X25_Y8_N8
\inst4|inst7|GEN_REG:50:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][1]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(1));

-- Location: MLABCELL_X28_Y8_N24
\inst4|inst6|output[51][1]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][1]~304_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~60_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~60_combout\))))) # (\inst4|inst4|Equal0~60_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~60_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & (\inst4|inst4|Equal0~60_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst4|inst4|Equal0~60_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[51][1]~304_combout\);

-- Location: FF_X28_Y8_N26
\inst4|inst7|GEN_REG:51:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(1));

-- Location: LABCELL_X12_Y7_N48
\inst4|inst5|outputs[1]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~141_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~141_combout\);

-- Location: LABCELL_X17_Y2_N24
\inst4|inst6|output[55][1]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][1]~272_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~62_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~62_combout\))))) # (\inst4|inst4|Equal0~62_combout\ & (((\inst1|Mux6~1_combout\ & 
-- (\inst4|inst5|Equal0~62_combout\))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & (\inst4|inst4|Equal0~62_combout\ & (\inst5|Mux7~0_combout\))) # (\inst4|inst5|Equal0~62_combout\ & 
-- ((((\inst4|inst4|Equal0~62_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[55][1]~272_combout\);

-- Location: FF_X17_Y2_N26
\inst4|inst7|GEN_REG:55:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][1]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(1));

-- Location: LABCELL_X14_Y5_N36
\inst4|inst6|output[54][1]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][1]~280_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~54_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~54_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[54][1]~280_combout\);

-- Location: FF_X14_Y5_N38
\inst4|inst7|GEN_REG:54:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][1]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(1));

-- Location: LABCELL_X29_Y6_N12
\inst4|inst6|output[53][1]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][1]~276_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (\inst4|inst5|Equal0~58_combout\ & (\inst1|Mux6~1_combout\))) # (\inst4|inst4|Equal0~58_combout\ & ((((\inst4|inst5|Equal0~58_combout\ & 
-- \inst1|Mux6~1_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[53][1]~276_combout\);

-- Location: FF_X29_Y6_N14
\inst4|inst7|GEN_REG:53:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][1]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(1));

-- Location: MLABCELL_X13_Y3_N9
\inst4|inst6|output[52][1]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][1]~284_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~50_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~50_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~50_combout\))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[52][1]~284_combout\);

-- Location: FF_X13_Y3_N11
\inst4|inst7|GEN_REG:52:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][1]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(1));

-- Location: LABCELL_X14_Y7_N51
\inst4|inst5|outputs[1]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~143_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~143_combout\);

-- Location: MLABCELL_X13_Y7_N18
\inst4|inst5|outputs[1]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~145_combout\ = ( \inst4|inst5|outputs[1]~141_combout\ & ( \inst4|inst5|outputs[1]~143_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~142_combout\))) # (\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[1]~144_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~141_combout\ & ( \inst4|inst5|outputs[1]~143_combout\ & ( (!\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[1]~142_combout\)))) # (\inst5|Mux20~combout\ & 
-- ((!\inst5|Mux19~combout\) # ((\inst4|inst5|outputs[1]~144_combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~141_combout\ & ( !\inst4|inst5|outputs[1]~143_combout\ & ( (!\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\) # 
-- ((\inst4|inst5|outputs[1]~142_combout\)))) # (\inst5|Mux20~combout\ & (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~144_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~141_combout\ & ( !\inst4|inst5|outputs[1]~143_combout\ & ( (\inst5|Mux19~combout\ & 
-- ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~142_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~144_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~144_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[1]~142_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~141_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~143_combout\,
	combout => \inst4|inst5|outputs[1]~145_combout\);

-- Location: LABCELL_X24_Y2_N54
\inst4|inst6|output[23][1]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][1]~336_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~43_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~43_combout\)))) # (\inst4|inst4|Equal0~43_combout\ & (((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~43_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (((\inst4|inst4|Equal0~43_combout\ & ((\inst5|Mux7~0_combout\)))))) # (\inst4|inst5|Equal0~43_combout\ & 
-- ((((\inst4|inst4|Equal0~43_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[23][1]~336_combout\);

-- Location: FF_X24_Y2_N56
\inst4|inst7|GEN_REG:23:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][1]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(1));

-- Location: MLABCELL_X13_Y3_N42
\inst4|inst6|output[22][1]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][1]~344_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~41_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~41_combout\)) # (\inst4|inst4|Equal0~41_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~41_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[22][1]~344_combout\);

-- Location: FF_X13_Y3_N44
\inst4|inst7|GEN_REG:22:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][1]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(1));

-- Location: LABCELL_X20_Y4_N30
\inst4|inst6|output[20][1]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][1]~348_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~40_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~40_combout\)) # (\inst4|inst4|Equal0~40_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~40_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~40_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[20][1]~348_combout\);

-- Location: FF_X20_Y4_N32
\inst4|inst7|GEN_REG:20:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(1));

-- Location: LABCELL_X16_Y2_N48
\inst4|inst6|output[21][1]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][1]~340_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~42_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~42_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~42_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~42_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[21][1]~340_combout\);

-- Location: FF_X16_Y2_N50
\inst4|inst7|GEN_REG:21:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][1]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(1));

-- Location: LABCELL_X14_Y7_N27
\inst4|inst5|outputs[1]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~138_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~138_combout\);

-- Location: MLABCELL_X18_Y6_N54
\inst4|inst6|output[27][1]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][1]~352_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & (((\inst5|Mux7~0_combout\ & 
-- ((\inst4|inst4|Equal0~39_combout\)))) # (\inst1|Mux6~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~39_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[27][1]~352_combout\);

-- Location: FF_X18_Y6_N56
\inst4|inst7|GEN_REG:27:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][1]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(1));

-- Location: MLABCELL_X23_Y7_N30
\inst4|inst6|output[25][1]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][1]~356_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~38_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~38_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~38_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[25][1]~356_combout\);

-- Location: FF_X23_Y7_N32
\inst4|inst7|GEN_REG:25:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][1]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(1));

-- Location: LABCELL_X26_Y4_N30
\inst4|inst6|output[26][1]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][1]~360_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~37_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~37_combout\)) # (\inst4|inst4|Equal0~37_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[26][1]~360_combout\);

-- Location: FF_X26_Y4_N32
\inst4|inst7|GEN_REG:26:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][1]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(1));

-- Location: LABCELL_X16_Y2_N42
\inst4|inst6|output[24][1]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][1]~364_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~36_combout\)))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (\inst5|Mux7~0_combout\))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[24][1]~364_combout\);

-- Location: FF_X16_Y2_N44
\inst4|inst7|GEN_REG:24:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(1));

-- Location: MLABCELL_X13_Y7_N42
\inst4|inst5|outputs[1]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~137_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~137_combout\);

-- Location: LABCELL_X25_Y3_N6
\inst4|inst6|output[18][1]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][1]~376_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~33_combout\ & (\inst4|inst5|Equal0~33_combout\ & (\inst1|Mux6~1_combout\))) # (\inst4|inst4|Equal0~33_combout\ & ((((\inst4|inst5|Equal0~33_combout\ & 
-- \inst1|Mux6~1_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (\inst4|inst4|Equal0~33_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~33_combout\ & 
-- ((((\inst4|inst4|Equal0~33_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[18][1]~376_combout\);

-- Location: FF_X25_Y3_N8
\inst4|inst7|GEN_REG:18:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][1]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(1));

-- Location: LABCELL_X25_Y8_N30
\inst4|inst6|output[16][1]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][1]~380_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~32_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~32_combout\)) 
-- # (\inst4|inst4|Equal0~32_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~32_combout\)))))) # (\inst4|inst5|Equal0~32_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~32_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[16][1]~380_combout\);

-- Location: FF_X25_Y8_N32
\inst4|inst7|GEN_REG:16:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(1));

-- Location: LABCELL_X25_Y10_N24
\inst4|inst6|output[17][1]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][1]~372_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~34_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~34_combout\)) 
-- # (\inst4|inst4|Equal0~34_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~34_combout\)))))) # (\inst4|inst5|Equal0~34_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~34_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[17][1]~372_combout\);

-- Location: FF_X25_Y10_N26
\inst4|inst7|GEN_REG:17:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][1]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(1));

-- Location: MLABCELL_X13_Y10_N15
\inst4|inst6|output[19][1]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][1]~368_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~35_combout\))))) # (\inst4|inst5|Equal0~35_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~35_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~35_combout\))))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~35_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[19][1]~368_combout\);

-- Location: FF_X13_Y10_N17
\inst4|inst7|GEN_REG:19:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][1]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(1));

-- Location: LABCELL_X12_Y7_N42
\inst4|inst5|outputs[1]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~136_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~136_combout\);

-- Location: MLABCELL_X23_Y6_N24
\inst4|inst6|output[31][1]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][1]~320_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~47_combout\))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~47_combout\)) # 
-- (\inst4|inst4|Equal0~47_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~47_combout\)))))) # (\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[31][1]~320_combout\);

-- Location: FF_X23_Y6_N26
\inst4|inst7|GEN_REG:31:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(1));

-- Location: LABCELL_X14_Y4_N18
\inst4|inst6|output[30][1]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][1]~328_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~45_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~45_combout\)))) # (\inst4|inst4|Equal0~45_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~45_combout\))) # (\inst4|inst5|Equal0~45_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~45_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[30][1]~328_combout\);

-- Location: FF_X14_Y4_N20
\inst4|inst7|GEN_REG:30:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(1));

-- Location: LABCELL_X24_Y3_N42
\inst4|inst6|output[28][1]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][1]~332_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~44_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~44_combout\)) 
-- # (\inst4|inst4|Equal0~44_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~44_combout\)))))) # (\inst4|inst5|Equal0~44_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[28][1]~332_combout\);

-- Location: FF_X24_Y3_N44
\inst4|inst7|GEN_REG:28:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][1]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(1));

-- Location: LABCELL_X14_Y4_N30
\inst4|inst6|output[29][1]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][1]~324_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~46_combout\)))) # (\inst4|inst4|Equal0~46_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~46_combout\))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~46_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[29][1]~324_combout\);

-- Location: FF_X14_Y4_N32
\inst4|inst7|GEN_REG:29:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][1]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(1));

-- Location: MLABCELL_X13_Y6_N54
\inst4|inst5|outputs[1]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~139_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~139_combout\);

-- Location: MLABCELL_X13_Y7_N30
\inst4|inst5|outputs[1]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~140_combout\ = ( \inst4|inst5|outputs[1]~136_combout\ & ( \inst4|inst5|outputs[1]~139_combout\ & ( (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\) # (\inst4|inst5|outputs[1]~137_combout\)))) # (\inst5|Mux20~combout\ & 
-- (((\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[1]~138_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~136_combout\ & ( \inst4|inst5|outputs[1]~139_combout\ & ( (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[1]~137_combout\ & 
-- \inst5|Mux19~combout\)))) # (\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[1]~138_combout\))) ) ) ) # ( \inst4|inst5|outputs[1]~136_combout\ & ( !\inst4|inst5|outputs[1]~139_combout\ & ( (!\inst5|Mux20~combout\ & 
-- (((!\inst5|Mux19~combout\) # (\inst4|inst5|outputs[1]~137_combout\)))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~138_combout\ & ((!\inst5|Mux19~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~136_combout\ & ( 
-- !\inst4|inst5|outputs[1]~139_combout\ & ( (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[1]~137_combout\ & \inst5|Mux19~combout\)))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~138_combout\ & ((!\inst5|Mux19~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[1]~138_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[1]~137_combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~136_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~139_combout\,
	combout => \inst4|inst5|outputs[1]~140_combout\);

-- Location: MLABCELL_X18_Y3_N42
\inst4|inst6|output[9][1]~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][1]~484_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~6_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~6_combout\)))))) # (\inst4|inst4|Equal0~6_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~6_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (\inst4|inst4|Equal0~6_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~6_combout\ & 
-- ((((\inst4|inst4|Equal0~6_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[9][1]~484_combout\);

-- Location: FF_X18_Y3_N44
\inst4|inst7|GEN_REG:9:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][1]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(1));

-- Location: LABCELL_X16_Y5_N24
\inst4|inst6|output[10][1]~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][1]~488_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~5_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~5_combout\)) 
-- # (\inst4|inst4|Equal0~5_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~5_combout\))))) # (\inst4|inst5|Equal0~5_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~5_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[10][1]~488_combout\);

-- Location: FF_X16_Y5_N26
\inst4|inst7|GEN_REG:10:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][1]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(1));

-- Location: LABCELL_X19_Y2_N54
\inst4|inst6|output[11][1]~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][1]~480_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~7_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~7_combout\)))) # (\inst4|inst4|Equal0~7_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~7_combout\))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[11][1]~480_combout\);

-- Location: FF_X19_Y2_N56
\inst4|inst7|GEN_REG:11:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][1]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(1));

-- Location: LABCELL_X16_Y4_N18
\inst4|inst6|output[8][1]~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][1]~492_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~4_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))))) # (\inst4|inst4|Equal0~4_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~4_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (\inst4|inst4|Equal0~4_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~4_combout\ & 
-- ((((\inst4|inst4|Equal0~4_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[8][1]~492_combout\);

-- Location: FF_X16_Y4_N20
\inst4|inst7|GEN_REG:8:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][1]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(1));

-- Location: MLABCELL_X13_Y7_N36
\inst4|inst5|outputs[1]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~127_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~127_combout\);

-- Location: LABCELL_X21_Y1_N42
\inst4|inst6|output[6][1]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][1]~472_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~9_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~9_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~9_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[6][1]~472_combout\);

-- Location: FF_X21_Y1_N44
\inst4|inst7|GEN_REG:6:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][1]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(1));

-- Location: LABCELL_X17_Y5_N18
\inst4|inst6|output[5][1]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][1]~468_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~10_combout\))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~10_combout\)) # 
-- (\inst4|inst4|Equal0~10_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~10_combout\)))))) # (\inst4|inst5|Equal0~10_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~10_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[5][1]~468_combout\);

-- Location: FF_X17_Y5_N20
\inst4|inst7|GEN_REG:5:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][1]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(1));

-- Location: LABCELL_X24_Y6_N36
\inst4|inst6|output[7][1]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][1]~464_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~11_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~11_combout\)) # 
-- (\inst4|inst4|Equal0~11_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~11_combout\)))))) # (\inst4|inst5|Equal0~11_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~11_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[7][1]~464_combout\);

-- Location: FF_X24_Y6_N38
\inst4|inst7|GEN_REG:7:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][1]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(1));

-- Location: LABCELL_X17_Y5_N24
\inst4|inst6|output[4][1]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][1]~476_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~8_combout\ & (((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~8_combout\)))) # (\inst4|inst5|Equal0~8_combout\ & (((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~8_combout\))))) # (\inst4|inst5|Equal0~8_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[4][1]~476_combout\);

-- Location: FF_X17_Y5_N26
\inst4|inst7|GEN_REG:4:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][1]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(1));

-- Location: LABCELL_X14_Y7_N12
\inst4|inst5|outputs[1]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~128_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(1) ) ) ) # ( \inst5|Mux21~combout\ 
-- & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~128_combout\);

-- Location: LABCELL_X14_Y2_N33
\inst4|inst6|output[14][1]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][1]~456_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~13_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~13_combout\)) # (\inst4|inst4|Equal0~13_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~13_combout\))))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~13_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[14][1]~456_combout\);

-- Location: FF_X14_Y2_N35
\inst4|inst7|GEN_REG:14:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(1));

-- Location: MLABCELL_X18_Y1_N42
\inst4|inst6|output[15][1]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][1]~448_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~15_combout\ & (((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~15_combout\)))) # (\inst4|inst5|Equal0~15_combout\ & (((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~15_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~15_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[15][1]~448_combout\);

-- Location: FF_X18_Y1_N44
\inst4|inst7|GEN_REG:15:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][1]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(1));

-- Location: LABCELL_X26_Y5_N0
\inst4|inst6|output[13][1]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][1]~452_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~14_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~14_combout\)) 
-- # (\inst4|inst4|Equal0~14_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~14_combout\)))))) # (\inst4|inst5|Equal0~14_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~14_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[13][1]~452_combout\);

-- Location: FF_X26_Y5_N2
\inst4|inst7|GEN_REG:13:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][1]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(1));

-- Location: LABCELL_X20_Y3_N6
\inst4|inst6|output[12][1]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][1]~460_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~12_combout\ & (((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~12_combout\)))) # (\inst4|inst5|Equal0~12_combout\ & (((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[12][1]~460_combout\);

-- Location: FF_X20_Y3_N8
\inst4|inst7|GEN_REG:12:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][1]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(1));

-- Location: LABCELL_X16_Y7_N57
\inst4|inst5|outputs[1]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~129_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~129_combout\);

-- Location: MLABCELL_X13_Y9_N3
\inst4|inst6|output[2][1]~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][1]~504_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~1_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~1_combout\)))) # (\inst4|inst4|Equal0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~1_combout\))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~1_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[2][1]~504_combout\);

-- Location: FF_X13_Y9_N5
\inst4|inst7|GEN_REG:2:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][1]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(1));

-- Location: LABCELL_X14_Y7_N6
\inst4|inst6|output[3][1]~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][1]~496_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~3_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~3_combout\)))))) # (\inst4|inst4|Equal0~3_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~3_combout\)))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst4|inst4|Equal0~3_combout\ & (\inst5|Mux7~0_combout\))) # (\inst4|inst5|Equal0~3_combout\ & 
-- ((((\inst4|inst4|Equal0~3_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[3][1]~496_combout\);

-- Location: FF_X14_Y7_N8
\inst4|inst7|GEN_REG:3:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(1));

-- Location: LABCELL_X25_Y10_N6
\inst4|inst6|output[1][1]~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][1]~500_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & (((\inst5|Mux7~0_combout\ & 
-- ((\inst4|inst4|Equal0~2_combout\)))) # (\inst1|Mux6~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~2_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[1][1]~500_combout\);

-- Location: FF_X25_Y10_N8
\inst4|inst7|GEN_REG:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][1]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(1));

-- Location: LABCELL_X16_Y6_N24
\inst4|inst6|output[0][1]~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][1]~508_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & (((\inst4|inst4|Equal0~0_combout\ & 
-- (\inst5|Mux7~0_combout\))) # (\inst1|Mux6~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[0][1]~508_combout\);

-- Location: FF_X16_Y6_N26
\inst4|inst7|GEN_REG:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][1]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(1));

-- Location: LABCELL_X12_Y7_N36
\inst4|inst5|outputs[1]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~126_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(1) ) ) ) # ( \inst5|Mux22~combout\ 
-- & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~126_combout\);

-- Location: MLABCELL_X13_Y7_N27
\inst4|inst5|outputs[1]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~130_combout\ = ( \inst4|inst5|outputs[1]~129_combout\ & ( \inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # (\inst4|inst5|outputs[1]~128_combout\)))) # (\inst5|Mux19~combout\ & 
-- (((\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[1]~127_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~129_combout\ & ( \inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\) # 
-- (\inst4|inst5|outputs[1]~128_combout\)))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~127_combout\ & ((!\inst5|Mux20~combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~129_combout\ & ( !\inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ 
-- & (((\inst4|inst5|outputs[1]~128_combout\ & \inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[1]~127_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~129_combout\ & ( 
-- !\inst4|inst5|outputs[1]~126_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[1]~128_combout\ & \inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[1]~127_combout\ & ((!\inst5|Mux20~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[1]~127_combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~128_combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~129_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~126_combout\,
	combout => \inst4|inst5|outputs[1]~130_combout\);

-- Location: MLABCELL_X18_Y5_N12
\inst4|inst6|output[40][1]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][1]~428_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~20_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~20_combout\)))) # (\inst4|inst4|Equal0~20_combout\ & (((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~20_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & (((\inst4|inst4|Equal0~20_combout\ & ((\inst5|Mux7~0_combout\)))))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst4|inst4|Equal0~20_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[40][1]~428_combout\);

-- Location: FF_X18_Y5_N14
\inst4|inst7|GEN_REG:40:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][1]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(1));

-- Location: LABCELL_X19_Y4_N24
\inst4|inst6|output[43][1]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][1]~416_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~23_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~23_combout\)) # (\inst4|inst4|Equal0~23_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~23_combout\))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[43][1]~416_combout\);

-- Location: FF_X19_Y4_N26
\inst4|inst7|GEN_REG:43:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][1]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(1));

-- Location: LABCELL_X20_Y11_N6
\inst4|inst6|output[41][1]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][1]~420_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~22_combout\ & (\inst4|inst5|Equal0~22_combout\ & (\inst1|Mux6~1_combout\))) # (\inst4|inst4|Equal0~22_combout\ & (((\inst4|inst5|Equal0~22_combout\ & 
-- (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (\inst4|inst4|Equal0~22_combout\ & (((\inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[41][1]~420_combout\);

-- Location: FF_X20_Y11_N8
\inst4|inst7|GEN_REG:41:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][1]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(1));

-- Location: LABCELL_X20_Y11_N42
\inst4|inst6|output[42][1]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][1]~424_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~21_combout\ & (((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~21_combout\)))) # (\inst4|inst5|Equal0~21_combout\ & (((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~21_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[42][1]~424_combout\);

-- Location: FF_X20_Y11_N44
\inst4|inst7|GEN_REG:42:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][1]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(1));

-- Location: MLABCELL_X13_Y7_N48
\inst4|inst5|outputs[1]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~132_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~132_combout\);

-- Location: LABCELL_X20_Y3_N12
\inst4|inst6|output[45][1]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][1]~388_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~30_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~30_combout\)))) # (\inst4|inst4|Equal0~30_combout\ & (((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~30_combout\)) # (\inst5|Mux7~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (((\inst4|inst4|Equal0~30_combout\ & ((\inst5|Mux7~0_combout\)))))) # (\inst4|inst5|Equal0~30_combout\ & 
-- ((((\inst4|inst4|Equal0~30_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[45][1]~388_combout\);

-- Location: FF_X20_Y3_N14
\inst4|inst7|GEN_REG:45:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][1]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(1));

-- Location: LABCELL_X25_Y2_N9
\inst4|inst6|output[44][1]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][1]~396_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~28_combout\)))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~28_combout\)) # (\inst4|inst4|Equal0~28_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~28_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~28_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[44][1]~396_combout\);

-- Location: FF_X25_Y2_N11
\inst4|inst7|GEN_REG:44:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][1]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(1));

-- Location: LABCELL_X17_Y2_N42
\inst4|inst6|output[46][1]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][1]~392_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & (((\inst5|Mux7~0_combout\ & 
-- ((\inst4|inst4|Equal0~29_combout\)))) # (\inst1|Mux6~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~29_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[46][1]~392_combout\);

-- Location: FF_X17_Y2_N44
\inst4|inst7|GEN_REG:46:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][1]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(1));

-- Location: LABCELL_X16_Y4_N36
\inst4|inst6|output[47][1]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][1]~384_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~31_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~31_combout\)))))) # (\inst4|inst4|Equal0~31_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~31_combout\)))) # (\inst5|Mux7~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & (\inst4|inst4|Equal0~31_combout\ & (\inst5|Mux7~0_combout\))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst4|inst4|Equal0~31_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[47][1]~384_combout\);

-- Location: FF_X16_Y4_N38
\inst4|inst7|GEN_REG:47:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][1]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(1));

-- Location: LABCELL_X14_Y5_N30
\inst4|inst5|outputs[1]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~134_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(1) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[1]~134_combout\);

-- Location: MLABCELL_X13_Y4_N48
\inst4|inst6|output[32][1]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][1]~444_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~16_combout\ & (((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~16_combout\)))) # (\inst4|inst5|Equal0~16_combout\ & (((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~16_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~16_combout\))))) # (\inst4|inst5|Equal0~16_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~16_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst5|ALT_INV_Mux7~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[32][1]~444_combout\);

-- Location: FF_X13_Y4_N50
\inst4|inst7|GEN_REG:32:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][1]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(1));

-- Location: MLABCELL_X18_Y8_N18
\inst4|inst6|output[33][1]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][1]~436_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~18_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~18_combout\)))) # (\inst4|inst4|Equal0~18_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~18_combout\))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~18_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[33][1]~436_combout\);

-- Location: FF_X18_Y8_N20
\inst4|inst7|GEN_REG:33:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][1]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(1));

-- Location: MLABCELL_X18_Y8_N42
\inst4|inst6|output[35][1]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][1]~432_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~19_combout\)))) # (\inst4|inst4|Equal0~19_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~19_combout\))) # (\inst4|inst5|Equal0~19_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~19_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[35][1]~432_combout\);

-- Location: FF_X18_Y8_N44
\inst4|inst7|GEN_REG:35:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][1]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(1));

-- Location: LABCELL_X12_Y6_N48
\inst4|inst6|output[34][1]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][1]~440_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~17_combout\)))))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & 
-- ((\inst4|inst5|Equal0~17_combout\)))) # (\inst4|inst4|Equal0~17_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst5|Mux7~0_combout\ & (\inst4|inst4|Equal0~17_combout\))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[34][1]~440_combout\);

-- Location: FF_X12_Y6_N50
\inst4|inst7|GEN_REG:34:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][1]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(1));

-- Location: LABCELL_X12_Y7_N12
\inst4|inst5|outputs[1]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~131_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~131_combout\);

-- Location: LABCELL_X24_Y6_N48
\inst4|inst6|output[38][1]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][1]~408_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~25_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~25_combout\)) 
-- # (\inst4|inst4|Equal0~25_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~25_combout\)))))) # (\inst4|inst5|Equal0~25_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~25_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[38][1]~408_combout\);

-- Location: FF_X24_Y6_N50
\inst4|inst7|GEN_REG:38:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][1]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(1));

-- Location: LABCELL_X14_Y5_N42
\inst4|inst6|output[37][1]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][1]~404_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (\inst4|inst5|Equal0~26_combout\ & (\inst1|Mux6~1_combout\))) # (\inst5|Mux7~0_combout\ & ((((\inst4|inst5|Equal0~26_combout\ & \inst1|Mux6~1_combout\)) # 
-- (\inst4|inst4|Equal0~26_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[1]~13_combout\)) # (\inst8|dataOut[1]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[37][1]~404_combout\);

-- Location: FF_X14_Y5_N44
\inst4|inst7|GEN_REG:37:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][1]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(1));

-- Location: LABCELL_X26_Y5_N54
\inst4|inst6|output[39][1]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][1]~400_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux7~0_combout\ & (\inst1|Mux6~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))) # (\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & \inst4|inst5|Equal0~27_combout\)) 
-- # (\inst4|inst4|Equal0~27_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (((\inst5|Mux7~0_combout\ & ((\inst4|inst4|Equal0~27_combout\)))))) # (\inst4|inst5|Equal0~27_combout\ & ((((\inst5|Mux7~0_combout\ & 
-- \inst4|inst4|Equal0~27_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datab => \inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[39][1]~400_combout\);

-- Location: FF_X26_Y5_N56
\inst4|inst7|GEN_REG:39:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(1));

-- Location: LABCELL_X20_Y4_N18
\inst4|inst6|output[36][1]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][1]~412_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux7~0_combout\ & (((\inst1|Mux6~1_combout\ & (\inst4|inst5|Equal0~24_combout\))))) # (\inst5|Mux7~0_combout\ & ((((\inst1|Mux6~1_combout\ & 
-- \inst4|inst5|Equal0~24_combout\)) # (\inst4|inst4|Equal0~24_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & (\inst5|Mux7~0_combout\ & (((\inst4|inst4|Equal0~24_combout\))))) # (\inst4|inst5|Equal0~24_combout\ & 
-- ((((\inst5|Mux7~0_combout\ & \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux7~0_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[36][1]~412_combout\);

-- Location: FF_X20_Y4_N20
\inst4|inst7|GEN_REG:36:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][1]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(1));

-- Location: LABCELL_X14_Y5_N18
\inst4|inst5|outputs[1]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~133_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(1) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[1]~133_combout\);

-- Location: MLABCELL_X13_Y7_N6
\inst4|inst5|outputs[1]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~135_combout\ = ( \inst4|inst5|outputs[1]~131_combout\ & ( \inst4|inst5|outputs[1]~133_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~132_combout\)) # (\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[1]~134_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~131_combout\ & ( \inst4|inst5|outputs[1]~133_combout\ & ( (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~132_combout\ & ((\inst5|Mux19~combout\)))) # (\inst5|Mux20~combout\ 
-- & (((!\inst5|Mux19~combout\) # (\inst4|inst5|outputs[1]~134_combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~131_combout\ & ( !\inst4|inst5|outputs[1]~133_combout\ & ( (!\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\)) # 
-- (\inst4|inst5|outputs[1]~132_combout\))) # (\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[1]~134_combout\ & \inst5|Mux19~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~131_combout\ & ( !\inst4|inst5|outputs[1]~133_combout\ & ( (\inst5|Mux19~combout\ & 
-- ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[1]~132_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[1]~134_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[1]~132_combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~134_combout\,
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~131_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~133_combout\,
	combout => \inst4|inst5|outputs[1]~135_combout\);

-- Location: MLABCELL_X13_Y7_N0
\inst4|inst5|outputs[1]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[1]~146_combout\ = ( \inst4|inst5|outputs[1]~130_combout\ & ( \inst4|inst5|outputs[1]~135_combout\ & ( (!\inst5|Mux18~combout\) # ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[1]~140_combout\))) # (\inst5|Mux17~combout\ & 
-- (\inst4|inst5|outputs[1]~145_combout\))) ) ) ) # ( !\inst4|inst5|outputs[1]~130_combout\ & ( \inst4|inst5|outputs[1]~135_combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\)) # (\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[1]~140_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[1]~145_combout\)))) ) ) ) # ( \inst4|inst5|outputs[1]~130_combout\ & ( !\inst4|inst5|outputs[1]~135_combout\ & ( (!\inst5|Mux18~combout\ & (!\inst5|Mux17~combout\)) 
-- # (\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[1]~140_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[1]~145_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[1]~130_combout\ & ( !\inst4|inst5|outputs[1]~135_combout\ 
-- & ( (\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[1]~140_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[1]~145_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[1]~145_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[1]~140_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[1]~130_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[1]~135_combout\,
	combout => \inst4|inst5|outputs[1]~146_combout\);

-- Location: LABCELL_X19_Y6_N36
\inst1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~21_sumout\ = SUM(( \inst4|inst4|outputs[2]~125_combout\ ) + ( \inst4|inst5|outputs[2]~125_combout\ ) + ( \inst1|Add0~26\ ))
-- \inst1|Add0~22\ = CARRY(( \inst4|inst4|outputs[2]~125_combout\ ) + ( \inst4|inst5|outputs[2]~125_combout\ ) + ( \inst1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	cin => \inst1|Add0~26\,
	sumout => \inst1|Add0~21_sumout\,
	cout => \inst1|Add0~22\);

-- Location: LABCELL_X21_Y6_N36
\inst1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~21_sumout\ = SUM(( \inst4|inst4|outputs[2]~125_combout\ ) + ( GND ) + ( \inst1|Add2~26\ ))
-- \inst1|Add2~22\ = CARRY(( \inst4|inst4|outputs[2]~125_combout\ ) + ( GND ) + ( \inst1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	cin => \inst1|Add2~26\,
	sumout => \inst1|Add2~21_sumout\,
	cout => \inst1|Add2~22\);

-- Location: LABCELL_X20_Y6_N36
\inst1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~21_sumout\ = SUM(( !\inst4|inst4|outputs[2]~125_combout\ $ (\inst4|inst5|outputs[2]~125_combout\) ) + ( \inst1|Add1~27\ ) + ( \inst1|Add1~26\ ))
-- \inst1|Add1~22\ = CARRY(( !\inst4|inst4|outputs[2]~125_combout\ $ (\inst4|inst5|outputs[2]~125_combout\) ) + ( \inst1|Add1~27\ ) + ( \inst1|Add1~26\ ))
-- \inst1|Add1~23\ = SHARE((\inst4|inst4|outputs[2]~125_combout\ & !\inst4|inst5|outputs[2]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	cin => \inst1|Add1~26\,
	sharein => \inst1|Add1~27\,
	sumout => \inst1|Add1~21_sumout\,
	cout => \inst1|Add1~22\,
	shareout => \inst1|Add1~23\);

-- Location: LABCELL_X21_Y6_N24
\inst1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~0_combout\ = ( \inst1|Add2~21_sumout\ & ( \inst1|Add1~21_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst5|outputs[2]~125_combout\) # (\inst4|inst4|outputs[2]~125_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # ((\inst4|inst4|outputs[2]~125_combout\ & \inst4|inst5|outputs[2]~125_combout\)))) ) ) ) # ( !\inst1|Add2~21_sumout\ & ( \inst1|Add1~21_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst5|outputs[2]~125_combout\) # 
-- (\inst4|inst4|outputs[2]~125_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & (\inst4|inst4|outputs[2]~125_combout\ & \inst4|inst5|outputs[2]~125_combout\))) ) ) ) # ( \inst1|Add2~21_sumout\ & ( 
-- !\inst1|Add1~21_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst5|outputs[2]~125_combout\) # (\inst4|inst4|outputs[2]~125_combout\)))) # (\inst5|Mux28~0_combout\ & ((!\inst5|Mux26~0_combout\) # 
-- ((\inst4|inst4|outputs[2]~125_combout\ & \inst4|inst5|outputs[2]~125_combout\)))) ) ) ) # ( !\inst1|Add2~21_sumout\ & ( !\inst1|Add1~21_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst5|outputs[2]~125_combout\) # 
-- (\inst4|inst4|outputs[2]~125_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & (\inst4|inst4|outputs[2]~125_combout\ & \inst4|inst5|outputs[2]~125_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001001010011001100110100101010101010110110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	datae => \inst1|ALT_INV_Add2~21_sumout\,
	dataf => \inst1|ALT_INV_Add1~21_sumout\,
	combout => \inst1|Mux5~0_combout\);

-- Location: LABCELL_X21_Y6_N12
\inst1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux5~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[2]~125_combout\ $ (((!\inst4|inst5|outputs[2]~125_combout\ & (\inst5|Mux28~0_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux5~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[2]~125_combout\)) # (\inst5|Mux28~0_combout\ & (((\inst1|Add0~21_sumout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux5~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100001001000010001000000110010111011011110110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	datab => \inst5|ALT_INV_Mux27~0_combout\,
	datac => \inst1|ALT_INV_Add0~21_sumout\,
	datad => \inst5|ALT_INV_Mux28~0_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux5~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	combout => \inst1|Mux5~1_combout\);

-- Location: LABCELL_X20_Y8_N12
\inst4|inst6|output[45][2]~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][2]~536_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~30_combout\ & (((\inst1|Mux5~1_combout\ & ((\inst4|inst5|Equal0~30_combout\)))))) # (\inst4|inst4|Equal0~30_combout\ & (((\inst1|Mux5~1_combout\ & 
-- ((\inst4|inst5|Equal0~30_combout\)))) # (\inst5|Mux6~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (\inst4|inst4|Equal0~30_combout\ & (\inst5|Mux6~0_combout\))) # (\inst4|inst5|Equal0~30_combout\ & 
-- ((((\inst4|inst4|Equal0~30_combout\ & \inst5|Mux6~0_combout\)) # (\inst8|dataOut[2]~11_combout\)) # (\inst8|dataOut[2]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datab => \inst5|ALT_INV_Mux6~0_combout\,
	datac => \inst8|ALT_INV_dataOut[2]~10_combout\,
	datad => \inst8|ALT_INV_dataOut[2]~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux5~1_combout\,
	combout => \inst4|inst6|output[45][2]~536_combout\);

-- Location: FF_X20_Y8_N14
\inst4|inst7|GEN_REG:45:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][2]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(2));

-- Location: LABCELL_X16_Y10_N0
\inst4|inst5|outputs[2]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~122_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~122_combout\);

-- Location: LABCELL_X16_Y10_N30
\inst4|inst5|outputs[2]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~120_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~120_combout\);

-- Location: LABCELL_X16_Y9_N24
\inst4|inst5|outputs[2]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~121_combout\ = ( \inst4|inst7|GEN_REG:46:REGX|Q\(2) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:62:REGX|Q\(2)) ) ) ) # ( !\inst4|inst7|GEN_REG:46:REGX|Q\(2) & ( \inst5|Mux17~combout\ & ( 
-- (\inst4|inst7|GEN_REG:62:REGX|Q\(2) & \inst5|Mux18~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:46:REGX|Q\(2) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(2)))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst7|GEN_REG:30:REGX|Q\(2))) ) ) ) # ( !\inst4|inst7|GEN_REG:46:REGX|Q\(2) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:14:REGX|Q\(2)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(2),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(2),
	datae => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(2),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~121_combout\);

-- Location: LABCELL_X16_Y10_N18
\inst4|inst5|outputs[2]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~123_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~123_combout\);

-- Location: LABCELL_X16_Y10_N6
\inst4|inst5|outputs[2]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~124_combout\ = ( \inst4|inst5|outputs[2]~121_combout\ & ( \inst4|inst5|outputs[2]~123_combout\ & ( ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~120_combout\))) # (\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[2]~122_combout\))) # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[2]~121_combout\ & ( \inst4|inst5|outputs[2]~123_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~120_combout\))) 
-- # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~122_combout\)))) # (\inst5|Mux21~combout\ & (\inst5|Mux22~combout\)) ) ) ) # ( \inst4|inst5|outputs[2]~121_combout\ & ( !\inst4|inst5|outputs[2]~123_combout\ & ( (!\inst5|Mux21~combout\ & 
-- ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~120_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~122_combout\)))) # (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\)) ) ) ) # ( !\inst4|inst5|outputs[2]~121_combout\ & ( 
-- !\inst4|inst5|outputs[2]~123_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~120_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~122_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~122_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~120_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~121_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~123_combout\,
	combout => \inst4|inst5|outputs[2]~124_combout\);

-- Location: LABCELL_X14_Y10_N18
\inst4|inst5|outputs[2]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~117_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[2]~117_combout\);

-- Location: LABCELL_X14_Y10_N12
\inst4|inst5|outputs[2]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~115_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(2) ) ) ) # ( \inst5|Mux22~combout\ 
-- & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[2]~115_combout\);

-- Location: LABCELL_X14_Y10_N54
\inst4|inst5|outputs[2]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~116_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[2]~116_combout\);

-- Location: LABCELL_X14_Y10_N48
\inst4|inst5|outputs[2]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~118_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(2) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[2]~118_combout\);

-- Location: LABCELL_X14_Y10_N42
\inst4|inst5|outputs[2]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~119_combout\ = ( \inst4|inst5|outputs[2]~116_combout\ & ( \inst4|inst5|outputs[2]~118_combout\ & ( ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[2]~115_combout\))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[2]~117_combout\))) # (\inst5|Mux17~combout\) ) ) ) # ( !\inst4|inst5|outputs[2]~116_combout\ & ( \inst4|inst5|outputs[2]~118_combout\ & ( (!\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[2]~115_combout\))) 
-- # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[2]~117_combout\)))) # (\inst5|Mux17~combout\ & (\inst5|Mux18~combout\)) ) ) ) # ( \inst4|inst5|outputs[2]~116_combout\ & ( !\inst4|inst5|outputs[2]~118_combout\ & ( (!\inst5|Mux17~combout\ & 
-- ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[2]~115_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[2]~117_combout\)))) # (\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\)) ) ) ) # ( !\inst4|inst5|outputs[2]~116_combout\ & ( 
-- !\inst4|inst5|outputs[2]~118_combout\ & ( (!\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[2]~115_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[2]~117_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~117_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~115_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~116_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~118_combout\,
	combout => \inst4|inst5|outputs[2]~119_combout\);

-- Location: LABCELL_X14_Y10_N30
\inst4|inst5|outputs[2]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~112_combout\ = ( \inst4|inst7|GEN_REG:57:REGX|Q\(2) & ( \inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\) # (\inst4|inst7|GEN_REG:25:REGX|Q\(2)) ) ) ) # ( !\inst4|inst7|GEN_REG:57:REGX|Q\(2) & ( \inst5|Mux18~combout\ & ( 
-- (\inst4|inst7|GEN_REG:25:REGX|Q\(2) & !\inst5|Mux17~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:57:REGX|Q\(2) & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(2))) # (\inst5|Mux17~combout\ & 
-- ((\inst4|inst7|GEN_REG:41:REGX|Q\(2)))) ) ) ) # ( !\inst4|inst7|GEN_REG:57:REGX|Q\(2) & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(2))) # (\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:41:REGX|Q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(2),
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(2),
	datae => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(2),
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~112_combout\);

-- Location: LABCELL_X14_Y10_N0
\inst4|inst5|outputs[2]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~110_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~110_combout\);

-- Location: LABCELL_X16_Y9_N0
\inst4|inst5|outputs[2]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~111_combout\ = ( \inst4|inst7|GEN_REG:26:REGX|Q\(2) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(2)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(2))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:26:REGX|Q\(2) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:42:REGX|Q\(2)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(2))) ) ) ) # ( \inst4|inst7|GEN_REG:26:REGX|Q\(2) & ( 
-- !\inst5|Mux17~combout\ & ( (\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:10:REGX|Q\(2)) ) ) ) # ( !\inst4|inst7|GEN_REG:26:REGX|Q\(2) & ( !\inst5|Mux17~combout\ & ( (\inst4|inst7|GEN_REG:10:REGX|Q\(2) & !\inst5|Mux18~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(2),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(2),
	datae => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(2),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~111_combout\);

-- Location: MLABCELL_X18_Y10_N42
\inst4|inst5|outputs[2]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~113_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~113_combout\);

-- Location: LABCELL_X14_Y10_N36
\inst4|inst5|outputs[2]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~114_combout\ = ( \inst4|inst5|outputs[2]~111_combout\ & ( \inst4|inst5|outputs[2]~113_combout\ & ( ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~110_combout\))) # (\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[2]~112_combout\))) # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[2]~111_combout\ & ( \inst4|inst5|outputs[2]~113_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~110_combout\))) 
-- # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~112_combout\)))) # (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\)))) ) ) ) # ( \inst4|inst5|outputs[2]~111_combout\ & ( !\inst4|inst5|outputs[2]~113_combout\ & ( (!\inst5|Mux21~combout\ & 
-- ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~110_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~112_combout\)))) # (\inst5|Mux21~combout\ & (((!\inst5|Mux22~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[2]~111_combout\ & ( 
-- !\inst4|inst5|outputs[2]~113_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[2]~110_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[2]~112_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[2]~112_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~110_combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~111_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~113_combout\,
	combout => \inst4|inst5|outputs[2]~114_combout\);

-- Location: LABCELL_X16_Y9_N54
\inst4|inst5|outputs[2]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~106_combout\ = ( \inst4|inst7|GEN_REG:34:REGX|Q\(2) & ( \inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\) # (\inst4|inst7|GEN_REG:50:REGX|Q\(2)) ) ) ) # ( !\inst4|inst7|GEN_REG:34:REGX|Q\(2) & ( \inst5|Mux17~combout\ & ( 
-- (\inst4|inst7|GEN_REG:50:REGX|Q\(2) & \inst5|Mux18~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:34:REGX|Q\(2) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(2)))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst7|GEN_REG:18:REGX|Q\(2))) ) ) ) # ( !\inst4|inst7|GEN_REG:34:REGX|Q\(2) & ( !\inst5|Mux17~combout\ & ( (!\inst5|Mux18~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(2)))) # (\inst5|Mux18~combout\ & (\inst4|inst7|GEN_REG:18:REGX|Q\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(2),
	datac => \inst5|ALT_INV_Mux18~combout\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(2),
	datae => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(2),
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~106_combout\);

-- Location: LABCELL_X16_Y10_N24
\inst4|inst5|outputs[2]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~105_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~105_combout\);

-- Location: LABCELL_X16_Y10_N54
\inst4|inst5|outputs[2]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~108_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(2) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(2) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(2),
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(2),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[2]~108_combout\);

-- Location: LABCELL_X16_Y10_N39
\inst4|inst5|outputs[2]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~107_combout\ = ( \inst4|inst7|GEN_REG:49:REGX|Q\(2) & ( \inst5|Mux18~combout\ & ( (\inst5|Mux17~combout\) # (\inst4|inst7|GEN_REG:17:REGX|Q\(2)) ) ) ) # ( !\inst4|inst7|GEN_REG:49:REGX|Q\(2) & ( \inst5|Mux18~combout\ & ( 
-- (\inst4|inst7|GEN_REG:17:REGX|Q\(2) & !\inst5|Mux17~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:49:REGX|Q\(2) & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(2)))) # (\inst5|Mux17~combout\ & 
-- (\inst4|inst7|GEN_REG:33:REGX|Q\(2))) ) ) ) # ( !\inst4|inst7|GEN_REG:49:REGX|Q\(2) & ( !\inst5|Mux18~combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(2)))) # (\inst5|Mux17~combout\ & (\inst4|inst7|GEN_REG:33:REGX|Q\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(2),
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(2),
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(2),
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(2),
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[2]~107_combout\);

-- Location: LABCELL_X16_Y10_N48
\inst4|inst5|outputs[2]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~109_combout\ = ( \inst4|inst5|outputs[2]~108_combout\ & ( \inst4|inst5|outputs[2]~107_combout\ & ( ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[2]~105_combout\))) # (\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[2]~106_combout\))) # (\inst5|Mux22~combout\) ) ) ) # ( !\inst4|inst5|outputs[2]~108_combout\ & ( \inst4|inst5|outputs[2]~107_combout\ & ( (!\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\) # (\inst4|inst5|outputs[2]~105_combout\)))) 
-- # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[2]~106_combout\ & ((!\inst5|Mux22~combout\)))) ) ) ) # ( \inst4|inst5|outputs[2]~108_combout\ & ( !\inst4|inst5|outputs[2]~107_combout\ & ( (!\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[2]~105_combout\ 
-- & !\inst5|Mux22~combout\)))) # (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\)) # (\inst4|inst5|outputs[2]~106_combout\))) ) ) ) # ( !\inst4|inst5|outputs[2]~108_combout\ & ( !\inst4|inst5|outputs[2]~107_combout\ & ( (!\inst5|Mux22~combout\ & 
-- ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[2]~105_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[2]~106_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[2]~106_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~105_combout\,
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~108_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~107_combout\,
	combout => \inst4|inst5|outputs[2]~109_combout\);

-- Location: LABCELL_X14_Y10_N24
\inst4|inst5|outputs[2]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[2]~125_combout\ = ( \inst4|inst5|outputs[2]~114_combout\ & ( \inst4|inst5|outputs[2]~109_combout\ & ( (!\inst5|Mux20~combout\) # ((!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[2]~119_combout\))) # (\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[2]~124_combout\))) ) ) ) # ( !\inst4|inst5|outputs[2]~114_combout\ & ( \inst4|inst5|outputs[2]~109_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[2]~119_combout\)))) # (\inst5|Mux19~combout\ 
-- & (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[2]~124_combout\))) ) ) ) # ( \inst4|inst5|outputs[2]~114_combout\ & ( !\inst4|inst5|outputs[2]~109_combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[2]~119_combout\)))) 
-- # (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[2]~124_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[2]~114_combout\ & ( !\inst4|inst5|outputs[2]~109_combout\ & ( (\inst5|Mux20~combout\ & ((!\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[2]~119_combout\))) # (\inst5|Mux19~combout\ & (\inst4|inst5|outputs[2]~124_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[2]~124_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[2]~119_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[2]~114_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~109_combout\,
	combout => \inst4|inst5|outputs[2]~125_combout\);

-- Location: LABCELL_X17_Y9_N3
\inst8|outClockEn~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|outClockEn~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( ((!\inst2|altsyncram_component|auto_generated|q_a\(15)) # (!\inst2|altsyncram_component|auto_generated|q_a\(14))) # 
-- (\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst8|outClockEn~1_combout\);

-- Location: FF_X12_Y8_N31
\inst8|AddressR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~21_sumout\,
	asdata => \inst4|inst5|outputs[2]~125_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(10));

-- Location: LABCELL_X10_Y8_N33
\inst8|addressStorage|Q[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[10]~feeder_combout\ = ( \inst8|AddressR\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(10),
	combout => \inst8|addressStorage|Q[10]~feeder_combout\);

-- Location: FF_X10_Y8_N35
\inst8|addressStorage|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(10));

-- Location: LABCELL_X12_Y8_N33
\inst8|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~17_sumout\ = SUM(( \inst8|addressStorage|Q\(11) ) + ( GND ) + ( \inst8|Add0~22\ ))
-- \inst8|Add0~18\ = CARRY(( \inst8|addressStorage|Q\(11) ) + ( GND ) + ( \inst8|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(11),
	cin => \inst8|Add0~22\,
	sumout => \inst8|Add0~17_sumout\,
	cout => \inst8|Add0~18\);

-- Location: LABCELL_X20_Y7_N6
\inst5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux5~0_combout\ = (\inst2|altsyncram_component|auto_generated|q_a\(3) & \inst5|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux5~0_combout\);

-- Location: IOIBUF_X24_Y0_N35
\PORT1IN[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(11),
	o => \PORT1IN[11]~input_o\);

-- Location: FF_X13_Y6_N58
\inst10|GEN_REG_sIn:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[11]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(3));

-- Location: LABCELL_X12_Y6_N54
\inst8|dataOut[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[3]~8_combout\ = ( \inst10|outputmux|Equal0~0_combout\ & ( \inst10|GEN_REG_sIn:1:REGX|Q\(3) & ( (\inst10|outputmux|Equal0~2_combout\ & (\inst8|addressStorage|Q\(0) & \inst10|outputmux|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	datad => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datae => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(3),
	combout => \inst8|dataOut[3]~8_combout\);

-- Location: IOIBUF_X16_Y0_N58
\DataIN[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(3),
	o => \DataIN[3]~input_o\);

-- Location: IOIBUF_X18_Y0_N35
\PORT1IN[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(3),
	o => \PORT1IN[3]~input_o\);

-- Location: FF_X13_Y6_N41
\inst10|GEN_REG_sIn:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(3));

-- Location: MLABCELL_X13_Y6_N42
\inst8|dataOut[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[3]~9_combout\ = ( \DataIN[3]~input_o\ & ( \inst10|GEN_REG_sIn:0:REGX|Q\(3) ) ) # ( !\DataIN[3]~input_o\ & ( \inst10|GEN_REG_sIn:0:REGX|Q\(3) & ( (!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~2_combout\ & 
-- (\inst10|outputmux|Equal0~1_combout\ & \inst10|outputmux|Equal0~0_combout\))) ) ) ) # ( \DataIN[3]~input_o\ & ( !\inst10|GEN_REG_sIn:0:REGX|Q\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(0),
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datad => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_DataIN[3]~input_o\,
	dataf => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(3),
	combout => \inst8|dataOut[3]~9_combout\);

-- Location: MLABCELL_X18_Y1_N30
\inst4|inst6|output[15][3]~816\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][3]~816_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~15_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~15_combout\)))))) # (\inst4|inst4|Equal0~15_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~15_combout\)))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & (\inst4|inst4|Equal0~15_combout\ & (\inst5|Mux5~0_combout\))) # (\inst4|inst5|Equal0~15_combout\ & 
-- ((((\inst4|inst4|Equal0~15_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[15][3]~816_combout\);

-- Location: FF_X18_Y1_N32
\inst4|inst7|GEN_REG:15:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][3]~816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(3));

-- Location: LABCELL_X20_Y2_N0
\inst4|inst6|output[14][3]~944\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][3]~944_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~13_combout\)))))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~13_combout\)))) # (\inst4|inst4|Equal0~13_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & (\inst5|Mux5~0_combout\ & (\inst4|inst4|Equal0~13_combout\))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~13_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[14][3]~944_combout\);

-- Location: FF_X20_Y2_N2
\inst4|inst7|GEN_REG:14:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][3]~944_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(3));

-- Location: LABCELL_X20_Y3_N24
\inst4|inst6|output[12][3]~1008\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][3]~1008_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~12_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~12_combout\)) # 
-- (\inst4|inst4|Equal0~12_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~12_combout\)))))) # (\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[12][3]~1008_combout\);

-- Location: FF_X20_Y3_N26
\inst4|inst7|GEN_REG:12:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][3]~1008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(3));

-- Location: LABCELL_X26_Y5_N30
\inst4|inst6|output[13][3]~880\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][3]~880_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~14_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~14_combout\))) # (\inst4|inst4|Equal0~14_combout\ & (((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~14_combout\)) # (\inst5|Mux5~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (((\inst4|inst4|Equal0~14_combout\ & ((\inst5|Mux5~0_combout\)))))) # (\inst4|inst5|Equal0~14_combout\ & 
-- ((((\inst4|inst4|Equal0~14_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[13][3]~880_combout\);

-- Location: FF_X26_Y5_N32
\inst4|inst7|GEN_REG:13:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][3]~880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(3));

-- Location: MLABCELL_X18_Y4_N6
\inst4|inst4|outputs[3]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~87_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~87_combout\);

-- Location: LABCELL_X16_Y3_N24
\inst4|inst6|output[2][3]~956\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][3]~956_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~1_combout\)))))) # (\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~1_combout\)))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst4|inst4|Equal0~1_combout\ & (\inst5|Mux5~0_combout\))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[2][3]~956_combout\);

-- Location: FF_X16_Y3_N26
\inst4|inst7|GEN_REG:2:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][3]~956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(3));

-- Location: LABCELL_X19_Y10_N30
\inst4|inst6|output[3][3]~828\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][3]~828_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~3_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & (((\inst5|Mux5~0_combout\ & 
-- ((\inst4|inst4|Equal0~3_combout\)))) # (\inst1|Mux4~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~3_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~3_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[3][3]~828_combout\);

-- Location: FF_X19_Y10_N32
\inst4|inst7|GEN_REG:3:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][3]~828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(3));

-- Location: LABCELL_X16_Y6_N12
\inst4|inst6|output[0][3]~1020\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][3]~1020_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & (((\inst5|Mux5~0_combout\ & 
-- (\inst4|inst4|Equal0~0_combout\))) # (\inst1|Mux4~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[0][3]~1020_combout\);

-- Location: FF_X16_Y6_N14
\inst4|inst7|GEN_REG:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][3]~1020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(3));

-- Location: LABCELL_X25_Y10_N12
\inst4|inst6|output[1][3]~892\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][3]~892_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & (((\inst5|Mux5~0_combout\ & 
-- (\inst4|inst4|Equal0~2_combout\))) # (\inst1|Mux4~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~2_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[1][3]~892_combout\);

-- Location: FF_X25_Y10_N14
\inst4|inst7|GEN_REG:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][3]~892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(3));

-- Location: MLABCELL_X18_Y4_N0
\inst4|inst4|outputs[3]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~84_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(3) ) ) ) # ( \inst5|Mux16~combout\ 
-- & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~84_combout\);

-- Location: MLABCELL_X18_Y3_N36
\inst4|inst6|output[9][3]~888\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][3]~888_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~6_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~6_combout\)) # 
-- (\inst4|inst4|Equal0~6_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~6_combout\)))))) # (\inst4|inst5|Equal0~6_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~6_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[9][3]~888_combout\);

-- Location: FF_X18_Y3_N38
\inst4|inst7|GEN_REG:9:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][3]~888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(3));

-- Location: LABCELL_X16_Y4_N48
\inst4|inst6|output[8][3]~1016\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][3]~1016_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~4_combout\)) # 
-- (\inst4|inst4|Equal0~4_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~4_combout\)))))) # (\inst4|inst5|Equal0~4_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~4_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[8][3]~1016_combout\);

-- Location: FF_X16_Y4_N50
\inst4|inst7|GEN_REG:8:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][3]~1016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(3));

-- Location: MLABCELL_X18_Y3_N24
\inst4|inst6|output[11][3]~824\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][3]~824_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~7_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~7_combout\)) # 
-- (\inst4|inst4|Equal0~7_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~7_combout\)))))) # (\inst4|inst5|Equal0~7_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[11][3]~824_combout\);

-- Location: FF_X18_Y3_N26
\inst4|inst7|GEN_REG:11:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][3]~824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(3));

-- Location: LABCELL_X16_Y5_N48
\inst4|inst6|output[10][3]~952\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][3]~952_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~5_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~5_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~5_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~5_combout\))))) # (\inst4|inst5|Equal0~5_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~5_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[10][3]~952_combout\);

-- Location: FF_X16_Y5_N50
\inst4|inst7|GEN_REG:10:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][3]~952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(3));

-- Location: MLABCELL_X18_Y4_N54
\inst4|inst4|outputs[3]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~85_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~85_combout\);

-- Location: LABCELL_X17_Y5_N42
\inst4|inst6|output[5][3]~884\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][3]~884_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~10_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~10_combout\)) # 
-- (\inst4|inst4|Equal0~10_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~10_combout\)))))) # (\inst4|inst5|Equal0~10_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~10_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[5][3]~884_combout\);

-- Location: FF_X17_Y5_N44
\inst4|inst7|GEN_REG:5:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][3]~884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(3));

-- Location: LABCELL_X17_Y5_N48
\inst4|inst6|output[4][3]~1012\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][3]~1012_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~8_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~8_combout\)) # 
-- (\inst4|inst4|Equal0~8_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~8_combout\)))))) # (\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[4][3]~1012_combout\);

-- Location: FF_X17_Y5_N50
\inst4|inst7|GEN_REG:4:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][3]~1012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(3));

-- Location: LABCELL_X21_Y1_N54
\inst4|inst6|output[6][3]~948\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][3]~948_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~9_combout\))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~9_combout\)) # 
-- (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~9_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[6][3]~948_combout\);

-- Location: FF_X21_Y1_N56
\inst4|inst7|GEN_REG:6:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][3]~948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(3));

-- Location: LABCELL_X24_Y6_N18
\inst4|inst6|output[7][3]~820\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][3]~820_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~11_combout\)))))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~11_combout\)))) # (\inst4|inst4|Equal0~11_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (\inst5|Mux5~0_combout\ & (\inst4|inst4|Equal0~11_combout\))) # (\inst4|inst5|Equal0~11_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~11_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[7][3]~820_combout\);

-- Location: FF_X24_Y6_N20
\inst4|inst7|GEN_REG:7:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][3]~820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(3));

-- Location: MLABCELL_X18_Y4_N48
\inst4|inst4|outputs[3]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~86_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(3) ) ) ) # ( \inst5|Mux16~combout\ 
-- & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~86_combout\);

-- Location: MLABCELL_X18_Y4_N12
\inst4|inst4|outputs[3]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~88_combout\ = ( \inst4|inst4|outputs[3]~85_combout\ & ( \inst4|inst4|outputs[3]~86_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[3]~84_combout\)))) # (\inst5|Mux14~combout\ & 
-- (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[3]~87_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~85_combout\ & ( \inst4|inst4|outputs[3]~86_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[3]~84_combout\ & !\inst5|Mux13~combout\)))) 
-- # (\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[3]~87_combout\))) ) ) ) # ( \inst4|inst4|outputs[3]~85_combout\ & ( !\inst4|inst4|outputs[3]~86_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # 
-- (\inst4|inst4|outputs[3]~84_combout\)))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~87_combout\ & ((\inst5|Mux13~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[3]~85_combout\ & ( !\inst4|inst4|outputs[3]~86_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[3]~84_combout\ & !\inst5|Mux13~combout\)))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~87_combout\ & ((\inst5|Mux13~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~87_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~84_combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~85_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~86_combout\,
	combout => \inst4|inst4|outputs[3]~88_combout\);

-- Location: LABCELL_X16_Y2_N12
\inst4|inst6|output[21][3]~852\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][3]~852_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~42_combout\ & (\inst4|inst5|Equal0~42_combout\ & (\inst1|Mux4~1_combout\))) # (\inst4|inst4|Equal0~42_combout\ & (((\inst4|inst5|Equal0~42_combout\ & 
-- (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & (\inst4|inst4|Equal0~42_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[21][3]~852_combout\);

-- Location: FF_X16_Y2_N14
\inst4|inst7|GEN_REG:21:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][3]~852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(3));

-- Location: MLABCELL_X13_Y4_N18
\inst4|inst6|output[22][3]~916\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][3]~916_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~41_combout\)))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~41_combout\)) # (\inst4|inst4|Equal0~41_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~41_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[22][3]~916_combout\);

-- Location: FF_X13_Y4_N20
\inst4|inst7|GEN_REG:22:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][3]~916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(3));

-- Location: MLABCELL_X23_Y2_N30
\inst4|inst6|output[23][3]~788\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][3]~788_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~43_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~43_combout\)) # 
-- (\inst4|inst4|Equal0~43_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~43_combout\)))))) # (\inst4|inst5|Equal0~43_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~43_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[23][3]~788_combout\);

-- Location: FF_X23_Y2_N32
\inst4|inst7|GEN_REG:23:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][3]~788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(3));

-- Location: LABCELL_X20_Y4_N54
\inst4|inst6|output[20][3]~980\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][3]~980_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~40_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~40_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~40_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~40_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~40_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[20][3]~980_combout\);

-- Location: FF_X20_Y4_N56
\inst4|inst7|GEN_REG:20:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][3]~980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(3));

-- Location: LABCELL_X19_Y5_N0
\inst4|inst4|outputs[3]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~96_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~96_combout\);

-- Location: LABCELL_X25_Y10_N48
\inst4|inst6|output[17][3]~860\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][3]~860_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~34_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~34_combout\)) # 
-- (\inst4|inst4|Equal0~34_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~34_combout\)))))) # (\inst4|inst5|Equal0~34_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~34_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[17][3]~860_combout\);

-- Location: FF_X25_Y10_N50
\inst4|inst7|GEN_REG:17:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][3]~860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(3));

-- Location: LABCELL_X25_Y8_N12
\inst4|inst6|output[16][3]~988\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][3]~988_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~32_combout\ & (((\inst4|inst4|Equal0~32_combout\ & \inst5|Mux5~0_combout\)))) # (\inst4|inst5|Equal0~32_combout\ & (((\inst4|inst4|Equal0~32_combout\ & 
-- \inst5|Mux5~0_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & ((((\inst4|inst4|Equal0~32_combout\ & \inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~32_combout\ & 
-- ((((\inst4|inst4|Equal0~32_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[16][3]~988_combout\);

-- Location: FF_X25_Y8_N14
\inst4|inst7|GEN_REG:16:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][3]~988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(3));

-- Location: MLABCELL_X13_Y10_N54
\inst4|inst6|output[19][3]~796\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][3]~796_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (\inst4|inst4|Equal0~35_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~35_combout\ & (((\inst4|inst4|Equal0~35_combout\ & 
-- ((\inst5|Mux5~0_combout\)))) # (\inst1|Mux4~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (\inst4|inst4|Equal0~35_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst4|inst4|Equal0~35_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[19][3]~796_combout\);

-- Location: FF_X13_Y10_N56
\inst4|inst7|GEN_REG:19:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][3]~796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(3));

-- Location: LABCELL_X25_Y3_N0
\inst4|inst6|output[18][3]~924\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][3]~924_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~33_combout\ & (\inst4|inst5|Equal0~33_combout\ & (\inst1|Mux4~1_combout\))) # (\inst4|inst4|Equal0~33_combout\ & (((\inst4|inst5|Equal0~33_combout\ & 
-- (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (\inst4|inst4|Equal0~33_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~33_combout\ & 
-- ((((\inst4|inst4|Equal0~33_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[18][3]~924_combout\);

-- Location: FF_X25_Y3_N2
\inst4|inst7|GEN_REG:18:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][3]~924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(3));

-- Location: LABCELL_X19_Y5_N30
\inst4|inst4|outputs[3]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~94_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~94_combout\);

-- Location: MLABCELL_X28_Y6_N18
\inst4|inst6|output[31][3]~784\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][3]~784_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~47_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[31][3]~784_combout\);

-- Location: FF_X28_Y6_N20
\inst4|inst7|GEN_REG:31:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][3]~784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(3));

-- Location: LABCELL_X14_Y4_N54
\inst4|inst6|output[30][3]~912\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][3]~912_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~45_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~45_combout\)) # 
-- (\inst4|inst4|Equal0~45_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~45_combout\)))))) # (\inst4|inst5|Equal0~45_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~45_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[30][3]~912_combout\);

-- Location: FF_X14_Y4_N56
\inst4|inst7|GEN_REG:30:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][3]~912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(3));

-- Location: MLABCELL_X23_Y3_N54
\inst4|inst6|output[28][3]~976\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][3]~976_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~44_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~44_combout\)) # 
-- (\inst4|inst4|Equal0~44_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~44_combout\)))))) # (\inst4|inst5|Equal0~44_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[28][3]~976_combout\);

-- Location: FF_X23_Y3_N56
\inst4|inst7|GEN_REG:28:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][3]~976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(3));

-- Location: LABCELL_X14_Y4_N24
\inst4|inst6|output[29][3]~848\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][3]~848_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~46_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & (((\inst5|Mux5~0_combout\ & 
-- (\inst4|inst4|Equal0~46_combout\))) # (\inst1|Mux4~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~46_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~46_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[29][3]~848_combout\);

-- Location: FF_X14_Y4_N26
\inst4|inst7|GEN_REG:29:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][3]~848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(3));

-- Location: LABCELL_X19_Y5_N54
\inst4|inst4|outputs[3]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~97_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~97_combout\);

-- Location: MLABCELL_X23_Y2_N18
\inst4|inst6|output[24][3]~984\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][3]~984_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~36_combout\)) # (\inst5|Mux5~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[24][3]~984_combout\);

-- Location: FF_X23_Y2_N20
\inst4|inst7|GEN_REG:24:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][3]~984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(3));

-- Location: MLABCELL_X18_Y6_N24
\inst4|inst6|output[27][3]~792\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][3]~792_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & (((\inst5|Mux5~0_combout\ & 
-- ((\inst4|inst4|Equal0~39_combout\)))) # (\inst1|Mux4~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~39_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[27][3]~792_combout\);

-- Location: FF_X18_Y6_N26
\inst4|inst7|GEN_REG:27:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][3]~792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(3));

-- Location: LABCELL_X26_Y4_N36
\inst4|inst6|output[26][3]~920\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][3]~920_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~37_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~37_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~37_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[26][3]~920_combout\);

-- Location: FF_X26_Y4_N38
\inst4|inst7|GEN_REG:26:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][3]~920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(3));

-- Location: LABCELL_X24_Y5_N0
\inst4|inst6|output[25][3]~856\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][3]~856_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~38_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[25][3]~856_combout\);

-- Location: FF_X24_Y5_N2
\inst4|inst7|GEN_REG:25:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][3]~856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(3));

-- Location: LABCELL_X19_Y5_N48
\inst4|inst4|outputs[3]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~95_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(3) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~95_combout\);

-- Location: LABCELL_X19_Y5_N21
\inst4|inst4|outputs[3]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~98_combout\ = ( \inst4|inst4|outputs[3]~97_combout\ & ( \inst4|inst4|outputs[3]~95_combout\ & ( ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~94_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~96_combout\))) 
-- # (\inst5|Mux13~combout\) ) ) ) # ( !\inst4|inst4|outputs[3]~97_combout\ & ( \inst4|inst4|outputs[3]~95_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\) # (\inst4|inst4|outputs[3]~94_combout\)))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~96_combout\ & ((!\inst5|Mux13~combout\)))) ) ) ) # ( \inst4|inst4|outputs[3]~97_combout\ & ( !\inst4|inst4|outputs[3]~95_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[3]~94_combout\ & !\inst5|Mux13~combout\)))) # 
-- (\inst5|Mux14~combout\ & (((\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[3]~96_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~97_combout\ & ( !\inst4|inst4|outputs[3]~95_combout\ & ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[3]~94_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~96_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[3]~96_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~94_combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~97_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~95_combout\,
	combout => \inst4|inst4|outputs[3]~98_combout\);

-- Location: LABCELL_X17_Y6_N0
\inst4|inst6|output[57][3]~840\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][3]~840_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~57_combout\)) # (\inst4|inst4|Equal0~57_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~57_combout\))))) # (\inst4|inst5|Equal0~57_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~57_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[57][3]~840_combout\);

-- Location: FF_X17_Y6_N2
\inst4|inst7|GEN_REG:57:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][3]~840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(3));

-- Location: LABCELL_X17_Y6_N48
\inst4|inst6|output[61][3]~832\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][3]~832_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~59_combout\)) # (\inst4|inst4|Equal0~59_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~59_combout\))))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~59_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[61][3]~832_combout\);

-- Location: FF_X17_Y6_N50
\inst4|inst7|GEN_REG:61:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][3]~832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(3));

-- Location: LABCELL_X16_Y3_N12
\inst4|inst6|output[49][3]~844\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][3]~844_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~56_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))))) # (\inst4|inst4|Equal0~56_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~56_combout\)) # (\inst5|Mux5~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (\inst4|inst4|Equal0~56_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~56_combout\ & 
-- ((((\inst4|inst4|Equal0~56_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[49][3]~844_combout\);

-- Location: FF_X16_Y3_N14
\inst4|inst7|GEN_REG:49:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][3]~844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(3));

-- Location: MLABCELL_X28_Y6_N6
\inst4|inst6|output[53][3]~836\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][3]~836_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~58_combout\)))))) # (\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~58_combout\)))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (\inst5|Mux5~0_combout\))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[53][3]~836_combout\);

-- Location: FF_X28_Y6_N8
\inst4|inst7|GEN_REG:53:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][3]~836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(3));

-- Location: LABCELL_X17_Y6_N15
\inst4|inst4|outputs[3]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~101_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~101_combout\);

-- Location: LABCELL_X19_Y4_N18
\inst4|inst6|output[58][3]~904\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][3]~904_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~53_combout\ & (((\inst4|inst4|Equal0~53_combout\ & \inst5|Mux5~0_combout\)))) # (\inst4|inst5|Equal0~53_combout\ & (((\inst4|inst4|Equal0~53_combout\ & 
-- \inst5|Mux5~0_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & ((((\inst4|inst4|Equal0~53_combout\ & \inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & 
-- ((((\inst4|inst4|Equal0~53_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[58][3]~904_combout\);

-- Location: FF_X19_Y4_N20
\inst4|inst7|GEN_REG:58:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][3]~904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(3));

-- Location: LABCELL_X16_Y5_N54
\inst4|inst6|output[62][3]~896\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][3]~896_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~55_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~55_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[62][3]~896_combout\);

-- Location: FF_X16_Y5_N56
\inst4|inst7|GEN_REG:62:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][3]~896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(3));

-- Location: LABCELL_X25_Y8_N48
\inst4|inst6|output[50][3]~908\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][3]~908_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~52_combout\))))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & 
-- (\inst4|inst5|Equal0~52_combout\))) # (\inst4|inst4|Equal0~52_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (\inst5|Mux5~0_combout\ & (\inst4|inst4|Equal0~52_combout\))) # (\inst4|inst5|Equal0~52_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[50][3]~908_combout\);

-- Location: FF_X25_Y8_N50
\inst4|inst7|GEN_REG:50:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][3]~908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(3));

-- Location: LABCELL_X14_Y5_N24
\inst4|inst6|output[54][3]~900\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][3]~900_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~54_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~54_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[54][3]~900_combout\);

-- Location: FF_X14_Y5_N26
\inst4|inst7|GEN_REG:54:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][3]~900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(3));

-- Location: LABCELL_X17_Y6_N36
\inst4|inst4|outputs[3]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~100_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~100_combout\);

-- Location: MLABCELL_X18_Y1_N54
\inst4|inst6|output[63][3]~768\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][3]~768_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~63_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~63_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~63_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~63_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[63][3]~768_combout\);

-- Location: FF_X18_Y1_N56
\inst4|inst7|GEN_REG:63:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][3]~768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(3));

-- Location: MLABCELL_X18_Y6_N48
\inst4|inst6|output[59][3]~776\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][3]~776_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~61_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~61_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~61_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~61_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[59][3]~776_combout\);

-- Location: FF_X18_Y6_N50
\inst4|inst7|GEN_REG:59:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][3]~776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(3));

-- Location: MLABCELL_X28_Y8_N21
\inst4|inst6|output[51][3]~780\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][3]~780_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~60_combout\ & (\inst4|inst5|Equal0~60_combout\ & (\inst1|Mux4~1_combout\))) # (\inst4|inst4|Equal0~60_combout\ & ((((\inst4|inst5|Equal0~60_combout\ & 
-- \inst1|Mux4~1_combout\)) # (\inst5|Mux5~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & (\inst4|inst4|Equal0~60_combout\ & (((\inst5|Mux5~0_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst4|inst4|Equal0~60_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux5~0_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[51][3]~780_combout\);

-- Location: FF_X28_Y8_N23
\inst4|inst7|GEN_REG:51:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][3]~780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(3));

-- Location: LABCELL_X17_Y2_N6
\inst4|inst6|output[55][3]~772\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][3]~772_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~62_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~62_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~62_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~62_combout\))))) # (\inst4|inst5|Equal0~62_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~62_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[55][3]~772_combout\);

-- Location: FF_X17_Y2_N8
\inst4|inst7|GEN_REG:55:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][3]~772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(3));

-- Location: MLABCELL_X18_Y6_N15
\inst4|inst4|outputs[3]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~102_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~102_combout\);

-- Location: MLABCELL_X18_Y5_N42
\inst4|inst6|output[56][3]~968\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][3]~968_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~49_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~49_combout\)))))) # (\inst4|inst4|Equal0~49_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~49_combout\)))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (\inst4|inst4|Equal0~49_combout\ & (\inst5|Mux5~0_combout\))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst4|inst4|Equal0~49_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[56][3]~968_combout\);

-- Location: FF_X18_Y5_N44
\inst4|inst7|GEN_REG:56:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][3]~968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(3));

-- Location: MLABCELL_X23_Y9_N3
\inst4|inst6|output[48][3]~972\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][3]~972_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~48_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~48_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~48_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[48][3]~972_combout\);

-- Location: FF_X23_Y9_N5
\inst4|inst7|GEN_REG:48:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][3]~972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(3));

-- Location: MLABCELL_X13_Y5_N48
\inst4|inst6|output[52][3]~964\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][3]~964_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~50_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~50_combout\)) 
-- # (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~50_combout\)))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[52][3]~964_combout\);

-- Location: FF_X13_Y5_N50
\inst4|inst7|GEN_REG:52:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][3]~964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(3));

-- Location: MLABCELL_X18_Y5_N51
\inst4|inst4|outputs[3]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~99_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(3) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[3]~99_combout\);

-- Location: LABCELL_X17_Y6_N30
\inst4|inst4|outputs[3]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~103_combout\ = ( \inst4|inst4|outputs[3]~102_combout\ & ( \inst4|inst4|outputs[3]~99_combout\ & ( (!\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\) # (\inst4|inst4|outputs[3]~100_combout\)))) # (\inst5|Mux16~combout\ & 
-- (((\inst5|Mux15~combout\)) # (\inst4|inst4|outputs[3]~101_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~102_combout\ & ( \inst4|inst4|outputs[3]~99_combout\ & ( (!\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\) # 
-- (\inst4|inst4|outputs[3]~100_combout\)))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[3]~101_combout\ & ((!\inst5|Mux15~combout\)))) ) ) ) # ( \inst4|inst4|outputs[3]~102_combout\ & ( !\inst4|inst4|outputs[3]~99_combout\ & ( (!\inst5|Mux16~combout\ & 
-- (((\inst4|inst4|outputs[3]~100_combout\ & \inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)) # (\inst4|inst4|outputs[3]~101_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~102_combout\ & ( !\inst4|inst4|outputs[3]~99_combout\ & 
-- ( (!\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[3]~100_combout\ & \inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[3]~101_combout\ & ((!\inst5|Mux15~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~101_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~100_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~102_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~99_combout\,
	combout => \inst4|inst4|outputs[3]~103_combout\);

-- Location: LABCELL_X17_Y2_N12
\inst4|inst6|output[46][3]~928\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][3]~928_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~29_combout\))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~29_combout\)) # (\inst4|inst4|Equal0~29_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~29_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[46][3]~928_combout\);

-- Location: FF_X17_Y2_N14
\inst4|inst7|GEN_REG:46:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][3]~928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(3));

-- Location: LABCELL_X25_Y2_N24
\inst4|inst6|output[44][3]~992\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][3]~992_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~28_combout\))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~28_combout\)) # (\inst4|inst4|Equal0~28_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~28_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~28_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[44][3]~992_combout\);

-- Location: FF_X25_Y2_N26
\inst4|inst7|GEN_REG:44:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][3]~992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(3));

-- Location: LABCELL_X26_Y4_N12
\inst4|inst6|output[47][3]~800\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][3]~800_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~31_combout\)))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~31_combout\)) # (\inst4|inst4|Equal0~31_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~31_combout\))))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~31_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[47][3]~800_combout\);

-- Location: FF_X26_Y4_N14
\inst4|inst7|GEN_REG:47:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][3]~800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(3));

-- Location: LABCELL_X20_Y3_N54
\inst4|inst6|output[45][3]~864\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][3]~864_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~30_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~30_combout\)) 
-- # (\inst4|inst4|Equal0~30_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~30_combout\)))))) # (\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~30_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[45][3]~864_combout\);

-- Location: FF_X20_Y3_N56
\inst4|inst7|GEN_REG:45:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][3]~864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(3));

-- Location: LABCELL_X19_Y4_N36
\inst4|inst4|outputs[3]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~92_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(3) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(3) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~92_combout\);

-- Location: LABCELL_X19_Y4_N42
\inst4|inst6|output[43][3]~808\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][3]~808_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~23_combout\)))) # (\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~23_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~23_combout\))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[43][3]~808_combout\);

-- Location: FF_X19_Y4_N44
\inst4|inst7|GEN_REG:43:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][3]~808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(3));

-- Location: LABCELL_X20_Y11_N18
\inst4|inst6|output[41][3]~872\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][3]~872_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~22_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~22_combout\))))) # (\inst4|inst4|Equal0~22_combout\ & (((\inst1|Mux4~1_combout\ & 
-- (\inst4|inst5|Equal0~22_combout\))) # (\inst5|Mux5~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (\inst4|inst4|Equal0~22_combout\ & (\inst5|Mux5~0_combout\))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux5~0_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[41][3]~872_combout\);

-- Location: FF_X20_Y11_N20
\inst4|inst7|GEN_REG:41:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][3]~872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(3));

-- Location: MLABCELL_X18_Y5_N24
\inst4|inst6|output[40][3]~1000\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][3]~1000_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~20_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~20_combout\)) 
-- # (\inst4|inst4|Equal0~20_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~20_combout\)))))) # (\inst4|inst5|Equal0~20_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[40][3]~1000_combout\);

-- Location: FF_X18_Y5_N26
\inst4|inst7|GEN_REG:40:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][3]~1000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(3));

-- Location: LABCELL_X21_Y12_N24
\inst4|inst6|output[42][3]~936\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][3]~936_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~21_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~21_combout\)) # 
-- (\inst4|inst4|Equal0~21_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~21_combout\)))))) # (\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[42][3]~936_combout\);

-- Location: FF_X21_Y12_N26
\inst4|inst7|GEN_REG:42:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][3]~936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(3));

-- Location: LABCELL_X19_Y4_N30
\inst4|inst4|outputs[3]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~90_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(3) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(3) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[3]~90_combout\);

-- Location: LABCELL_X24_Y6_N12
\inst4|inst6|output[38][3]~932\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][3]~932_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~25_combout\)))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~25_combout\)) # (\inst4|inst4|Equal0~25_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~25_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~25_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[38][3]~932_combout\);

-- Location: FF_X24_Y6_N14
\inst4|inst7|GEN_REG:38:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][3]~932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(3));

-- Location: LABCELL_X20_Y4_N24
\inst4|inst6|output[36][3]~996\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][3]~996_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~24_combout\))))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & 
-- (\inst4|inst5|Equal0~24_combout\))) # (\inst4|inst4|Equal0~24_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & (\inst5|Mux5~0_combout\ & (\inst4|inst4|Equal0~24_combout\))) # (\inst4|inst5|Equal0~24_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[36][3]~996_combout\);

-- Location: FF_X20_Y4_N26
\inst4|inst7|GEN_REG:36:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][3]~996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(3));

-- Location: LABCELL_X26_Y5_N42
\inst4|inst6|output[39][3]~804\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][3]~804_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~27_combout\)) 
-- # (\inst4|inst4|Equal0~27_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~27_combout\)))))) # (\inst4|inst5|Equal0~27_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~27_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[39][3]~804_combout\);

-- Location: FF_X26_Y5_N44
\inst4|inst7|GEN_REG:39:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][3]~804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(3));

-- Location: LABCELL_X14_Y5_N12
\inst4|inst6|output[37][3]~868\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][3]~868_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & (\inst4|inst5|Equal0~26_combout\))))) # (\inst5|Mux5~0_combout\ & ((((\inst1|Mux4~1_combout\ & 
-- \inst4|inst5|Equal0~26_combout\)) # (\inst4|inst4|Equal0~26_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[37][3]~868_combout\);

-- Location: FF_X14_Y5_N14
\inst4|inst7|GEN_REG:37:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][3]~868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(3));

-- Location: LABCELL_X20_Y4_N6
\inst4|inst4|outputs[3]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~91_combout\ = ( \inst4|inst7|GEN_REG:37:REGX|Q\(3) & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(3))) # (\inst5|Mux16~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(3)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:37:REGX|Q\(3) & ( \inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst7|GEN_REG:38:REGX|Q\(3))) # (\inst5|Mux16~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(3)))) ) ) ) # ( \inst4|inst7|GEN_REG:37:REGX|Q\(3) & ( 
-- !\inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\) # (\inst4|inst7|GEN_REG:36:REGX|Q\(3)) ) ) ) # ( !\inst4|inst7|GEN_REG:37:REGX|Q\(3) & ( !\inst5|Mux15~combout\ & ( (\inst4|inst7|GEN_REG:36:REGX|Q\(3) & !\inst5|Mux16~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(3),
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(3),
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[3]~91_combout\);

-- Location: MLABCELL_X13_Y4_N12
\inst4|inst6|output[32][3]~1004\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][3]~1004_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~16_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & ((((\inst4|inst5|Equal0~16_combout\ & \inst1|Mux4~1_combout\)) # 
-- (\inst4|inst4|Equal0~16_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~16_combout\))))) # (\inst4|inst5|Equal0~16_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~16_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[32][3]~1004_combout\);

-- Location: FF_X13_Y4_N14
\inst4|inst7|GEN_REG:32:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][3]~1004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(3));

-- Location: LABCELL_X12_Y6_N18
\inst4|inst6|output[34][3]~940\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][3]~940_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~17_combout\)) # (\inst1|Mux4~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datab => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst5|ALT_INV_Mux5~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[34][3]~940_combout\);

-- Location: FF_X12_Y6_N20
\inst4|inst7|GEN_REG:34:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][3]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(3));

-- Location: MLABCELL_X18_Y8_N0
\inst4|inst6|output[35][3]~812\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][3]~812_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux5~0_combout\ & (\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & \inst4|inst5|Equal0~19_combout\)) 
-- # (\inst4|inst4|Equal0~19_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (((\inst5|Mux5~0_combout\ & ((\inst4|inst4|Equal0~19_combout\)))))) # (\inst4|inst5|Equal0~19_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~19_combout\)) # (\inst8|dataOut[3]~8_combout\)) # (\inst8|dataOut[3]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datab => \inst5|ALT_INV_Mux5~0_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[35][3]~812_combout\);

-- Location: FF_X18_Y8_N2
\inst4|inst7|GEN_REG:35:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][3]~812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(3));

-- Location: MLABCELL_X18_Y8_N30
\inst4|inst6|output[33][3]~876\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][3]~876_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & ((\inst4|inst5|Equal0~18_combout\)))))) # (\inst5|Mux5~0_combout\ & (((\inst1|Mux4~1_combout\ & 
-- ((\inst4|inst5|Equal0~18_combout\)))) # (\inst4|inst4|Equal0~18_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (\inst5|Mux5~0_combout\ & (\inst4|inst4|Equal0~18_combout\))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst5|Mux5~0_combout\ & \inst4|inst4|Equal0~18_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[33][3]~876_combout\);

-- Location: FF_X18_Y8_N32
\inst4|inst7|GEN_REG:33:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][3]~876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(3));

-- Location: MLABCELL_X18_Y8_N36
\inst4|inst4|outputs[3]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~89_combout\ = ( \inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( \inst4|inst7|GEN_REG:33:REGX|Q\(3) & ( ((!\inst5|Mux15~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(3))) # (\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(3))))) # 
-- (\inst5|Mux16~combout\) ) ) ) # ( !\inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( \inst4|inst7|GEN_REG:33:REGX|Q\(3) & ( (!\inst5|Mux15~combout\ & (((\inst5|Mux16~combout\)) # (\inst4|inst7|GEN_REG:32:REGX|Q\(3)))) # (\inst5|Mux15~combout\ & 
-- (((!\inst5|Mux16~combout\ & \inst4|inst7|GEN_REG:34:REGX|Q\(3))))) ) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( !\inst4|inst7|GEN_REG:33:REGX|Q\(3) & ( (!\inst5|Mux15~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(3) & (!\inst5|Mux16~combout\))) # 
-- (\inst5|Mux15~combout\ & (((\inst4|inst7|GEN_REG:34:REGX|Q\(3)) # (\inst5|Mux16~combout\)))) ) ) ) # ( !\inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( !\inst4|inst7|GEN_REG:33:REGX|Q\(3) & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & 
-- (\inst4|inst7|GEN_REG:32:REGX|Q\(3))) # (\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:34:REGX|Q\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(3),
	datac => \inst5|ALT_INV_Mux16~combout\,
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(3),
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(3),
	dataf => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(3),
	combout => \inst4|inst4|outputs[3]~89_combout\);

-- Location: LABCELL_X19_Y4_N0
\inst4|inst4|outputs[3]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~93_combout\ = ( \inst4|inst4|outputs[3]~91_combout\ & ( \inst4|inst4|outputs[3]~89_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[3]~90_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~92_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~91_combout\ & ( \inst4|inst4|outputs[3]~89_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\) # (\inst4|inst4|outputs[3]~90_combout\)))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[3]~92_combout\ & ((\inst5|Mux13~combout\)))) ) ) ) # ( \inst4|inst4|outputs[3]~91_combout\ & ( !\inst4|inst4|outputs[3]~89_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[3]~90_combout\ & \inst5|Mux13~combout\)))) # 
-- (\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[3]~92_combout\))) ) ) ) # ( !\inst4|inst4|outputs[3]~91_combout\ & ( !\inst4|inst4|outputs[3]~89_combout\ & ( (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[3]~90_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[3]~92_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[3]~92_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~90_combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~91_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~89_combout\,
	combout => \inst4|inst4|outputs[3]~93_combout\);

-- Location: LABCELL_X20_Y6_N18
\inst4|inst4|outputs[3]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[3]~104_combout\ = ( \inst4|inst4|outputs[3]~103_combout\ & ( \inst4|inst4|outputs[3]~93_combout\ & ( ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[3]~88_combout\)) # (\inst5|Mux12~combout\ & 
-- ((\inst4|inst4|outputs[3]~98_combout\)))) # (\inst5|Mux11~combout\) ) ) ) # ( !\inst4|inst4|outputs[3]~103_combout\ & ( \inst4|inst4|outputs[3]~93_combout\ & ( (!\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[3]~88_combout\)) # 
-- (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[3]~98_combout\))))) # (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\)) ) ) ) # ( \inst4|inst4|outputs[3]~103_combout\ & ( !\inst4|inst4|outputs[3]~93_combout\ & ( (!\inst5|Mux11~combout\ & 
-- ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[3]~88_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[3]~98_combout\))))) # (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\)) ) ) ) # ( !\inst4|inst4|outputs[3]~103_combout\ & ( 
-- !\inst4|inst4|outputs[3]~93_combout\ & ( (!\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[3]~88_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[3]~98_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[3]~88_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[3]~98_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[3]~103_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[3]~93_combout\,
	combout => \inst4|inst4|outputs[3]~104_combout\);

-- Location: LABCELL_X19_Y6_N39
\inst1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~17_sumout\ = SUM(( \inst4|inst5|outputs[3]~104_combout\ ) + ( \inst4|inst4|outputs[3]~104_combout\ ) + ( \inst1|Add0~22\ ))
-- \inst1|Add0~18\ = CARRY(( \inst4|inst5|outputs[3]~104_combout\ ) + ( \inst4|inst4|outputs[3]~104_combout\ ) + ( \inst1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	cin => \inst1|Add0~22\,
	sumout => \inst1|Add0~17_sumout\,
	cout => \inst1|Add0~18\);

-- Location: LABCELL_X21_Y6_N39
\inst1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~17_sumout\ = SUM(( \inst4|inst4|outputs[3]~104_combout\ ) + ( GND ) + ( \inst1|Add2~22\ ))
-- \inst1|Add2~18\ = CARRY(( \inst4|inst4|outputs[3]~104_combout\ ) + ( GND ) + ( \inst1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	cin => \inst1|Add2~22\,
	sumout => \inst1|Add2~17_sumout\,
	cout => \inst1|Add2~18\);

-- Location: LABCELL_X20_Y6_N39
\inst1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~17_sumout\ = SUM(( !\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\) ) + ( \inst1|Add1~23\ ) + ( \inst1|Add1~22\ ))
-- \inst1|Add1~18\ = CARRY(( !\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\) ) + ( \inst1|Add1~23\ ) + ( \inst1|Add1~22\ ))
-- \inst1|Add1~19\ = SHARE((\inst4|inst4|outputs[3]~104_combout\ & !\inst4|inst5|outputs[3]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	cin => \inst1|Add1~22\,
	sharein => \inst1|Add1~23\,
	sumout => \inst1|Add1~17_sumout\,
	cout => \inst1|Add1~18\,
	shareout => \inst1|Add1~19\);

-- Location: LABCELL_X20_Y6_N54
\inst1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~0_combout\ = ( \inst4|inst5|outputs[3]~104_combout\ & ( \inst1|Add1~17_sumout\ & ( (!\inst5|Mux28~0_combout\) # ((!\inst5|Mux26~0_combout\ & ((\inst1|Add2~17_sumout\))) # (\inst5|Mux26~0_combout\ & (\inst4|inst4|outputs[3]~104_combout\))) ) ) 
-- ) # ( !\inst4|inst5|outputs[3]~104_combout\ & ( \inst1|Add1~17_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[3]~104_combout\)) # (\inst5|Mux28~0_combout\ & ((\inst1|Add2~17_sumout\))))) # 
-- (\inst5|Mux26~0_combout\ & (((!\inst5|Mux28~0_combout\)))) ) ) ) # ( \inst4|inst5|outputs[3]~104_combout\ & ( !\inst1|Add1~17_sumout\ & ( (!\inst5|Mux26~0_combout\ & (((!\inst5|Mux28~0_combout\) # (\inst1|Add2~17_sumout\)))) # (\inst5|Mux26~0_combout\ & 
-- (\inst4|inst4|outputs[3]~104_combout\ & ((\inst5|Mux28~0_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[3]~104_combout\ & ( !\inst1|Add1~17_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[3]~104_combout\)) # 
-- (\inst5|Mux28~0_combout\ & ((\inst1|Add2~17_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100110011000001110101110111000011001111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst1|ALT_INV_Add2~17_sumout\,
	datad => \inst5|ALT_INV_Mux28~0_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	dataf => \inst1|ALT_INV_Add1~17_sumout\,
	combout => \inst1|Mux4~0_combout\);

-- Location: LABCELL_X20_Y6_N6
\inst1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux4~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ (((!\inst4|inst5|outputs[3]~104_combout\ & (\inst5|Mux28~0_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux4~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[3]~104_combout\)) # (\inst5|Mux28~0_combout\ & (((\inst1|Add0~17_sumout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux4~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100001001000010001000000110010111011011110110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datab => \inst5|ALT_INV_Mux27~0_combout\,
	datac => \inst1|ALT_INV_Add0~17_sumout\,
	datad => \inst5|ALT_INV_Mux28~0_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux4~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	combout => \inst1|Mux4~1_combout\);

-- Location: MLABCELL_X23_Y7_N36
\inst4|inst6|output[60][3]~960\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][3]~960_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux5~0_combout\ & (\inst4|inst5|Equal0~51_combout\ & (\inst1|Mux4~1_combout\))) # (\inst5|Mux5~0_combout\ & (((\inst4|inst5|Equal0~51_combout\ & (\inst1|Mux4~1_combout\))) # 
-- (\inst4|inst4|Equal0~51_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (\inst5|Mux5~0_combout\ & (((\inst4|inst4|Equal0~51_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & ((((\inst5|Mux5~0_combout\ & 
-- \inst4|inst4|Equal0~51_combout\)) # (\inst8|dataOut[3]~9_combout\)) # (\inst8|dataOut[3]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux5~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datac => \inst8|ALT_INV_dataOut[3]~8_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[3]~9_combout\,
	datag => \inst1|ALT_INV_Mux4~1_combout\,
	combout => \inst4|inst6|output[60][3]~960_combout\);

-- Location: FF_X23_Y7_N38
\inst4|inst7|GEN_REG:60:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][3]~960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(3));

-- Location: MLABCELL_X18_Y5_N48
\inst4|inst5|outputs[3]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~87_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~87_combout\);

-- Location: LABCELL_X17_Y5_N30
\inst4|inst5|outputs[3]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~84_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(3) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(3) ) ) ) # ( \inst5|Mux20~combout\ 
-- & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(3) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[3]~84_combout\);

-- Location: LABCELL_X19_Y5_N24
\inst4|inst5|outputs[3]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~86_combout\ = ( \inst4|inst7|GEN_REG:16:REGX|Q\(3) & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(3)))) # (\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(3))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:16:REGX|Q\(3) & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:20:REGX|Q\(3)))) # (\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:28:REGX|Q\(3))) ) ) ) # ( \inst4|inst7|GEN_REG:16:REGX|Q\(3) & ( 
-- !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:24:REGX|Q\(3)) ) ) ) # ( !\inst4|inst7|GEN_REG:16:REGX|Q\(3) & ( !\inst5|Mux20~combout\ & ( (\inst4|inst7|GEN_REG:24:REGX|Q\(3) & \inst5|Mux19~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(3),
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(3),
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~86_combout\);

-- Location: MLABCELL_X18_Y5_N18
\inst4|inst5|outputs[3]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~85_combout\ = ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(3) & ( (!\inst5|Mux20~combout\) # (\inst4|inst7|GEN_REG:44:REGX|Q\(3)) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(3) & ( 
-- (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(3))) # (\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(3)))) ) ) ) # ( \inst5|Mux19~combout\ & ( !\inst4|inst7|GEN_REG:40:REGX|Q\(3) & ( (\inst4|inst7|GEN_REG:44:REGX|Q\(3) & 
-- \inst5|Mux20~combout\) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst4|inst7|GEN_REG:40:REGX|Q\(3) & ( (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:32:REGX|Q\(3))) # (\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:36:REGX|Q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(3),
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(3),
	combout => \inst4|inst5|outputs[3]~85_combout\);

-- Location: MLABCELL_X18_Y5_N6
\inst4|inst5|outputs[3]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~88_combout\ = ( \inst5|Mux18~combout\ & ( \inst4|inst5|outputs[3]~85_combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[3]~86_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[3]~87_combout\)) ) ) ) # ( 
-- !\inst5|Mux18~combout\ & ( \inst4|inst5|outputs[3]~85_combout\ & ( (\inst4|inst5|outputs[3]~84_combout\) # (\inst5|Mux17~combout\) ) ) ) # ( \inst5|Mux18~combout\ & ( !\inst4|inst5|outputs[3]~85_combout\ & ( (!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[3]~86_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[3]~87_combout\)) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst4|inst5|outputs[3]~85_combout\ & ( (!\inst5|Mux17~combout\ & \inst4|inst5|outputs[3]~84_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~87_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~84_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~86_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~85_combout\,
	combout => \inst4|inst5|outputs[3]~88_combout\);

-- Location: MLABCELL_X18_Y4_N24
\inst4|inst5|outputs[3]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~91_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~91_combout\);

-- Location: MLABCELL_X18_Y4_N42
\inst4|inst5|outputs[3]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~89_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(3) ) ) ) # ( \inst5|Mux19~combout\ 
-- & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~89_combout\);

-- Location: LABCELL_X19_Y4_N6
\inst4|inst5|outputs[3]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~90_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(3) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(3) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[3]~90_combout\);

-- Location: LABCELL_X17_Y6_N39
\inst4|inst5|outputs[3]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~92_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~92_combout\);

-- Location: MLABCELL_X18_Y4_N30
\inst4|inst5|outputs[3]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~93_combout\ = ( \inst4|inst5|outputs[3]~90_combout\ & ( \inst4|inst5|outputs[3]~92_combout\ & ( ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~89_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~91_combout\))) 
-- # (\inst5|Mux17~combout\) ) ) ) # ( !\inst4|inst5|outputs[3]~90_combout\ & ( \inst4|inst5|outputs[3]~92_combout\ & ( (!\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~89_combout\))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[3]~91_combout\)))) # (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\)))) ) ) ) # ( \inst4|inst5|outputs[3]~90_combout\ & ( !\inst4|inst5|outputs[3]~92_combout\ & ( (!\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[3]~89_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~91_combout\)))) # (\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[3]~90_combout\ & ( !\inst4|inst5|outputs[3]~92_combout\ & 
-- ( (!\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~89_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~91_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[3]~91_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~89_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~90_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~92_combout\,
	combout => \inst4|inst5|outputs[3]~93_combout\);

-- Location: LABCELL_X17_Y6_N12
\inst4|inst5|outputs[3]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~97_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~97_combout\);

-- Location: MLABCELL_X18_Y8_N48
\inst4|inst5|outputs[3]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~95_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~95_combout\);

-- Location: LABCELL_X17_Y5_N0
\inst4|inst5|outputs[3]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~94_combout\ = ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(3) & ( (!\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:13:REGX|Q\(3)) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(3) & ( 
-- (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(3)))) # (\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(3))) ) ) ) # ( \inst5|Mux20~combout\ & ( !\inst4|inst7|GEN_REG:5:REGX|Q\(3) & ( (\inst4|inst7|GEN_REG:13:REGX|Q\(3) & 
-- \inst5|Mux19~combout\) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst4|inst7|GEN_REG:5:REGX|Q\(3) & ( (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:1:REGX|Q\(3)))) # (\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:9:REGX|Q\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(3),
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(3),
	combout => \inst4|inst5|outputs[3]~94_combout\);

-- Location: LABCELL_X19_Y5_N12
\inst4|inst5|outputs[3]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~96_combout\ = ( \inst4|inst7|GEN_REG:21:REGX|Q\(3) & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:29:REGX|Q\(3)) ) ) ) # ( !\inst4|inst7|GEN_REG:21:REGX|Q\(3) & ( \inst5|Mux20~combout\ & ( 
-- (\inst4|inst7|GEN_REG:29:REGX|Q\(3) & \inst5|Mux19~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:21:REGX|Q\(3) & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:17:REGX|Q\(3))) # (\inst5|Mux19~combout\ & 
-- ((\inst4|inst7|GEN_REG:25:REGX|Q\(3)))) ) ) ) # ( !\inst4|inst7|GEN_REG:21:REGX|Q\(3) & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:17:REGX|Q\(3))) # (\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:25:REGX|Q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(3),
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(3),
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~96_combout\);

-- Location: LABCELL_X17_Y5_N6
\inst4|inst5|outputs[3]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~98_combout\ = ( \inst4|inst5|outputs[3]~94_combout\ & ( \inst4|inst5|outputs[3]~96_combout\ & ( (!\inst5|Mux17~combout\) # ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~95_combout\))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[3]~97_combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~94_combout\ & ( \inst4|inst5|outputs[3]~96_combout\ & ( (!\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[3]~95_combout\)))) # (\inst5|Mux18~combout\ & 
-- ((!\inst5|Mux17~combout\) # ((\inst4|inst5|outputs[3]~97_combout\)))) ) ) ) # ( \inst4|inst5|outputs[3]~94_combout\ & ( !\inst4|inst5|outputs[3]~96_combout\ & ( (!\inst5|Mux18~combout\ & ((!\inst5|Mux17~combout\) # 
-- ((\inst4|inst5|outputs[3]~95_combout\)))) # (\inst5|Mux18~combout\ & (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[3]~97_combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~94_combout\ & ( !\inst4|inst5|outputs[3]~96_combout\ & ( (\inst5|Mux17~combout\ & 
-- ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~95_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~97_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~97_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~95_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~94_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~96_combout\,
	combout => \inst4|inst5|outputs[3]~98_combout\);

-- Location: MLABCELL_X18_Y6_N30
\inst4|inst5|outputs[3]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~102_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~102_combout\);

-- Location: MLABCELL_X18_Y8_N12
\inst4|inst5|outputs[3]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~100_combout\ = ( \inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(3)))) # (\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:47:REGX|Q\(3))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & ((\inst4|inst7|GEN_REG:39:REGX|Q\(3)))) # (\inst5|Mux19~combout\ & (\inst4|inst7|GEN_REG:47:REGX|Q\(3))) ) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( 
-- !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\) # (\inst4|inst7|GEN_REG:43:REGX|Q\(3)) ) ) ) # ( !\inst4|inst7|GEN_REG:35:REGX|Q\(3) & ( !\inst5|Mux20~combout\ & ( (\inst4|inst7|GEN_REG:43:REGX|Q\(3) & \inst5|Mux19~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(3),
	datad => \inst5|ALT_INV_Mux19~combout\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(3),
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~100_combout\);

-- Location: LABCELL_X19_Y5_N6
\inst4|inst5|outputs[3]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~101_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(3) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(3) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(3) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[3]~101_combout\);

-- Location: MLABCELL_X18_Y4_N18
\inst4|inst5|outputs[3]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~99_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(3) ) ) ) # ( \inst5|Mux19~combout\ 
-- & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(3) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(3),
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(3),
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(3),
	datad => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(3),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[3]~99_combout\);

-- Location: MLABCELL_X18_Y6_N18
\inst4|inst5|outputs[3]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~103_combout\ = ( \inst4|inst5|outputs[3]~101_combout\ & ( \inst4|inst5|outputs[3]~99_combout\ & ( (!\inst5|Mux17~combout\) # ((!\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[3]~100_combout\))) # (\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[3]~102_combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~101_combout\ & ( \inst4|inst5|outputs[3]~99_combout\ & ( (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\) # (\inst4|inst5|outputs[3]~100_combout\)))) # (\inst5|Mux18~combout\ 
-- & (\inst4|inst5|outputs[3]~102_combout\ & ((\inst5|Mux17~combout\)))) ) ) ) # ( \inst4|inst5|outputs[3]~101_combout\ & ( !\inst4|inst5|outputs[3]~99_combout\ & ( (!\inst5|Mux18~combout\ & (((\inst4|inst5|outputs[3]~100_combout\ & \inst5|Mux17~combout\)))) 
-- # (\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\)) # (\inst4|inst5|outputs[3]~102_combout\))) ) ) ) # ( !\inst4|inst5|outputs[3]~101_combout\ & ( !\inst4|inst5|outputs[3]~99_combout\ & ( (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[3]~100_combout\))) # (\inst5|Mux18~combout\ & (\inst4|inst5|outputs[3]~102_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux18~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[3]~102_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~100_combout\,
	datad => \inst5|ALT_INV_Mux17~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~101_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~99_combout\,
	combout => \inst4|inst5|outputs[3]~103_combout\);

-- Location: LABCELL_X19_Y6_N0
\inst4|inst5|outputs[3]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[3]~104_combout\ = ( \inst4|inst5|outputs[3]~98_combout\ & ( \inst4|inst5|outputs[3]~103_combout\ & ( ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[3]~88_combout\)) # (\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[3]~93_combout\)))) # (\inst5|Mux22~combout\) ) ) ) # ( !\inst4|inst5|outputs[3]~98_combout\ & ( \inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[3]~88_combout\))) # 
-- (\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[3]~93_combout\)) # (\inst5|Mux22~combout\))) ) ) ) # ( \inst4|inst5|outputs[3]~98_combout\ & ( !\inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[3]~88_combout\)) # 
-- (\inst5|Mux22~combout\))) # (\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[3]~93_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[3]~98_combout\ & ( !\inst4|inst5|outputs[3]~103_combout\ & ( (!\inst5|Mux22~combout\ & 
-- ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[3]~88_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[3]~93_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~88_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[3]~93_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[3]~98_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[3]~103_combout\,
	combout => \inst4|inst5|outputs[3]~104_combout\);

-- Location: FF_X12_Y8_N34
\inst8|AddressR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~17_sumout\,
	asdata => \inst4|inst5|outputs[3]~104_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(11));

-- Location: FF_X13_Y8_N50
\inst8|addressStorage|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(11));

-- Location: LABCELL_X12_Y8_N36
\inst8|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~13_sumout\ = SUM(( \inst8|addressStorage|Q\(12) ) + ( GND ) + ( \inst8|Add0~18\ ))
-- \inst8|Add0~14\ = CARRY(( \inst8|addressStorage|Q\(12) ) + ( GND ) + ( \inst8|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|ALT_INV_Q\(12),
	cin => \inst8|Add0~18\,
	sumout => \inst8|Add0~13_sumout\,
	cout => \inst8|Add0~14\);

-- Location: IOIBUF_X19_Y0_N52
\DataIN[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(4),
	o => \DataIN[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N41
\PORT1IN[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(4),
	o => \PORT1IN[4]~input_o\);

-- Location: FF_X13_Y6_N50
\inst10|GEN_REG_sIn:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(4));

-- Location: MLABCELL_X13_Y6_N45
\inst8|dataOut[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[4]~7_combout\ = ( \DataIN[4]~input_o\ & ( \inst10|GEN_REG_sIn:0:REGX|Q\(4) ) ) # ( !\DataIN[4]~input_o\ & ( \inst10|GEN_REG_sIn:0:REGX|Q\(4) & ( (!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~2_combout\ & 
-- (\inst10|outputmux|Equal0~0_combout\ & \inst10|outputmux|Equal0~1_combout\))) ) ) ) # ( \DataIN[4]~input_o\ & ( !\inst10|GEN_REG_sIn:0:REGX|Q\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(0),
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datad => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_DataIN[4]~input_o\,
	dataf => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(4),
	combout => \inst8|dataOut[4]~7_combout\);

-- Location: IOIBUF_X10_Y0_N75
\PORT1IN[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(12),
	o => \PORT1IN[12]~input_o\);

-- Location: FF_X13_Y6_N23
\inst10|GEN_REG_sIn:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[12]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(4));

-- Location: MLABCELL_X13_Y6_N36
\inst8|dataOut[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[4]~6_combout\ = ( \inst10|outputmux|Equal0~1_combout\ & ( (\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~2_combout\ & (\inst10|GEN_REG_sIn:1:REGX|Q\(4) & \inst10|outputmux|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(0),
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(4),
	datad => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \inst8|dataOut[4]~6_combout\);

-- Location: LABCELL_X10_Y9_N24
\inst5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux4~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(4) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux4~0_combout\);

-- Location: MLABCELL_X23_Y6_N6
\inst4|inst6|output[29][4]~1092\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][4]~1092_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~46_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst4|inst4|Equal0~46_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~46_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst4|inst4|Equal0~46_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst4|inst4|Equal0~46_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[29][4]~1092_combout\);

-- Location: FF_X23_Y6_N8
\inst4|inst7|GEN_REG:29:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][4]~1092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(4));

-- Location: MLABCELL_X23_Y3_N0
\inst4|inst6|output[28][4]~1100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][4]~1100_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~44_combout\ & (((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~44_combout\)))) # (\inst4|inst5|Equal0~44_combout\ & (((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~44_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~44_combout\))))) # (\inst4|inst5|Equal0~44_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[28][4]~1100_combout\);

-- Location: FF_X23_Y3_N2
\inst4|inst7|GEN_REG:28:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][4]~1100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(4));

-- Location: MLABCELL_X28_Y6_N36
\inst4|inst6|output[31][4]~1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][4]~1088_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~47_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[31][4]~1088_combout\);

-- Location: FF_X28_Y6_N38
\inst4|inst7|GEN_REG:31:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][4]~1088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(4));

-- Location: LABCELL_X25_Y5_N12
\inst4|inst6|output[30][4]~1096\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][4]~1096_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~45_combout\))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~45_combout\)) # 
-- (\inst4|inst4|Equal0~45_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~45_combout\)))))) # (\inst4|inst5|Equal0~45_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~45_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[30][4]~1096_combout\);

-- Location: FF_X25_Y5_N14
\inst4|inst7|GEN_REG:30:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][4]~1096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(4));

-- Location: LABCELL_X16_Y8_N48
\inst4|inst4|outputs[4]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~80_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~80_combout\);

-- Location: LABCELL_X25_Y2_N15
\inst4|inst6|output[44][4]~1164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][4]~1164_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~28_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~28_combout\)))))) # (\inst4|inst4|Equal0~28_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~28_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst4|inst4|Equal0~28_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & 
-- ((((\inst4|inst4|Equal0~28_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[44][4]~1164_combout\);

-- Location: FF_X25_Y2_N17
\inst4|inst7|GEN_REG:44:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][4]~1164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(4));

-- Location: MLABCELL_X18_Y2_N42
\inst4|inst6|output[46][4]~1160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][4]~1160_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & (((\inst5|Mux4~0_combout\ & 
-- ((\inst4|inst4|Equal0~29_combout\)))) # (\inst1|Mux3~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~29_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[46][4]~1160_combout\);

-- Location: FF_X18_Y2_N44
\inst4|inst7|GEN_REG:46:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][4]~1160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(4));

-- Location: LABCELL_X20_Y3_N48
\inst4|inst6|output[45][4]~1156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][4]~1156_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~30_combout\)))))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & 
-- ((\inst4|inst5|Equal0~30_combout\)))) # (\inst4|inst4|Equal0~30_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux4~0_combout\ & (\inst4|inst4|Equal0~30_combout\))) # (\inst4|inst5|Equal0~30_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~30_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[45][4]~1156_combout\);

-- Location: FF_X20_Y3_N50
\inst4|inst7|GEN_REG:45:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][4]~1156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(4));

-- Location: LABCELL_X25_Y4_N42
\inst4|inst6|output[47][4]~1152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][4]~1152_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~31_combout\ & (((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~31_combout\)))) # (\inst4|inst5|Equal0~31_combout\ & (((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~31_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~31_combout\))))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~31_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[47][4]~1152_combout\);

-- Location: FF_X25_Y4_N44
\inst4|inst7|GEN_REG:47:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][4]~1152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(4));

-- Location: LABCELL_X16_Y8_N30
\inst4|inst4|outputs[4]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~79_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~79_combout\);

-- Location: LABCELL_X20_Y3_N18
\inst4|inst6|output[12][4]~1228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][4]~1228_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[12][4]~1228_combout\);

-- Location: FF_X20_Y3_N20
\inst4|inst7|GEN_REG:12:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][4]~1228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(4));

-- Location: LABCELL_X19_Y3_N12
\inst4|inst6|output[15][4]~1216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][4]~1216_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~15_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~15_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[15][4]~1216_combout\);

-- Location: FF_X19_Y3_N14
\inst4|inst7|GEN_REG:15:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][4]~1216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(4));

-- Location: LABCELL_X25_Y5_N48
\inst4|inst6|output[13][4]~1220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][4]~1220_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~14_combout\))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~14_combout\)) # 
-- (\inst4|inst4|Equal0~14_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~14_combout\)))))) # (\inst4|inst5|Equal0~14_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~14_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[13][4]~1220_combout\);

-- Location: FF_X25_Y5_N50
\inst4|inst7|GEN_REG:13:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][4]~1220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(4));

-- Location: LABCELL_X20_Y2_N48
\inst4|inst6|output[14][4]~1224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][4]~1224_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~13_combout\ & (((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux4~0_combout\)))) # (\inst4|inst5|Equal0~13_combout\ & (((\inst4|inst4|Equal0~13_combout\ & 
-- \inst5|Mux4~0_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & ((((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[14][4]~1224_combout\);

-- Location: FF_X20_Y2_N50
\inst4|inst7|GEN_REG:14:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][4]~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(4));

-- Location: LABCELL_X16_Y8_N54
\inst4|inst4|outputs[4]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~78_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~78_combout\);

-- Location: MLABCELL_X23_Y3_N12
\inst4|inst6|output[63][4]~1024\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][4]~1024_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~63_combout\))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~63_combout\)) # 
-- (\inst4|inst4|Equal0~63_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~63_combout\)))))) # (\inst4|inst5|Equal0~63_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~63_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[63][4]~1024_combout\);

-- Location: FF_X23_Y3_N14
\inst4|inst7|GEN_REG:63:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][4]~1024_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(4));

-- Location: LABCELL_X24_Y5_N30
\inst4|inst6|output[62][4]~1056\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][4]~1056_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~55_combout\ & (((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux4~0_combout\)))) # (\inst4|inst5|Equal0~55_combout\ & (((\inst4|inst4|Equal0~55_combout\ & 
-- \inst5|Mux4~0_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & ((((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[62][4]~1056_combout\);

-- Location: FF_X24_Y5_N32
\inst4|inst7|GEN_REG:62:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][4]~1056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(4));

-- Location: MLABCELL_X23_Y8_N0
\inst4|inst6|output[61][4]~1040\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][4]~1040_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst4|inst4|Equal0~59_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~59_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst4|inst4|Equal0~59_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst4|inst4|Equal0~59_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[61][4]~1040_combout\);

-- Location: FF_X23_Y8_N2
\inst4|inst7|GEN_REG:61:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][4]~1040_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(4));

-- Location: LABCELL_X21_Y8_N48
\inst4|inst6|output[60][4]~1072\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][4]~1072_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~51_combout\)))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~51_combout\)) 
-- # (\inst4|inst4|Equal0~51_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~51_combout\)))))) # (\inst4|inst5|Equal0~51_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~51_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[60][4]~1072_combout\);

-- Location: FF_X21_Y8_N50
\inst4|inst7|GEN_REG:60:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][4]~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(4));

-- Location: LABCELL_X16_Y8_N24
\inst4|inst4|outputs[4]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~81_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(4) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[4]~81_combout\);

-- Location: LABCELL_X16_Y8_N12
\inst4|inst4|outputs[4]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~82_combout\ = ( \inst4|inst4|outputs[4]~78_combout\ & ( \inst4|inst4|outputs[4]~81_combout\ & ( (!\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\) # ((\inst4|inst4|outputs[4]~80_combout\)))) # (\inst5|Mux11~combout\ & 
-- (((\inst4|inst4|outputs[4]~79_combout\)) # (\inst5|Mux12~combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~78_combout\ & ( \inst4|inst4|outputs[4]~81_combout\ & ( (!\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[4]~80_combout\))) # 
-- (\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[4]~79_combout\)) # (\inst5|Mux12~combout\))) ) ) ) # ( \inst4|inst4|outputs[4]~78_combout\ & ( !\inst4|inst4|outputs[4]~81_combout\ & ( (!\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\) # 
-- ((\inst4|inst4|outputs[4]~80_combout\)))) # (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~79_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~78_combout\ & ( !\inst4|inst4|outputs[4]~81_combout\ & ( (!\inst5|Mux11~combout\ & 
-- (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[4]~80_combout\))) # (\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[4]~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~80_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~79_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~78_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~81_combout\,
	combout => \inst4|inst4|outputs[4]~82_combout\);

-- Location: LABCELL_X16_Y2_N54
\inst4|inst6|output[24][4]~1132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][4]~1132_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (\inst4|inst5|Equal0~36_combout\ & (\inst1|Mux3~1_combout\))) # (\inst4|inst4|Equal0~36_combout\ & ((((\inst4|inst5|Equal0~36_combout\ & 
-- \inst1|Mux3~1_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[24][4]~1132_combout\);

-- Location: FF_X16_Y2_N56
\inst4|inst7|GEN_REG:24:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][4]~1132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(4));

-- Location: LABCELL_X21_Y11_N24
\inst4|inst6|output[40][4]~1196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][4]~1196_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~20_combout\))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~20_combout\)) # (\inst4|inst4|Equal0~20_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~20_combout\))))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[40][4]~1196_combout\);

-- Location: FF_X21_Y11_N26
\inst4|inst7|GEN_REG:40:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][4]~1196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(4));

-- Location: LABCELL_X20_Y5_N42
\inst4|inst6|output[56][4]~1080\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][4]~1080_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~49_combout\))))) # (\inst4|inst5|Equal0~49_combout\ & (((\inst5|Mux4~0_combout\ & 
-- ((\inst4|inst4|Equal0~49_combout\)))) # (\inst1|Mux3~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~49_combout\))))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~49_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[56][4]~1080_combout\);

-- Location: FF_X20_Y5_N44
\inst4|inst7|GEN_REG:56:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][4]~1080_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(4));

-- Location: LABCELL_X20_Y2_N18
\inst4|inst6|output[8][4]~1260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][4]~1260_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~4_combout\ & (((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~4_combout\)))) # (\inst4|inst5|Equal0~4_combout\ & (((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~4_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~4_combout\))))) # (\inst4|inst5|Equal0~4_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~4_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[8][4]~1260_combout\);

-- Location: FF_X20_Y2_N20
\inst4|inst7|GEN_REG:8:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][4]~1260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(4));

-- Location: LABCELL_X14_Y8_N0
\inst4|inst4|outputs[4]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~68_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~68_combout\);

-- Location: MLABCELL_X23_Y4_N24
\inst4|inst6|output[27][4]~1120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][4]~1120_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~39_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~39_combout\)))))) # (\inst4|inst4|Equal0~39_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~39_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst4|inst4|Equal0~39_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & 
-- ((((\inst4|inst4|Equal0~39_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[27][4]~1120_combout\);

-- Location: FF_X23_Y4_N26
\inst4|inst7|GEN_REG:27:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][4]~1120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(4));

-- Location: LABCELL_X20_Y12_N6
\inst4|inst6|output[43][4]~1184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][4]~1184_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~23_combout\)))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~23_combout\)) # (\inst4|inst4|Equal0~23_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~23_combout\))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[43][4]~1184_combout\);

-- Location: FF_X20_Y12_N8
\inst4|inst7|GEN_REG:43:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][4]~1184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(4));

-- Location: LABCELL_X21_Y4_N54
\inst4|inst6|output[59][4]~1032\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][4]~1032_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~61_combout\))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~61_combout\)) # 
-- (\inst4|inst4|Equal0~61_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~61_combout\)))))) # (\inst4|inst5|Equal0~61_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~61_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[59][4]~1032_combout\);

-- Location: FF_X21_Y4_N56
\inst4|inst7|GEN_REG:59:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][4]~1032_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(4));

-- Location: LABCELL_X19_Y2_N0
\inst4|inst6|output[11][4]~1248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][4]~1248_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~7_combout\)))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~7_combout\)) # (\inst4|inst4|Equal0~7_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[11][4]~1248_combout\);

-- Location: FF_X19_Y2_N2
\inst4|inst7|GEN_REG:11:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][4]~1248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(4));

-- Location: LABCELL_X14_Y8_N6
\inst4|inst4|outputs[4]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~71_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~71_combout\);

-- Location: LABCELL_X24_Y4_N36
\inst4|inst6|output[26][4]~1128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][4]~1128_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~37_combout\ & (((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~37_combout\)))) # (\inst4|inst5|Equal0~37_combout\ & (((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[26][4]~1128_combout\);

-- Location: FF_X24_Y4_N38
\inst4|inst7|GEN_REG:26:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][4]~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(4));

-- Location: MLABCELL_X23_Y5_N24
\inst4|inst6|output[10][4]~1256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][4]~1256_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~5_combout\ & (((\inst4|inst4|Equal0~5_combout\ & \inst5|Mux4~0_combout\)))) # (\inst4|inst5|Equal0~5_combout\ & (((\inst4|inst4|Equal0~5_combout\ & 
-- \inst5|Mux4~0_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & ((((\inst4|inst4|Equal0~5_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~5_combout\ & 
-- ((((\inst4|inst4|Equal0~5_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[10][4]~1256_combout\);

-- Location: FF_X23_Y5_N26
\inst4|inst7|GEN_REG:10:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][4]~1256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(4));

-- Location: MLABCELL_X18_Y4_N39
\inst4|inst6|output[58][4]~1064\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][4]~1064_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~53_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~53_combout\)))))) # (\inst4|inst4|Equal0~53_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~53_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & (\inst4|inst4|Equal0~53_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & 
-- ((((\inst4|inst4|Equal0~53_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[58][4]~1064_combout\);

-- Location: FF_X18_Y4_N41
\inst4|inst7|GEN_REG:58:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][4]~1064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(4));

-- Location: LABCELL_X20_Y12_N54
\inst4|inst6|output[42][4]~1192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][4]~1192_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~21_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[42][4]~1192_combout\);

-- Location: FF_X20_Y12_N56
\inst4|inst7|GEN_REG:42:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][4]~1192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(4));

-- Location: LABCELL_X14_Y8_N57
\inst4|inst4|outputs[4]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~69_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~69_combout\);

-- Location: LABCELL_X25_Y6_N24
\inst4|inst6|output[57][4]~1048\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][4]~1048_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~57_combout\)) 
-- # (\inst4|inst4|Equal0~57_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~57_combout\)))))) # (\inst4|inst5|Equal0~57_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~57_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[57][4]~1048_combout\);

-- Location: FF_X25_Y6_N26
\inst4|inst7|GEN_REG:57:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][4]~1048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(4));

-- Location: LABCELL_X24_Y5_N24
\inst4|inst6|output[25][4]~1124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][4]~1124_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & (((\inst5|Mux4~0_combout\ & 
-- ((\inst4|inst4|Equal0~38_combout\)))) # (\inst1|Mux3~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[25][4]~1124_combout\);

-- Location: FF_X24_Y5_N26
\inst4|inst7|GEN_REG:25:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][4]~1124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(4));

-- Location: LABCELL_X21_Y11_N18
\inst4|inst6|output[41][4]~1188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][4]~1188_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~22_combout\ & ((((\inst4|inst4|Equal0~22_combout\ & 
-- \inst5|Mux4~0_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[41][4]~1188_combout\);

-- Location: FF_X21_Y11_N20
\inst4|inst7|GEN_REG:41:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][4]~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(4));

-- Location: LABCELL_X19_Y5_N42
\inst4|inst6|output[9][4]~1252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][4]~1252_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~6_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~6_combout\)))))) # (\inst4|inst4|Equal0~6_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~6_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (\inst4|inst4|Equal0~6_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~6_combout\ & 
-- ((((\inst4|inst4|Equal0~6_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[9][4]~1252_combout\);

-- Location: FF_X19_Y5_N44
\inst4|inst7|GEN_REG:9:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][4]~1252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(4));

-- Location: LABCELL_X14_Y8_N39
\inst4|inst4|outputs[4]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~70_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~70_combout\);

-- Location: LABCELL_X14_Y8_N18
\inst4|inst4|outputs[4]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~72_combout\ = ( \inst4|inst4|outputs[4]~69_combout\ & ( \inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[4]~68_combout\)) # (\inst5|Mux16~combout\))) # (\inst5|Mux15~combout\ & 
-- ((!\inst5|Mux16~combout\) # ((\inst4|inst4|outputs[4]~71_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~69_combout\ & ( \inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[4]~68_combout\)) # (\inst5|Mux16~combout\))) 
-- # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[4]~71_combout\)))) ) ) ) # ( \inst4|inst4|outputs[4]~69_combout\ & ( !\inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & 
-- (\inst4|inst4|outputs[4]~68_combout\))) # (\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\) # ((\inst4|inst4|outputs[4]~71_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~69_combout\ & ( !\inst4|inst4|outputs[4]~70_combout\ & ( (!\inst5|Mux15~combout\ & 
-- (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[4]~68_combout\))) # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[4]~71_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~68_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~71_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~69_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~70_combout\,
	combout => \inst4|inst4|outputs[4]~72_combout\);

-- Location: LABCELL_X25_Y4_N0
\inst4|inst6|output[39][4]~1168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][4]~1168_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))))) # (\inst4|inst4|Equal0~27_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~27_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (\inst4|inst4|Equal0~27_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~27_combout\ & 
-- ((((\inst4|inst4|Equal0~27_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[39][4]~1168_combout\);

-- Location: FF_X25_Y4_N2
\inst4|inst7|GEN_REG:39:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][4]~1168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(4));

-- Location: LABCELL_X25_Y2_N33
\inst4|inst6|output[23][4]~1104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][4]~1104_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~43_combout\ & (\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~43_combout\)))) # (\inst4|inst4|Equal0~43_combout\ & (((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~43_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (((\inst4|inst4|Equal0~43_combout\ & ((\inst5|Mux4~0_combout\)))))) # (\inst4|inst5|Equal0~43_combout\ & 
-- ((((\inst4|inst4|Equal0~43_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[23][4]~1104_combout\);

-- Location: FF_X25_Y2_N35
\inst4|inst7|GEN_REG:23:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][4]~1104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(4));

-- Location: LABCELL_X26_Y6_N24
\inst4|inst6|output[7][4]~1232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][4]~1232_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~11_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~11_combout\)))))) # (\inst4|inst4|Equal0~11_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~11_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (\inst4|inst4|Equal0~11_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~11_combout\ & 
-- ((((\inst4|inst4|Equal0~11_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[7][4]~1232_combout\);

-- Location: FF_X26_Y6_N26
\inst4|inst7|GEN_REG:7:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][4]~1232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(4));

-- Location: LABCELL_X20_Y1_N42
\inst4|inst6|output[55][4]~1028\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][4]~1028_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~62_combout\ & (((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~62_combout\)))) # (\inst4|inst5|Equal0~62_combout\ & (((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~62_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~62_combout\))))) # (\inst4|inst5|Equal0~62_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~62_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[55][4]~1028_combout\);

-- Location: FF_X20_Y1_N44
\inst4|inst7|GEN_REG:55:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][4]~1028_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(4));

-- Location: LABCELL_X17_Y8_N24
\inst4|inst4|outputs[4]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~76_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(4) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(4) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[4]~76_combout\);

-- Location: LABCELL_X21_Y5_N24
\inst4|inst6|output[5][4]~1236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][4]~1236_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~10_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~10_combout\))))) # (\inst4|inst4|Equal0~10_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~10_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (\inst4|inst4|Equal0~10_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~10_combout\ & 
-- ((((\inst4|inst4|Equal0~10_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[5][4]~1236_combout\);

-- Location: FF_X21_Y5_N26
\inst4|inst7|GEN_REG:5:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][4]~1236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(4));

-- Location: LABCELL_X19_Y3_N30
\inst4|inst6|output[37][4]~1172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][4]~1172_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & (((\inst5|Mux4~0_combout\ & 
-- ((\inst4|inst4|Equal0~26_combout\)))) # (\inst1|Mux3~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[37][4]~1172_combout\);

-- Location: FF_X19_Y3_N32
\inst4|inst7|GEN_REG:37:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][4]~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(4));

-- Location: LABCELL_X16_Y2_N18
\inst4|inst6|output[21][4]~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][4]~1108_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & ((((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & ((((\inst4|inst4|Equal0~42_combout\ & 
-- \inst5|Mux4~0_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & ((((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst4|inst4|Equal0~42_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[21][4]~1108_combout\);

-- Location: FF_X16_Y2_N20
\inst4|inst7|GEN_REG:21:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][4]~1108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(4));

-- Location: MLABCELL_X28_Y6_N48
\inst4|inst6|output[53][4]~1044\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][4]~1044_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~58_combout\))))) # (\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux3~1_combout\ & 
-- (\inst4|inst5|Equal0~58_combout\))) # (\inst5|Mux4~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (\inst5|Mux4~0_combout\))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[53][4]~1044_combout\);

-- Location: FF_X28_Y6_N50
\inst4|inst7|GEN_REG:53:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][4]~1044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(4));

-- Location: LABCELL_X16_Y8_N6
\inst4|inst4|outputs[4]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~75_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~75_combout\);

-- Location: MLABCELL_X13_Y3_N12
\inst4|inst6|output[52][4]~1076\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][4]~1076_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~50_combout\))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~50_combout\)) # 
-- (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~50_combout\)))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[52][4]~1076_combout\);

-- Location: FF_X13_Y3_N14
\inst4|inst7|GEN_REG:52:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][4]~1076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(4));

-- Location: LABCELL_X21_Y3_N30
\inst4|inst6|output[4][4]~1244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][4]~1244_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~8_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~8_combout\))))) # (\inst4|inst4|Equal0~8_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~8_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (\inst4|inst4|Equal0~8_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~8_combout\ & 
-- ((((\inst4|inst4|Equal0~8_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[4][4]~1244_combout\);

-- Location: FF_X21_Y3_N32
\inst4|inst7|GEN_REG:4:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][4]~1244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(4));

-- Location: LABCELL_X21_Y4_N12
\inst4|inst6|output[20][4]~1116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][4]~1116_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~40_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~40_combout\))))) # (\inst4|inst4|Equal0~40_combout\ & (((\inst1|Mux3~1_combout\ & 
-- (\inst4|inst5|Equal0~40_combout\))) # (\inst5|Mux4~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst4|inst4|Equal0~40_combout\ & (\inst5|Mux4~0_combout\))) # (\inst4|inst5|Equal0~40_combout\ & 
-- ((((\inst4|inst4|Equal0~40_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[20][4]~1116_combout\);

-- Location: FF_X21_Y4_N14
\inst4|inst7|GEN_REG:20:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][4]~1116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(4));

-- Location: LABCELL_X21_Y2_N54
\inst4|inst6|output[36][4]~1180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][4]~1180_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~24_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~24_combout\)))))) # (\inst4|inst4|Equal0~24_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~24_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & (\inst4|inst4|Equal0~24_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~24_combout\ & 
-- ((((\inst4|inst4|Equal0~24_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[36][4]~1180_combout\);

-- Location: FF_X21_Y2_N56
\inst4|inst7|GEN_REG:36:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][4]~1180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(4));

-- Location: LABCELL_X16_Y8_N0
\inst4|inst4|outputs[4]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~73_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~73_combout\);

-- Location: LABCELL_X16_Y7_N3
\inst4|inst6|output[6][4]~1240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][4]~1240_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~9_combout\))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~9_combout\)) # 
-- (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~9_combout\)))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[6][4]~1240_combout\);

-- Location: FF_X16_Y7_N5
\inst4|inst7|GEN_REG:6:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][4]~1240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(4));

-- Location: LABCELL_X24_Y4_N48
\inst4|inst6|output[22][4]~1112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][4]~1112_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~41_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & (((\inst5|Mux4~0_combout\ & 
-- (\inst4|inst4|Equal0~41_combout\))) # (\inst1|Mux3~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~41_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[22][4]~1112_combout\);

-- Location: FF_X24_Y4_N50
\inst4|inst7|GEN_REG:22:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][4]~1112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(4));

-- Location: MLABCELL_X23_Y5_N30
\inst4|inst6|output[38][4]~1176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][4]~1176_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~25_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~25_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~25_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~25_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[38][4]~1176_combout\);

-- Location: FF_X23_Y5_N32
\inst4|inst7|GEN_REG:38:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][4]~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(4));

-- Location: LABCELL_X21_Y3_N42
\inst4|inst6|output[54][4]~1060\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][4]~1060_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (\inst4|inst5|Equal0~54_combout\ & (\inst1|Mux3~1_combout\))) # (\inst5|Mux4~0_combout\ & ((((\inst4|inst5|Equal0~54_combout\ & \inst1|Mux3~1_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[54][4]~1060_combout\);

-- Location: FF_X21_Y3_N44
\inst4|inst7|GEN_REG:54:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][4]~1060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(4));

-- Location: LABCELL_X17_Y10_N12
\inst4|inst4|outputs[4]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~74_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~74_combout\);

-- Location: LABCELL_X16_Y8_N45
\inst4|inst4|outputs[4]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~77_combout\ = ( \inst4|inst4|outputs[4]~73_combout\ & ( \inst4|inst4|outputs[4]~74_combout\ & ( (!\inst5|Mux16~combout\) # ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~75_combout\))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[4]~76_combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~73_combout\ & ( \inst4|inst4|outputs[4]~74_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[4]~75_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~76_combout\)))) ) ) ) # ( \inst4|inst4|outputs[4]~73_combout\ & ( !\inst4|inst4|outputs[4]~74_combout\ & ( (!\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\)))) 
-- # (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~75_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~76_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~73_combout\ & ( !\inst4|inst4|outputs[4]~74_combout\ & ( 
-- (\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~75_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~76_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[4]~76_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~75_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~73_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~74_combout\,
	combout => \inst4|inst4|outputs[4]~77_combout\);

-- Location: LABCELL_X19_Y10_N12
\inst4|inst6|output[2][4]~1272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][4]~1272_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~1_combout\))))) # (\inst4|inst4|Equal0~1_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~1_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst4|inst4|Equal0~1_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[2][4]~1272_combout\);

-- Location: FF_X19_Y10_N14
\inst4|inst7|GEN_REG:2:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][4]~1272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(4));

-- Location: LABCELL_X25_Y8_N42
\inst4|inst6|output[50][4]~1068\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][4]~1068_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux4~0_combout\ & (\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~52_combout\)))) # (\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & \inst4|inst5|Equal0~52_combout\)) 
-- # (\inst4|inst4|Equal0~52_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (((\inst5|Mux4~0_combout\ & ((\inst4|inst4|Equal0~52_combout\)))))) # (\inst4|inst5|Equal0~52_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst5|ALT_INV_Mux4~0_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[50][4]~1068_combout\);

-- Location: FF_X25_Y8_N44
\inst4|inst7|GEN_REG:50:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][4]~1068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(4));

-- Location: LABCELL_X24_Y10_N42
\inst4|inst6|output[34][4]~1208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][4]~1208_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~17_combout\))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~17_combout\)) # (\inst4|inst4|Equal0~17_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[34][4]~1208_combout\);

-- Location: FF_X24_Y10_N44
\inst4|inst7|GEN_REG:34:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][4]~1208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(4));

-- Location: LABCELL_X25_Y3_N42
\inst4|inst6|output[18][4]~1144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][4]~1144_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~33_combout\ & (\inst4|inst5|Equal0~33_combout\ & (\inst1|Mux3~1_combout\))) # (\inst4|inst4|Equal0~33_combout\ & ((((\inst4|inst5|Equal0~33_combout\ & 
-- \inst1|Mux3~1_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (\inst4|inst4|Equal0~33_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~33_combout\ & 
-- ((((\inst4|inst4|Equal0~33_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[18][4]~1144_combout\);

-- Location: FF_X25_Y3_N44
\inst4|inst7|GEN_REG:18:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][4]~1144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(4));

-- Location: LABCELL_X14_Y9_N54
\inst4|inst4|outputs[4]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~64_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~64_combout\);

-- Location: LABCELL_X19_Y8_N0
\inst4|inst6|output[32][4]~1212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][4]~1212_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~16_combout\ & (\inst4|inst5|Equal0~16_combout\ & (\inst1|Mux3~1_combout\))) # (\inst4|inst4|Equal0~16_combout\ & ((((\inst4|inst5|Equal0~16_combout\ & 
-- \inst1|Mux3~1_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & (\inst4|inst4|Equal0~16_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~16_combout\ & 
-- ((((\inst4|inst4|Equal0~16_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[32][4]~1212_combout\);

-- Location: FF_X19_Y8_N2
\inst4|inst7|GEN_REG:32:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][4]~1212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(4));

-- Location: MLABCELL_X23_Y10_N0
\inst4|inst6|output[0][4]~1276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][4]~1276_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & ((((\inst4|inst4|Equal0~0_combout\ & 
-- \inst5|Mux4~0_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[0][4]~1276_combout\);

-- Location: FF_X23_Y10_N2
\inst4|inst7|GEN_REG:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][4]~1276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(4));

-- Location: LABCELL_X19_Y8_N18
\inst4|inst6|output[16][4]~1148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][4]~1148_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~32_combout\)))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~32_combout\)) # (\inst4|inst4|Equal0~32_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~32_combout\))))) # (\inst4|inst5|Equal0~32_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~32_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[16][4]~1148_combout\);

-- Location: FF_X19_Y8_N20
\inst4|inst7|GEN_REG:16:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][4]~1148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(4));

-- Location: MLABCELL_X23_Y9_N39
\inst4|inst6|output[48][4]~1084\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][4]~1084_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~48_combout\)))) # (\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[48][4]~1084_combout\);

-- Location: FF_X23_Y9_N41
\inst4|inst7|GEN_REG:48:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][4]~1084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(4));

-- Location: LABCELL_X14_Y9_N30
\inst4|inst4|outputs[4]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~63_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~63_combout\);

-- Location: LABCELL_X25_Y6_N0
\inst4|inst6|output[49][4]~1052\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][4]~1052_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~56_combout\ & (\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))) # (\inst4|inst4|Equal0~56_combout\ & (((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~56_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (((\inst4|inst4|Equal0~56_combout\ & ((\inst5|Mux4~0_combout\)))))) # (\inst4|inst5|Equal0~56_combout\ & 
-- ((((\inst4|inst4|Equal0~56_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[49][4]~1052_combout\);

-- Location: FF_X25_Y6_N2
\inst4|inst7|GEN_REG:49:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][4]~1052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(4));

-- Location: LABCELL_X24_Y10_N18
\inst4|inst6|output[33][4]~1204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][4]~1204_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~18_combout\)))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~18_combout\)) # (\inst4|inst4|Equal0~18_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~18_combout\))))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~18_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[33][4]~1204_combout\);

-- Location: FF_X24_Y10_N20
\inst4|inst7|GEN_REG:33:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][4]~1204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(4));

-- Location: MLABCELL_X23_Y10_N12
\inst4|inst6|output[1][4]~1268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][4]~1268_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst4|inst4|Equal0~2_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & (((\inst4|inst4|Equal0~2_combout\ & 
-- ((\inst5|Mux4~0_combout\)))) # (\inst1|Mux3~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst4|inst4|Equal0~2_combout\ & (((\inst5|Mux4~0_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & 
-- ((((\inst4|inst4|Equal0~2_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~7_combout\)) # (\inst8|dataOut[4]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[1][4]~1268_combout\);

-- Location: FF_X23_Y10_N14
\inst4|inst7|GEN_REG:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][4]~1268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(4));

-- Location: LABCELL_X14_Y9_N0
\inst4|inst4|outputs[4]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~65_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~65_combout\);

-- Location: LABCELL_X19_Y10_N48
\inst4|inst6|output[3][4]~1264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][4]~1264_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux4~0_combout\ & (((\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~3_combout\)))))) # (\inst5|Mux4~0_combout\ & ((((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~3_combout\)) # (\inst4|inst4|Equal0~3_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst5|Mux4~0_combout\ & (((\inst4|inst4|Equal0~3_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~3_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux4~0_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[3][4]~1264_combout\);

-- Location: FF_X19_Y10_N50
\inst4|inst7|GEN_REG:3:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][4]~1264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(4));

-- Location: LABCELL_X20_Y8_N48
\inst4|inst6|output[51][4]~1036\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][4]~1036_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux4~0_combout\ & 
-- \inst4|inst4|Equal0~60_combout\)) # (\inst1|Mux3~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst5|Mux4~0_combout\ & \inst4|inst4|Equal0~60_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datab => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[51][4]~1036_combout\);

-- Location: FF_X20_Y8_N50
\inst4|inst7|GEN_REG:51:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][4]~1036_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(4));

-- Location: LABCELL_X21_Y10_N42
\inst4|inst6|output[19][4]~1136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][4]~1136_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~35_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~35_combout\))) # (\inst4|inst4|Equal0~35_combout\ & (((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~35_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (((\inst4|inst4|Equal0~35_combout\ & ((\inst5|Mux4~0_combout\)))))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst4|inst4|Equal0~35_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[19][4]~1136_combout\);

-- Location: FF_X21_Y10_N44
\inst4|inst7|GEN_REG:19:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][4]~1136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(4));

-- Location: LABCELL_X21_Y8_N18
\inst4|inst6|output[35][4]~1200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][4]~1200_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~19_combout\ & (\inst1|Mux3~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))) # (\inst4|inst4|Equal0~19_combout\ & (((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~19_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (((\inst4|inst4|Equal0~19_combout\ & ((\inst5|Mux4~0_combout\)))))) # (\inst4|inst5|Equal0~19_combout\ & 
-- ((((\inst4|inst4|Equal0~19_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst5|ALT_INV_Mux4~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[35][4]~1200_combout\);

-- Location: FF_X21_Y8_N20
\inst4|inst7|GEN_REG:35:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][4]~1200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(4));

-- Location: LABCELL_X14_Y9_N6
\inst4|inst4|outputs[4]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~66_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(4) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[4]~66_combout\);

-- Location: LABCELL_X14_Y9_N36
\inst4|inst4|outputs[4]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~67_combout\ = ( \inst4|inst4|outputs[4]~65_combout\ & ( \inst4|inst4|outputs[4]~66_combout\ & ( ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[4]~63_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~64_combout\))) 
-- # (\inst5|Mux16~combout\) ) ) ) # ( !\inst4|inst4|outputs[4]~65_combout\ & ( \inst4|inst4|outputs[4]~66_combout\ & ( (!\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[4]~63_combout\)))) # (\inst5|Mux15~combout\ & 
-- (((\inst4|inst4|outputs[4]~64_combout\)) # (\inst5|Mux16~combout\))) ) ) ) # ( \inst4|inst4|outputs[4]~65_combout\ & ( !\inst4|inst4|outputs[4]~66_combout\ & ( (!\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[4]~63_combout\)) # (\inst5|Mux16~combout\))) 
-- # (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[4]~64_combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~65_combout\ & ( !\inst4|inst4|outputs[4]~66_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & 
-- ((\inst4|inst4|outputs[4]~63_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[4]~64_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~64_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~63_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~65_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~66_combout\,
	combout => \inst4|inst4|outputs[4]~67_combout\);

-- Location: LABCELL_X16_Y8_N36
\inst4|inst4|outputs[4]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[4]~83_combout\ = ( \inst4|inst4|outputs[4]~77_combout\ & ( \inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~72_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[4]~82_combout\))) ) ) ) # ( !\inst4|inst4|outputs[4]~77_combout\ & ( \inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\)))) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[4]~72_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[4]~82_combout\)))) ) ) ) # ( \inst4|inst4|outputs[4]~77_combout\ & ( !\inst4|inst4|outputs[4]~67_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\)))) 
-- # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~72_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[4]~82_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[4]~77_combout\ & ( !\inst4|inst4|outputs[4]~67_combout\ & ( 
-- (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[4]~72_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[4]~82_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[4]~82_combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~72_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[4]~77_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[4]~67_combout\,
	combout => \inst4|inst4|outputs[4]~83_combout\);

-- Location: LABCELL_X19_Y6_N42
\inst1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~13_sumout\ = SUM(( \inst4|inst5|outputs[4]~83_combout\ ) + ( \inst4|inst4|outputs[4]~83_combout\ ) + ( \inst1|Add0~18\ ))
-- \inst1|Add0~14\ = CARRY(( \inst4|inst5|outputs[4]~83_combout\ ) + ( \inst4|inst4|outputs[4]~83_combout\ ) + ( \inst1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	cin => \inst1|Add0~18\,
	sumout => \inst1|Add0~13_sumout\,
	cout => \inst1|Add0~14\);

-- Location: LABCELL_X20_Y6_N42
\inst1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~13_sumout\ = SUM(( !\inst4|inst5|outputs[4]~83_combout\ $ (\inst4|inst4|outputs[4]~83_combout\) ) + ( \inst1|Add1~19\ ) + ( \inst1|Add1~18\ ))
-- \inst1|Add1~14\ = CARRY(( !\inst4|inst5|outputs[4]~83_combout\ $ (\inst4|inst4|outputs[4]~83_combout\) ) + ( \inst1|Add1~19\ ) + ( \inst1|Add1~18\ ))
-- \inst1|Add1~15\ = SHARE((!\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	cin => \inst1|Add1~18\,
	sharein => \inst1|Add1~19\,
	sumout => \inst1|Add1~13_sumout\,
	cout => \inst1|Add1~14\,
	shareout => \inst1|Add1~15\);

-- Location: LABCELL_X21_Y6_N42
\inst1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~13_sumout\ = SUM(( \inst4|inst4|outputs[4]~83_combout\ ) + ( GND ) + ( \inst1|Add2~18\ ))
-- \inst1|Add2~14\ = CARRY(( \inst4|inst4|outputs[4]~83_combout\ ) + ( GND ) + ( \inst1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	cin => \inst1|Add2~18\,
	sumout => \inst1|Add2~13_sumout\,
	cout => \inst1|Add2~14\);

-- Location: LABCELL_X19_Y6_N12
\inst1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~0_combout\ = ( \inst1|Add1~13_sumout\ & ( \inst1|Add2~13_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[4]~83_combout\) # (\inst4|inst5|outputs[4]~83_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # ((\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\)))) ) ) ) # ( !\inst1|Add1~13_sumout\ & ( \inst1|Add2~13_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & 
-- ((\inst4|inst4|outputs[4]~83_combout\) # (\inst4|inst5|outputs[4]~83_combout\)))) # (\inst5|Mux28~0_combout\ & ((!\inst5|Mux26~0_combout\) # ((\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\)))) ) ) ) # ( \inst1|Add1~13_sumout\ & 
-- ( !\inst1|Add2~13_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[4]~83_combout\) # (\inst4|inst5|outputs[4]~83_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & 
-- (\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\))) ) ) ) # ( !\inst1|Add1~13_sumout\ & ( !\inst1|Add2~13_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[4]~83_combout\) # 
-- (\inst4|inst5|outputs[4]~83_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[4]~83_combout\ & \inst4|inst4|outputs[4]~83_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001001001010101010101101001100110011010110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	datae => \inst1|ALT_INV_Add1~13_sumout\,
	dataf => \inst1|ALT_INV_Add2~13_sumout\,
	combout => \inst1|Mux3~0_combout\);

-- Location: LABCELL_X19_Y6_N24
\inst1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux3~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[4]~83_combout\ $ (((\inst5|Mux28~0_combout\ & (!\inst4|inst5|outputs[4]~83_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux3~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[4]~83_combout\)) # (\inst5|Mux28~0_combout\ & (((\inst1|Add0~13_sumout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux3~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1001110000000000001001110000000010011100111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	datac => \inst1|ALT_INV_Add0~13_sumout\,
	datad => \inst5|ALT_INV_Mux27~0_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux3~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	combout => \inst1|Mux3~1_combout\);

-- Location: LABCELL_X21_Y10_N6
\inst4|inst6|output[17][4]~1140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][4]~1140_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~34_combout\ & (\inst1|Mux3~1_combout\ & (\inst4|inst5|Equal0~34_combout\))) # (\inst4|inst4|Equal0~34_combout\ & (((\inst1|Mux3~1_combout\ & 
-- \inst4|inst5|Equal0~34_combout\)) # (\inst5|Mux4~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (((\inst4|inst4|Equal0~34_combout\ & ((\inst5|Mux4~0_combout\)))))) # (\inst4|inst5|Equal0~34_combout\ & 
-- ((((\inst4|inst4|Equal0~34_combout\ & \inst5|Mux4~0_combout\)) # (\inst8|dataOut[4]~6_combout\)) # (\inst8|dataOut[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[4]~7_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datac => \inst8|ALT_INV_dataOut[4]~6_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux4~0_combout\,
	datag => \inst1|ALT_INV_Mux3~1_combout\,
	combout => \inst4|inst6|output[17][4]~1140_combout\);

-- Location: FF_X21_Y10_N8
\inst4|inst7|GEN_REG:17:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][4]~1140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(4));

-- Location: LABCELL_X14_Y8_N24
\inst4|inst5|outputs[4]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~73_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~73_combout\);

-- Location: LABCELL_X17_Y8_N6
\inst4|inst5|outputs[4]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~75_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~75_combout\);

-- Location: LABCELL_X17_Y8_N54
\inst4|inst5|outputs[4]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~74_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~74_combout\);

-- Location: LABCELL_X16_Y8_N51
\inst4|inst5|outputs[4]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~76_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(4) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(4) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~76_combout\);

-- Location: LABCELL_X17_Y8_N36
\inst4|inst5|outputs[4]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~77_combout\ = ( \inst4|inst5|outputs[4]~74_combout\ & ( \inst4|inst5|outputs[4]~76_combout\ & ( ((!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~73_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~75_combout\)))) 
-- # (\inst5|Mux19~combout\) ) ) ) # ( !\inst4|inst5|outputs[4]~74_combout\ & ( \inst4|inst5|outputs[4]~76_combout\ & ( (!\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~73_combout\ & (!\inst5|Mux19~combout\))) # (\inst5|Mux20~combout\ & 
-- (((\inst4|inst5|outputs[4]~75_combout\) # (\inst5|Mux19~combout\)))) ) ) ) # ( \inst4|inst5|outputs[4]~74_combout\ & ( !\inst4|inst5|outputs[4]~76_combout\ & ( (!\inst5|Mux20~combout\ & (((\inst5|Mux19~combout\)) # (\inst4|inst5|outputs[4]~73_combout\))) 
-- # (\inst5|Mux20~combout\ & (((!\inst5|Mux19~combout\ & \inst4|inst5|outputs[4]~75_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~74_combout\ & ( !\inst4|inst5|outputs[4]~76_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[4]~73_combout\)) # (\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~75_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[4]~73_combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~75_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~74_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~76_combout\,
	combout => \inst4|inst5|outputs[4]~77_combout\);

-- Location: MLABCELL_X13_Y8_N24
\inst4|inst5|outputs[4]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~70_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~70_combout\);

-- Location: MLABCELL_X13_Y8_N15
\inst4|inst5|outputs[4]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~69_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~69_combout\);

-- Location: MLABCELL_X13_Y8_N57
\inst4|inst5|outputs[4]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~68_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~68_combout\);

-- Location: LABCELL_X16_Y8_N33
\inst4|inst5|outputs[4]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~71_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(4) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(4) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[4]~71_combout\);

-- Location: MLABCELL_X13_Y8_N0
\inst4|inst5|outputs[4]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~72_combout\ = ( \inst4|inst5|outputs[4]~68_combout\ & ( \inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[4]~70_combout\)))) # (\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[4]~69_combout\)) # (\inst5|Mux20~combout\))) ) ) ) # ( !\inst4|inst5|outputs[4]~68_combout\ & ( \inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~70_combout\))) # 
-- (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[4]~69_combout\)) # (\inst5|Mux20~combout\))) ) ) ) # ( \inst4|inst5|outputs[4]~68_combout\ & ( !\inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # 
-- ((\inst4|inst5|outputs[4]~70_combout\)))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~69_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~68_combout\ & ( !\inst4|inst5|outputs[4]~71_combout\ & ( (!\inst5|Mux19~combout\ & 
-- (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~70_combout\))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~69_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~70_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~69_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~68_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~71_combout\,
	combout => \inst4|inst5|outputs[4]~72_combout\);

-- Location: LABCELL_X14_Y8_N33
\inst4|inst5|outputs[4]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~65_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(4) ) ) ) # ( \inst5|Mux22~combout\ 
-- & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~65_combout\);

-- Location: LABCELL_X14_Y8_N12
\inst4|inst5|outputs[4]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~63_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(4) ) ) ) # ( \inst5|Mux22~combout\ 
-- & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~63_combout\);

-- Location: LABCELL_X14_Y8_N48
\inst4|inst5|outputs[4]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~64_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~64_combout\);

-- Location: LABCELL_X16_Y8_N21
\inst4|inst5|outputs[4]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~66_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(4) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[4]~66_combout\);

-- Location: LABCELL_X14_Y8_N42
\inst4|inst5|outputs[4]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~67_combout\ = ( \inst4|inst5|outputs[4]~64_combout\ & ( \inst4|inst5|outputs[4]~66_combout\ & ( ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~63_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~65_combout\))) 
-- # (\inst5|Mux19~combout\) ) ) ) # ( !\inst4|inst5|outputs[4]~64_combout\ & ( \inst4|inst5|outputs[4]~66_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~63_combout\))) # (\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[4]~65_combout\)))) # (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) ) ) ) # ( \inst4|inst5|outputs[4]~64_combout\ & ( !\inst4|inst5|outputs[4]~66_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[4]~63_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~65_combout\)))) # (\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~64_combout\ & ( !\inst4|inst5|outputs[4]~66_combout\ & 
-- ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[4]~63_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[4]~65_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[4]~65_combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst5|ALT_INV_Mux20~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[4]~63_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~64_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~66_combout\,
	combout => \inst4|inst5|outputs[4]~67_combout\);

-- Location: LABCELL_X17_Y8_N48
\inst4|inst5|outputs[4]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~79_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[4]~79_combout\);

-- Location: LABCELL_X17_Y8_N21
\inst4|inst5|outputs[4]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~78_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[4]~78_combout\);

-- Location: LABCELL_X17_Y8_N0
\inst4|inst5|outputs[4]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~80_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[4]~80_combout\);

-- Location: LABCELL_X17_Y8_N12
\inst4|inst5|outputs[4]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~81_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(4) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(4) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(4),
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(4),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(4),
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(4),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[4]~81_combout\);

-- Location: LABCELL_X17_Y8_N42
\inst4|inst5|outputs[4]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~82_combout\ = ( \inst4|inst5|outputs[4]~80_combout\ & ( \inst4|inst5|outputs[4]~81_combout\ & ( ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[4]~78_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[4]~79_combout\))) 
-- # (\inst5|Mux22~combout\) ) ) ) # ( !\inst4|inst5|outputs[4]~80_combout\ & ( \inst4|inst5|outputs[4]~81_combout\ & ( (!\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[4]~78_combout\))) # (\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[4]~79_combout\)))) # (\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)))) ) ) ) # ( \inst4|inst5|outputs[4]~80_combout\ & ( !\inst4|inst5|outputs[4]~81_combout\ & ( (!\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[4]~78_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[4]~79_combout\)))) # (\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~80_combout\ & ( !\inst4|inst5|outputs[4]~81_combout\ & 
-- ( (!\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[4]~78_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[4]~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[4]~79_combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~78_combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~80_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~81_combout\,
	combout => \inst4|inst5|outputs[4]~82_combout\);

-- Location: LABCELL_X17_Y8_N30
\inst4|inst5|outputs[4]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[4]~83_combout\ = ( \inst4|inst5|outputs[4]~67_combout\ & ( \inst4|inst5|outputs[4]~82_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[4]~77_combout\))) # (\inst5|Mux17~combout\ & 
-- (((\inst5|Mux18~combout\) # (\inst4|inst5|outputs[4]~72_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~67_combout\ & ( \inst4|inst5|outputs[4]~82_combout\ & ( (!\inst5|Mux17~combout\ & (\inst4|inst5|outputs[4]~77_combout\ & ((\inst5|Mux18~combout\)))) # 
-- (\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\) # (\inst4|inst5|outputs[4]~72_combout\)))) ) ) ) # ( \inst4|inst5|outputs[4]~67_combout\ & ( !\inst4|inst5|outputs[4]~82_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)) # 
-- (\inst4|inst5|outputs[4]~77_combout\))) # (\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[4]~72_combout\ & !\inst5|Mux18~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[4]~67_combout\ & ( !\inst4|inst5|outputs[4]~82_combout\ & ( (!\inst5|Mux17~combout\ & 
-- (\inst4|inst5|outputs[4]~77_combout\ & ((\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[4]~72_combout\ & !\inst5|Mux18~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[4]~77_combout\,
	datab => \inst5|ALT_INV_Mux17~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[4]~72_combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[4]~67_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~82_combout\,
	combout => \inst4|inst5|outputs[4]~83_combout\);

-- Location: FF_X12_Y8_N37
\inst8|AddressR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~13_sumout\,
	asdata => \inst4|inst5|outputs[4]~83_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(12));

-- Location: FF_X13_Y8_N14
\inst8|addressStorage|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(12));

-- Location: LABCELL_X12_Y8_N39
\inst8|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~9_sumout\ = SUM(( \inst8|addressStorage|Q\(13) ) + ( GND ) + ( \inst8|Add0~14\ ))
-- \inst8|Add0~10\ = CARRY(( \inst8|addressStorage|Q\(13) ) + ( GND ) + ( \inst8|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(13),
	cin => \inst8|Add0~14\,
	sumout => \inst8|Add0~9_sumout\,
	cout => \inst8|Add0~10\);

-- Location: IOIBUF_X29_Y0_N52
\DataIN[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(5),
	o => \DataIN[5]~input_o\);

-- Location: IOIBUF_X10_Y45_N52
\PORT1IN[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(5),
	o => \PORT1IN[5]~input_o\);

-- Location: FF_X10_Y7_N37
\inst10|GEN_REG_sIn:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(5));

-- Location: MLABCELL_X23_Y11_N24
\inst8|dataOut[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[5]~5_combout\ = ( \inst10|outputmux|Equal0~0_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( ((\inst10|outputmux|Equal0~2_combout\ & (\inst10|GEN_REG_sIn:0:REGX|Q\(5) & !\inst8|addressStorage|Q\(0)))) # (\DataIN[5]~input_o\) ) ) ) # ( 
-- !\inst10|outputmux|Equal0~0_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( \DataIN[5]~input_o\ ) ) ) # ( \inst10|outputmux|Equal0~0_combout\ & ( !\inst10|outputmux|Equal0~1_combout\ & ( \DataIN[5]~input_o\ ) ) ) # ( 
-- !\inst10|outputmux|Equal0~0_combout\ & ( !\inst10|outputmux|Equal0~1_combout\ & ( \DataIN[5]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DataIN[5]~input_o\,
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(5),
	datad => \inst8|addressStorage|ALT_INV_Q\(0),
	datae => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \inst8|dataOut[5]~5_combout\);

-- Location: IOIBUF_X36_Y0_N1
\PORT1IN[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(13),
	o => \PORT1IN[13]~input_o\);

-- Location: FF_X13_Y6_N56
\inst10|GEN_REG_sIn:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[13]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(5));

-- Location: MLABCELL_X13_Y6_N30
\inst8|dataOut[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[5]~4_combout\ = ( \inst10|outputmux|Equal0~2_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( (\inst8|addressStorage|Q\(0) & (\inst10|GEN_REG_sIn:1:REGX|Q\(5) & \inst10|outputmux|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(0),
	datac => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(5),
	datad => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datae => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \inst8|dataOut[5]~4_combout\);

-- Location: LABCELL_X24_Y11_N57
\inst5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux3~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(5) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux3~0_combout\);

-- Location: LABCELL_X20_Y1_N0
\inst4|inst6|output[12][5]~1340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][5]~1340_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~12_combout\))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~12_combout\)) # 
-- (\inst4|inst4|Equal0~12_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~12_combout\)))))) # (\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[12][5]~1340_combout\);

-- Location: FF_X20_Y1_N2
\inst4|inst7|GEN_REG:12:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][5]~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(5));

-- Location: MLABCELL_X23_Y10_N30
\inst4|inst6|output[0][5]~1532\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][5]~1532_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~0_combout\)))))) # (\inst4|inst4|Equal0~0_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~0_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[0][5]~1532_combout\);

-- Location: FF_X23_Y10_N32
\inst4|inst7|GEN_REG:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][5]~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(5));

-- Location: LABCELL_X20_Y2_N54
\inst4|inst6|output[8][5]~1468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][5]~1468_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~4_combout\)) # (\inst4|inst4|Equal0~4_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~4_combout\))))) # (\inst4|inst5|Equal0~4_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~4_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[8][5]~1468_combout\);

-- Location: FF_X20_Y2_N56
\inst4|inst7|GEN_REG:8:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][5]~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(5));

-- Location: LABCELL_X21_Y3_N12
\inst4|inst6|output[4][5]~1404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][5]~1404_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~8_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~8_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~8_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~8_combout\))))) # (\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[4][5]~1404_combout\);

-- Location: FF_X21_Y3_N14
\inst4|inst7|GEN_REG:4:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][5]~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N0
\inst4|inst4|outputs[5]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~42_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(5) ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(5) ) ) ) # ( \inst5|Mux14~combout\ 
-- & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(5) ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[5]~42_combout\);

-- Location: LABCELL_X21_Y2_N18
\inst4|inst6|output[44][5]~1324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][5]~1324_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~28_combout\))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~28_combout\)) # 
-- (\inst4|inst4|Equal0~28_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~28_combout\)))))) # (\inst4|inst5|Equal0~28_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~28_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[44][5]~1324_combout\);

-- Location: FF_X21_Y2_N20
\inst4|inst7|GEN_REG:44:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][5]~1324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(5));

-- Location: LABCELL_X19_Y8_N30
\inst4|inst6|output[32][5]~1528\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][5]~1528_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~16_combout\))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~16_combout\)) # 
-- (\inst4|inst4|Equal0~16_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~16_combout\)))))) # (\inst4|inst5|Equal0~16_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~16_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[32][5]~1528_combout\);

-- Location: FF_X19_Y8_N32
\inst4|inst7|GEN_REG:32:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][5]~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(5));

-- Location: LABCELL_X21_Y11_N12
\inst4|inst6|output[40][5]~1464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][5]~1464_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~20_combout\))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~20_combout\)) # (\inst4|inst4|Equal0~20_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~20_combout\))))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[40][5]~1464_combout\);

-- Location: FF_X21_Y11_N14
\inst4|inst7|GEN_REG:40:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][5]~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(5));

-- Location: LABCELL_X21_Y2_N48
\inst4|inst6|output[36][5]~1400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][5]~1400_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~24_combout\ & (((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~24_combout\)))) # (\inst4|inst5|Equal0~24_combout\ & (((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~24_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~24_combout\))))) # (\inst4|inst5|Equal0~24_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[36][5]~1400_combout\);

-- Location: FF_X21_Y2_N50
\inst4|inst7|GEN_REG:36:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][5]~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N48
\inst4|inst4|outputs[5]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~43_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~43_combout\);

-- Location: LABCELL_X21_Y5_N30
\inst4|inst6|output[56][5]~1456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][5]~1456_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & ((((\inst4|inst4|Equal0~49_combout\ & \inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~49_combout\ & ((((\inst4|inst4|Equal0~49_combout\ & 
-- \inst5|Mux3~0_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & ((((\inst4|inst4|Equal0~49_combout\ & \inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst4|inst4|Equal0~49_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[56][5]~1456_combout\);

-- Location: FF_X21_Y5_N32
\inst4|inst7|GEN_REG:56:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][5]~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(5));

-- Location: MLABCELL_X23_Y9_N33
\inst4|inst6|output[48][5]~1520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][5]~1520_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~48_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~48_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~48_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[48][5]~1520_combout\);

-- Location: FF_X23_Y9_N35
\inst4|inst7|GEN_REG:48:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][5]~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(5));

-- Location: MLABCELL_X13_Y3_N33
\inst4|inst6|output[52][5]~1392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][5]~1392_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~50_combout\)))))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~50_combout\)))) # (\inst4|inst4|Equal0~50_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (\inst5|Mux3~0_combout\ & (\inst4|inst4|Equal0~50_combout\))) # (\inst4|inst5|Equal0~50_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[52][5]~1392_combout\);

-- Location: FF_X13_Y3_N35
\inst4|inst7|GEN_REG:52:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][5]~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(5));

-- Location: LABCELL_X21_Y8_N12
\inst4|inst6|output[60][5]~1292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][5]~1292_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~51_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~51_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~51_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~51_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~51_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[60][5]~1292_combout\);

-- Location: FF_X21_Y8_N14
\inst4|inst7|GEN_REG:60:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][5]~1292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N6
\inst4|inst4|outputs[5]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~45_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~45_combout\);

-- Location: MLABCELL_X23_Y3_N30
\inst4|inst6|output[28][5]~1308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][5]~1308_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~44_combout\))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~44_combout\)) # (\inst4|inst4|Equal0~44_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~44_combout\))))) # (\inst4|inst5|Equal0~44_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[28][5]~1308_combout\);

-- Location: FF_X23_Y3_N32
\inst4|inst7|GEN_REG:28:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][5]~1308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(5));

-- Location: LABCELL_X19_Y8_N42
\inst4|inst6|output[16][5]~1524\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][5]~1524_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~32_combout\ & (\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~32_combout\)))) # (\inst4|inst4|Equal0~32_combout\ & (((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~32_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (((\inst4|inst4|Equal0~32_combout\ & ((\inst5|Mux3~0_combout\)))))) # (\inst4|inst5|Equal0~32_combout\ & 
-- ((((\inst4|inst4|Equal0~32_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[16][5]~1524_combout\);

-- Location: FF_X19_Y8_N44
\inst4|inst7|GEN_REG:16:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][5]~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(5));

-- Location: MLABCELL_X23_Y2_N36
\inst4|inst6|output[24][5]~1460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][5]~1460_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~36_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[24][5]~1460_combout\);

-- Location: FF_X23_Y2_N38
\inst4|inst7|GEN_REG:24:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][5]~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N18
\inst4|inst4|outputs[5]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~44_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~44_combout\);

-- Location: MLABCELL_X18_Y11_N12
\inst4|inst4|outputs[5]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~46_combout\ = ( \inst5|Mux11~combout\ & ( \inst4|inst4|outputs[5]~44_combout\ & ( (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[5]~43_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~45_combout\))) ) ) ) # ( 
-- !\inst5|Mux11~combout\ & ( \inst4|inst4|outputs[5]~44_combout\ & ( (\inst5|Mux12~combout\) # (\inst4|inst4|outputs[5]~42_combout\) ) ) ) # ( \inst5|Mux11~combout\ & ( !\inst4|inst4|outputs[5]~44_combout\ & ( (!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[5]~43_combout\)) # (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~45_combout\))) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst4|inst4|outputs[5]~44_combout\ & ( (\inst4|inst4|outputs[5]~42_combout\ & !\inst5|Mux12~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[5]~42_combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~43_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~45_combout\,
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~44_combout\,
	combout => \inst4|inst4|outputs[5]~46_combout\);

-- Location: LABCELL_X19_Y2_N24
\inst4|inst6|output[11][5]~1420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][5]~1420_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~7_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[11][5]~1420_combout\);

-- Location: FF_X19_Y2_N26
\inst4|inst7|GEN_REG:11:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][5]~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(5));

-- Location: LABCELL_X19_Y5_N36
\inst4|inst6|output[15][5]~1328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][5]~1328_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~15_combout\ & (((\inst4|inst4|Equal0~15_combout\ & \inst5|Mux3~0_combout\)))) # (\inst4|inst5|Equal0~15_combout\ & (((\inst4|inst4|Equal0~15_combout\ & 
-- \inst5|Mux3~0_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & ((((\inst4|inst4|Equal0~15_combout\ & \inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & 
-- ((((\inst4|inst4|Equal0~15_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[15][5]~1328_combout\);

-- Location: FF_X19_Y5_N38
\inst4|inst7|GEN_REG:15:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][5]~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(5));

-- Location: LABCELL_X26_Y6_N36
\inst4|inst6|output[7][5]~1356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][5]~1356_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~11_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~11_combout\)))))) # (\inst4|inst4|Equal0~11_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~11_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (\inst4|inst4|Equal0~11_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~11_combout\ & 
-- ((((\inst4|inst4|Equal0~11_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[7][5]~1356_combout\);

-- Location: FF_X26_Y6_N38
\inst4|inst7|GEN_REG:7:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][5]~1356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(5));

-- Location: LABCELL_X19_Y10_N18
\inst4|inst6|output[3][5]~1484\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][5]~1484_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~3_combout\)))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~3_combout\)) # (\inst4|inst4|Equal0~3_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~3_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~3_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[3][5]~1484_combout\);

-- Location: FF_X19_Y10_N20
\inst4|inst7|GEN_REG:3:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][5]~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(5));

-- Location: LABCELL_X16_Y11_N36
\inst4|inst4|outputs[5]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~57_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(5) ) ) ) # ( \inst5|Mux13~combout\ 
-- & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~57_combout\);

-- Location: LABCELL_X20_Y8_N18
\inst4|inst6|output[51][5]~1472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][5]~1472_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~60_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~60_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[51][5]~1472_combout\);

-- Location: FF_X20_Y8_N20
\inst4|inst7|GEN_REG:51:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][5]~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(5));

-- Location: LABCELL_X21_Y4_N0
\inst4|inst6|output[59][5]~1408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][5]~1408_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~61_combout\))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~61_combout\)) # 
-- (\inst4|inst4|Equal0~61_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~61_combout\)))))) # (\inst4|inst5|Equal0~61_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~61_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[59][5]~1408_combout\);

-- Location: FF_X21_Y4_N2
\inst4|inst7|GEN_REG:59:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][5]~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(5));

-- Location: LABCELL_X20_Y1_N6
\inst4|inst6|output[55][5]~1344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][5]~1344_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~62_combout\)))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~62_combout\)) 
-- # (\inst4|inst4|Equal0~62_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~62_combout\)))))) # (\inst4|inst5|Equal0~62_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~62_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[55][5]~1344_combout\);

-- Location: FF_X20_Y1_N8
\inst4|inst7|GEN_REG:55:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][5]~1344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(5));

-- Location: MLABCELL_X23_Y3_N18
\inst4|inst6|output[63][5]~1280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][5]~1280_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~63_combout\))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~63_combout\)) # (\inst4|inst4|Equal0~63_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~63_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~63_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[63][5]~1280_combout\);

-- Location: FF_X23_Y3_N20
\inst4|inst7|GEN_REG:63:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][5]~1280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(5));

-- Location: LABCELL_X16_Y11_N42
\inst4|inst4|outputs[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~60_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~60_combout\);

-- Location: LABCELL_X25_Y4_N18
\inst4|inst6|output[47][5]~1312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][5]~1312_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~31_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~31_combout\)))))) # (\inst4|inst4|Equal0~31_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~31_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & (\inst4|inst4|Equal0~31_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst4|inst4|Equal0~31_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[47][5]~1312_combout\);

-- Location: FF_X25_Y4_N20
\inst4|inst7|GEN_REG:47:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][5]~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(5));

-- Location: LABCELL_X25_Y4_N30
\inst4|inst6|output[39][5]~1352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][5]~1352_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))))) # (\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~27_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (\inst4|inst4|Equal0~27_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~27_combout\ & 
-- ((((\inst4|inst4|Equal0~27_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[39][5]~1352_combout\);

-- Location: FF_X25_Y4_N32
\inst4|inst7|GEN_REG:39:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][5]~1352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(5));

-- Location: LABCELL_X21_Y8_N42
\inst4|inst6|output[35][5]~1480\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][5]~1480_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~19_combout\)) # (\inst4|inst4|Equal0~19_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~19_combout\))))) # (\inst4|inst5|Equal0~19_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~19_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[35][5]~1480_combout\);

-- Location: FF_X21_Y8_N44
\inst4|inst7|GEN_REG:35:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][5]~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(5));

-- Location: LABCELL_X20_Y12_N0
\inst4|inst6|output[43][5]~1416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][5]~1416_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~23_combout\)))) # (\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~23_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~23_combout\))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[43][5]~1416_combout\);

-- Location: FF_X20_Y12_N2
\inst4|inst7|GEN_REG:43:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][5]~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(5));

-- Location: LABCELL_X16_Y11_N0
\inst4|inst4|outputs[5]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~58_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~58_combout\);

-- Location: MLABCELL_X23_Y6_N54
\inst4|inst6|output[31][5]~1296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][5]~1296_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~47_combout\)))))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~47_combout\)))) # (\inst4|inst4|Equal0~47_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & (\inst5|Mux3~0_combout\ & (\inst4|inst4|Equal0~47_combout\))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[31][5]~1296_combout\);

-- Location: FF_X23_Y6_N56
\inst4|inst7|GEN_REG:31:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][5]~1296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(5));

-- Location: MLABCELL_X23_Y4_N12
\inst4|inst6|output[27][5]~1412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][5]~1412_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~39_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~39_combout\)))))) # (\inst4|inst4|Equal0~39_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~39_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (\inst4|inst4|Equal0~39_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~39_combout\ & 
-- ((((\inst4|inst4|Equal0~39_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[27][5]~1412_combout\);

-- Location: FF_X23_Y4_N14
\inst4|inst7|GEN_REG:27:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][5]~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(5));

-- Location: LABCELL_X24_Y2_N39
\inst4|inst6|output[23][5]~1348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][5]~1348_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~43_combout\))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~43_combout\)) # 
-- (\inst4|inst4|Equal0~43_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~43_combout\)))))) # (\inst4|inst5|Equal0~43_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~43_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[23][5]~1348_combout\);

-- Location: FF_X24_Y2_N41
\inst4|inst7|GEN_REG:23:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][5]~1348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(5));

-- Location: LABCELL_X21_Y10_N48
\inst4|inst6|output[19][5]~1476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][5]~1476_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~35_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~35_combout\))) # (\inst4|inst4|Equal0~35_combout\ & (((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~35_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (((\inst4|inst4|Equal0~35_combout\ & ((\inst5|Mux3~0_combout\)))))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst4|inst4|Equal0~35_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[19][5]~1476_combout\);

-- Location: FF_X21_Y10_N50
\inst4|inst7|GEN_REG:19:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][5]~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(5));

-- Location: LABCELL_X16_Y11_N48
\inst4|inst4|outputs[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~59_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~59_combout\);

-- Location: LABCELL_X16_Y11_N54
\inst4|inst4|outputs[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~61_combout\ = ( \inst4|inst4|outputs[5]~58_combout\ & ( \inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[5]~57_combout\)) # (\inst5|Mux12~combout\))) # (\inst5|Mux11~combout\ & 
-- ((!\inst5|Mux12~combout\) # ((\inst4|inst4|outputs[5]~60_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~58_combout\ & ( \inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux11~combout\ & (((\inst4|inst4|outputs[5]~57_combout\)) # (\inst5|Mux12~combout\))) 
-- # (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~60_combout\)))) ) ) ) # ( \inst4|inst4|outputs[5]~58_combout\ & ( !\inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux11~combout\ & (!\inst5|Mux12~combout\ & 
-- (\inst4|inst4|outputs[5]~57_combout\))) # (\inst5|Mux11~combout\ & ((!\inst5|Mux12~combout\) # ((\inst4|inst4|outputs[5]~60_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~58_combout\ & ( !\inst4|inst4|outputs[5]~59_combout\ & ( (!\inst5|Mux11~combout\ & 
-- (!\inst5|Mux12~combout\ & (\inst4|inst4|outputs[5]~57_combout\))) # (\inst5|Mux11~combout\ & (\inst5|Mux12~combout\ & ((\inst4|inst4|outputs[5]~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst5|ALT_INV_Mux12~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~57_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~60_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~58_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~59_combout\,
	combout => \inst4|inst4|outputs[5]~61_combout\);

-- Location: MLABCELL_X23_Y5_N42
\inst4|inst6|output[10][5]~1452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][5]~1452_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~5_combout\ & (\inst4|inst5|Equal0~5_combout\ & (\inst1|Mux2~1_combout\))) # (\inst4|inst4|Equal0~5_combout\ & ((((\inst4|inst5|Equal0~5_combout\ & 
-- \inst1|Mux2~1_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & (\inst4|inst4|Equal0~5_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~5_combout\ & 
-- ((((\inst4|inst4|Equal0~5_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[10][5]~1452_combout\);

-- Location: FF_X23_Y5_N44
\inst4|inst7|GEN_REG:10:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][5]~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(5));

-- Location: LABCELL_X19_Y10_N36
\inst4|inst6|output[2][5]~1516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][5]~1516_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~1_combout\)))))) # (\inst4|inst4|Equal0~1_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~1_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst4|inst4|Equal0~1_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[2][5]~1516_combout\);

-- Location: FF_X19_Y10_N38
\inst4|inst7|GEN_REG:2:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][5]~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(5));

-- Location: LABCELL_X21_Y1_N12
\inst4|inst6|output[6][5]~1388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][5]~1388_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~9_combout\))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~9_combout\)) # 
-- (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~9_combout\)))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[6][5]~1388_combout\);

-- Location: FF_X21_Y1_N14
\inst4|inst7|GEN_REG:6:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][5]~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(5));

-- Location: LABCELL_X20_Y2_N36
\inst4|inst6|output[14][5]~1336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][5]~1336_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~13_combout\))))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & 
-- (\inst4|inst5|Equal0~13_combout\))) # (\inst4|inst4|Equal0~13_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & (\inst5|Mux3~0_combout\ & (\inst4|inst4|Equal0~13_combout\))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~13_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[14][5]~1336_combout\);

-- Location: FF_X20_Y2_N38
\inst4|inst7|GEN_REG:14:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][5]~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(5));

-- Location: LABCELL_X19_Y11_N42
\inst4|inst4|outputs[5]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~47_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(5) ) ) ) # ( \inst5|Mux13~combout\ 
-- & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~47_combout\);

-- Location: LABCELL_X19_Y2_N6
\inst4|inst6|output[46][5]~1320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][5]~1320_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst4|inst4|Equal0~29_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & (((\inst4|inst4|Equal0~29_combout\ & 
-- (\inst5|Mux3~0_combout\))) # (\inst1|Mux2~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst4|inst4|Equal0~29_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst4|inst4|Equal0~29_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[46][5]~1320_combout\);

-- Location: FF_X19_Y2_N8
\inst4|inst7|GEN_REG:46:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][5]~1320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(5));

-- Location: LABCELL_X20_Y12_N48
\inst4|inst6|output[42][5]~1448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][5]~1448_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & (((\inst5|Mux3~0_combout\ & 
-- ((\inst4|inst4|Equal0~21_combout\)))) # (\inst1|Mux2~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[42][5]~1448_combout\);

-- Location: FF_X20_Y12_N50
\inst4|inst7|GEN_REG:42:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][5]~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(5));

-- Location: MLABCELL_X23_Y5_N48
\inst4|inst6|output[38][5]~1384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][5]~1384_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst4|inst4|Equal0~25_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & (((\inst4|inst4|Equal0~25_combout\ & 
-- (\inst5|Mux3~0_combout\))) # (\inst1|Mux2~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst4|inst4|Equal0~25_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & 
-- ((((\inst4|inst4|Equal0~25_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[38][5]~1384_combout\);

-- Location: FF_X23_Y5_N50
\inst4|inst7|GEN_REG:38:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][5]~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(5));

-- Location: LABCELL_X24_Y10_N54
\inst4|inst6|output[34][5]~1512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][5]~1512_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~17_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~17_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~17_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[34][5]~1512_combout\);

-- Location: FF_X24_Y10_N56
\inst4|inst7|GEN_REG:34:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][5]~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(5));

-- Location: LABCELL_X19_Y11_N12
\inst4|inst4|outputs[5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~48_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~48_combout\);

-- Location: LABCELL_X21_Y3_N24
\inst4|inst6|output[54][5]~1376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][5]~1376_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~54_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~54_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[54][5]~1376_combout\);

-- Location: FF_X21_Y3_N26
\inst4|inst7|GEN_REG:54:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][5]~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(5));

-- Location: LABCELL_X24_Y5_N12
\inst4|inst6|output[62][5]~1288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][5]~1288_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & (((\inst5|Mux3~0_combout\ & 
-- (\inst4|inst4|Equal0~55_combout\))) # (\inst1|Mux2~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~55_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[62][5]~1288_combout\);

-- Location: FF_X24_Y5_N14
\inst4|inst7|GEN_REG:62:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][5]~1288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(5));

-- Location: LABCELL_X26_Y8_N42
\inst4|inst6|output[50][5]~1504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][5]~1504_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~52_combout\ & (((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~52_combout\)))) # (\inst4|inst5|Equal0~52_combout\ & (((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~52_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~52_combout\))))) # (\inst4|inst5|Equal0~52_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[50][5]~1504_combout\);

-- Location: FF_X26_Y8_N44
\inst4|inst7|GEN_REG:50:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][5]~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(5));

-- Location: LABCELL_X19_Y1_N6
\inst4|inst6|output[58][5]~1440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][5]~1440_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~53_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~53_combout\))))) # (\inst4|inst4|Equal0~53_combout\ & (((\inst1|Mux2~1_combout\ & 
-- (\inst4|inst5|Equal0~53_combout\))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & (\inst4|inst4|Equal0~53_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~53_combout\ & 
-- ((((\inst4|inst4|Equal0~53_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[58][5]~1440_combout\);

-- Location: FF_X19_Y1_N8
\inst4|inst7|GEN_REG:58:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][5]~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(5));

-- Location: LABCELL_X19_Y11_N0
\inst4|inst4|outputs[5]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~50_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~50_combout\);

-- Location: LABCELL_X24_Y4_N30
\inst4|inst6|output[22][5]~1380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][5]~1380_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~41_combout\)))))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~41_combout\)))) # (\inst4|inst4|Equal0~41_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & (\inst5|Mux3~0_combout\ & (\inst4|inst4|Equal0~41_combout\))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[22][5]~1380_combout\);

-- Location: FF_X24_Y4_N32
\inst4|inst7|GEN_REG:22:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][5]~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(5));

-- Location: LABCELL_X25_Y3_N30
\inst4|inst6|output[18][5]~1508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][5]~1508_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~33_combout\))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~33_combout\)) # (\inst4|inst4|Equal0~33_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~33_combout\))))) # (\inst4|inst5|Equal0~33_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~33_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[18][5]~1508_combout\);

-- Location: FF_X25_Y3_N32
\inst4|inst7|GEN_REG:18:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][5]~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(5));

-- Location: LABCELL_X25_Y5_N36
\inst4|inst6|output[30][5]~1304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][5]~1304_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~45_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~45_combout\)))))) # (\inst4|inst4|Equal0~45_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~45_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (\inst4|inst4|Equal0~45_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~45_combout\ & 
-- ((((\inst4|inst4|Equal0~45_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[30][5]~1304_combout\);

-- Location: FF_X25_Y5_N38
\inst4|inst7|GEN_REG:30:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][5]~1304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(5));

-- Location: LABCELL_X24_Y4_N18
\inst4|inst6|output[26][5]~1444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][5]~1444_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~37_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~37_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~37_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[26][5]~1444_combout\);

-- Location: FF_X24_Y4_N20
\inst4|inst7|GEN_REG:26:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][5]~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(5));

-- Location: LABCELL_X19_Y11_N18
\inst4|inst4|outputs[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~49_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(5) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[5]~49_combout\);

-- Location: LABCELL_X19_Y11_N36
\inst4|inst4|outputs[5]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~51_combout\ = ( \inst4|inst4|outputs[5]~50_combout\ & ( \inst4|inst4|outputs[5]~49_combout\ & ( ((!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~47_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~48_combout\)))) 
-- # (\inst5|Mux12~combout\) ) ) ) # ( !\inst4|inst4|outputs[5]~50_combout\ & ( \inst4|inst4|outputs[5]~49_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~47_combout\)) # (\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[5]~48_combout\))))) # (\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\)))) ) ) ) # ( \inst4|inst4|outputs[5]~50_combout\ & ( !\inst4|inst4|outputs[5]~49_combout\ & ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[5]~47_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~48_combout\))))) # (\inst5|Mux12~combout\ & (((\inst5|Mux11~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~50_combout\ & ( !\inst4|inst4|outputs[5]~49_combout\ & 
-- ( (!\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[5]~47_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[5]~48_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~47_combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~48_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~50_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~49_combout\,
	combout => \inst4|inst4|outputs[5]~51_combout\);

-- Location: LABCELL_X25_Y6_N18
\inst4|inst6|output[57][5]~1424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][5]~1424_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~57_combout\ & (\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))) # (\inst4|inst4|Equal0~57_combout\ & (((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~57_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (((\inst4|inst4|Equal0~57_combout\ & ((\inst5|Mux3~0_combout\)))))) # (\inst4|inst5|Equal0~57_combout\ & 
-- ((((\inst4|inst4|Equal0~57_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[57][5]~1424_combout\);

-- Location: FF_X25_Y6_N20
\inst4|inst7|GEN_REG:57:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][5]~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(5));

-- Location: LABCELL_X24_Y5_N36
\inst4|inst6|output[25][5]~1428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][5]~1428_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~38_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~38_combout\)))))) # (\inst4|inst4|Equal0~38_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~38_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (\inst4|inst4|Equal0~38_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~38_combout\ & 
-- ((((\inst4|inst4|Equal0~38_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[25][5]~1428_combout\);

-- Location: FF_X24_Y5_N38
\inst4|inst7|GEN_REG:25:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][5]~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(5));

-- Location: LABCELL_X21_Y11_N0
\inst4|inst6|output[41][5]~1432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][5]~1432_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~22_combout\)))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~22_combout\)) # (\inst4|inst4|Equal0~22_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~22_combout\))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~22_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[41][5]~1432_combout\);

-- Location: FF_X21_Y11_N2
\inst4|inst7|GEN_REG:41:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][5]~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(5));

-- Location: LABCELL_X20_Y5_N39
\inst4|inst6|output[9][5]~1436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][5]~1436_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~6_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~6_combout\))))) # (\inst4|inst4|Equal0~6_combout\ & (((\inst1|Mux2~1_combout\ & 
-- (\inst4|inst5|Equal0~6_combout\))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (\inst4|inst4|Equal0~6_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~6_combout\ & 
-- ((((\inst4|inst4|Equal0~6_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[9][5]~1436_combout\);

-- Location: FF_X20_Y5_N41
\inst4|inst7|GEN_REG:9:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][5]~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N54
\inst4|inst4|outputs[5]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~53_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~53_combout\);

-- Location: LABCELL_X25_Y5_N54
\inst4|inst6|output[13][5]~1332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][5]~1332_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~14_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~14_combout\)))))) # (\inst4|inst4|Equal0~14_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~14_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (\inst4|inst4|Equal0~14_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~14_combout\ & 
-- ((((\inst4|inst4|Equal0~14_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[13][5]~1332_combout\);

-- Location: FF_X25_Y5_N56
\inst4|inst7|GEN_REG:13:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][5]~1332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(5));

-- Location: MLABCELL_X23_Y6_N36
\inst4|inst6|output[29][5]~1300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][5]~1300_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~46_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst4|inst4|Equal0~46_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~46_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst4|inst4|Equal0~46_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst4|inst4|Equal0~46_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[29][5]~1300_combout\);

-- Location: FF_X23_Y6_N38
\inst4|inst7|GEN_REG:29:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][5]~1300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(5));

-- Location: MLABCELL_X23_Y8_N30
\inst4|inst6|output[61][5]~1284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][5]~1284_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~59_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst4|inst4|Equal0~59_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst4|inst4|Equal0~59_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[61][5]~1284_combout\);

-- Location: FF_X23_Y8_N32
\inst4|inst7|GEN_REG:61:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][5]~1284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(5));

-- Location: LABCELL_X20_Y8_N30
\inst4|inst6|output[45][5]~1316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][5]~1316_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~30_combout\))))) # (\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~30_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~30_combout\))))) # (\inst4|inst5|Equal0~30_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~30_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[45][5]~1316_combout\);

-- Location: FF_X20_Y8_N32
\inst4|inst7|GEN_REG:45:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][5]~1316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N42
\inst4|inst4|outputs[5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~55_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~55_combout\);

-- Location: MLABCELL_X23_Y10_N48
\inst4|inst6|output[1][5]~1500\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][5]~1500_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & ((((\inst4|inst4|Equal0~2_combout\ & \inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & ((((\inst4|inst4|Equal0~2_combout\ & 
-- \inst5|Mux3~0_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & ((((\inst4|inst4|Equal0~2_combout\ & \inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & 
-- ((((\inst4|inst4|Equal0~2_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[1][5]~1500_combout\);

-- Location: FF_X23_Y10_N50
\inst4|inst7|GEN_REG:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][5]~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(5));

-- Location: LABCELL_X21_Y10_N36
\inst4|inst6|output[17][5]~1492\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][5]~1492_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~34_combout\ & (\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~34_combout\))) # (\inst4|inst4|Equal0~34_combout\ & (((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~34_combout\)) # (\inst5|Mux3~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (((\inst4|inst4|Equal0~34_combout\ & ((\inst5|Mux3~0_combout\)))))) # (\inst4|inst5|Equal0~34_combout\ & 
-- ((((\inst4|inst4|Equal0~34_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux3~0_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[17][5]~1492_combout\);

-- Location: FF_X21_Y10_N38
\inst4|inst7|GEN_REG:17:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][5]~1492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(5));

-- Location: LABCELL_X25_Y6_N36
\inst4|inst6|output[49][5]~1488\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][5]~1488_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux3~0_combout\ & (\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & \inst4|inst5|Equal0~56_combout\)) 
-- # (\inst4|inst4|Equal0~56_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (((\inst5|Mux3~0_combout\ & ((\inst4|inst4|Equal0~56_combout\)))))) # (\inst4|inst5|Equal0~56_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~56_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[49][5]~1488_combout\);

-- Location: FF_X25_Y6_N38
\inst4|inst7|GEN_REG:49:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][5]~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(5));

-- Location: LABCELL_X24_Y11_N12
\inst4|inst6|output[33][5]~1496\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][5]~1496_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~18_combout\ & (\inst4|inst5|Equal0~18_combout\ & (\inst1|Mux2~1_combout\))) # (\inst4|inst4|Equal0~18_combout\ & (((\inst4|inst5|Equal0~18_combout\ & 
-- (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (\inst4|inst4|Equal0~18_combout\ & (((\inst5|Mux3~0_combout\))))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst4|inst4|Equal0~18_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[33][5]~1496_combout\);

-- Location: FF_X24_Y11_N14
\inst4|inst7|GEN_REG:33:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][5]~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N36
\inst4|inst4|outputs[5]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~52_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~52_combout\);

-- Location: LABCELL_X26_Y6_N12
\inst4|inst6|output[53][5]~1360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][5]~1360_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~58_combout\)))))) # (\inst4|inst4|Equal0~58_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~58_combout\)))) # (\inst5|Mux3~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (\inst5|Mux3~0_combout\))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux3~0_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst5|ALT_INV_Mux3~0_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[53][5]~1360_combout\);

-- Location: FF_X26_Y6_N14
\inst4|inst7|GEN_REG:53:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][5]~1360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(5));

-- Location: LABCELL_X19_Y3_N48
\inst4|inst6|output[37][5]~1368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][5]~1368_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (\inst4|inst5|Equal0~26_combout\ & (\inst1|Mux2~1_combout\))) # (\inst5|Mux3~0_combout\ & ((((\inst4|inst5|Equal0~26_combout\ & \inst1|Mux2~1_combout\)) # 
-- (\inst4|inst4|Equal0~26_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[37][5]~1368_combout\);

-- Location: FF_X19_Y3_N50
\inst4|inst7|GEN_REG:37:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][5]~1368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(5));

-- Location: MLABCELL_X23_Y8_N42
\inst4|inst6|output[21][5]~1364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][5]~1364_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & ((\inst4|inst5|Equal0~42_combout\)))))) # (\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & 
-- ((\inst4|inst5|Equal0~42_combout\)))) # (\inst4|inst4|Equal0~42_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & (\inst5|Mux3~0_combout\ & (\inst4|inst4|Equal0~42_combout\))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~42_combout\)) # (\inst8|dataOut[5]~5_combout\)) # (\inst8|dataOut[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[21][5]~1364_combout\);

-- Location: FF_X23_Y8_N44
\inst4|inst7|GEN_REG:21:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][5]~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(5));

-- Location: LABCELL_X21_Y5_N12
\inst4|inst6|output[5][5]~1372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][5]~1372_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux3~0_combout\ & (((\inst1|Mux2~1_combout\ & (\inst4|inst5|Equal0~10_combout\))))) # (\inst5|Mux3~0_combout\ & ((((\inst1|Mux2~1_combout\ & 
-- \inst4|inst5|Equal0~10_combout\)) # (\inst4|inst4|Equal0~10_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (\inst5|Mux3~0_combout\ & (((\inst4|inst4|Equal0~10_combout\))))) # (\inst4|inst5|Equal0~10_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~10_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux3~0_combout\,
	datab => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[5][5]~1372_combout\);

-- Location: FF_X21_Y5_N14
\inst4|inst7|GEN_REG:5:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][5]~1372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(5));

-- Location: MLABCELL_X18_Y11_N30
\inst4|inst4|outputs[5]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~54_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(5) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[5]~54_combout\);

-- Location: MLABCELL_X18_Y11_N24
\inst4|inst4|outputs[5]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~56_combout\ = ( \inst4|inst4|outputs[5]~52_combout\ & ( \inst4|inst4|outputs[5]~54_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[5]~53_combout\)) # (\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[5]~55_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~52_combout\ & ( \inst4|inst4|outputs[5]~54_combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[5]~53_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[5]~55_combout\))))) ) ) ) # ( \inst4|inst4|outputs[5]~52_combout\ & ( !\inst4|inst4|outputs[5]~54_combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\)) # 
-- (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[5]~53_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[5]~55_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[5]~52_combout\ & ( !\inst4|inst4|outputs[5]~54_combout\ & ( 
-- (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[5]~53_combout\)) # (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[5]~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~53_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~55_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~52_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~54_combout\,
	combout => \inst4|inst4|outputs[5]~56_combout\);

-- Location: LABCELL_X19_Y11_N24
\inst4|inst4|outputs[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[5]~62_combout\ = ( \inst4|inst4|outputs[5]~51_combout\ & ( \inst4|inst4|outputs[5]~56_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)) # (\inst4|inst4|outputs[5]~46_combout\))) # (\inst5|Mux16~combout\ & 
-- (((!\inst5|Mux15~combout\) # (\inst4|inst4|outputs[5]~61_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~51_combout\ & ( \inst4|inst4|outputs[5]~56_combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[5]~46_combout\ & ((!\inst5|Mux15~combout\)))) 
-- # (\inst5|Mux16~combout\ & (((!\inst5|Mux15~combout\) # (\inst4|inst4|outputs[5]~61_combout\)))) ) ) ) # ( \inst4|inst4|outputs[5]~51_combout\ & ( !\inst4|inst4|outputs[5]~56_combout\ & ( (!\inst5|Mux16~combout\ & (((\inst5|Mux15~combout\)) # 
-- (\inst4|inst4|outputs[5]~46_combout\))) # (\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[5]~61_combout\ & \inst5|Mux15~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[5]~51_combout\ & ( !\inst4|inst4|outputs[5]~56_combout\ & ( (!\inst5|Mux16~combout\ & 
-- (\inst4|inst4|outputs[5]~46_combout\ & ((!\inst5|Mux15~combout\)))) # (\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[5]~61_combout\ & \inst5|Mux15~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[5]~46_combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[5]~61_combout\,
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[5]~51_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[5]~56_combout\,
	combout => \inst4|inst4|outputs[5]~62_combout\);

-- Location: LABCELL_X19_Y6_N45
\inst1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~9_sumout\ = SUM(( \inst4|inst4|outputs[5]~62_combout\ ) + ( \inst4|inst5|outputs[5]~62_combout\ ) + ( \inst1|Add0~14\ ))
-- \inst1|Add0~10\ = CARRY(( \inst4|inst4|outputs[5]~62_combout\ ) + ( \inst4|inst5|outputs[5]~62_combout\ ) + ( \inst1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	cin => \inst1|Add0~14\,
	sumout => \inst1|Add0~9_sumout\,
	cout => \inst1|Add0~10\);

-- Location: LABCELL_X21_Y6_N45
\inst1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~9_sumout\ = SUM(( \inst4|inst4|outputs[5]~62_combout\ ) + ( GND ) + ( \inst1|Add2~14\ ))
-- \inst1|Add2~10\ = CARRY(( \inst4|inst4|outputs[5]~62_combout\ ) + ( GND ) + ( \inst1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	cin => \inst1|Add2~14\,
	sumout => \inst1|Add2~9_sumout\,
	cout => \inst1|Add2~10\);

-- Location: LABCELL_X20_Y6_N45
\inst1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~9_sumout\ = SUM(( !\inst4|inst5|outputs[5]~62_combout\ $ (\inst4|inst4|outputs[5]~62_combout\) ) + ( \inst1|Add1~15\ ) + ( \inst1|Add1~14\ ))
-- \inst1|Add1~10\ = CARRY(( !\inst4|inst5|outputs[5]~62_combout\ $ (\inst4|inst4|outputs[5]~62_combout\) ) + ( \inst1|Add1~15\ ) + ( \inst1|Add1~14\ ))
-- \inst1|Add1~11\ = SHARE((!\inst4|inst5|outputs[5]~62_combout\ & \inst4|inst4|outputs[5]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	cin => \inst1|Add1~14\,
	sharein => \inst1|Add1~15\,
	sumout => \inst1|Add1~9_sumout\,
	cout => \inst1|Add1~10\,
	shareout => \inst1|Add1~11\);

-- Location: LABCELL_X21_Y6_N6
\inst1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~0_combout\ = ( \inst1|Add2~9_sumout\ & ( \inst1|Add1~9_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst5|Mux26~0_combout\) # (\inst4|inst4|outputs[5]~62_combout\)) # (\inst4|inst5|outputs[5]~62_combout\))) # (\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # ((\inst4|inst5|outputs[5]~62_combout\ & \inst4|inst4|outputs[5]~62_combout\)))) ) ) ) # ( !\inst1|Add2~9_sumout\ & ( \inst1|Add1~9_sumout\ & ( (!\inst4|inst5|outputs[5]~62_combout\ & (!\inst5|Mux28~0_combout\ & 
-- ((\inst5|Mux26~0_combout\) # (\inst4|inst4|outputs[5]~62_combout\)))) # (\inst4|inst5|outputs[5]~62_combout\ & ((!\inst5|Mux28~0_combout\) # ((\inst4|inst4|outputs[5]~62_combout\ & \inst5|Mux26~0_combout\)))) ) ) ) # ( \inst1|Add2~9_sumout\ & ( 
-- !\inst1|Add1~9_sumout\ & ( (!\inst4|inst5|outputs[5]~62_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst5|Mux28~0_combout\) # (\inst4|inst4|outputs[5]~62_combout\)))) # (\inst4|inst5|outputs[5]~62_combout\ & ((!\inst5|Mux26~0_combout\) # 
-- ((\inst4|inst4|outputs[5]~62_combout\ & \inst5|Mux28~0_combout\)))) ) ) ) # ( !\inst1|Add2~9_sumout\ & ( !\inst1|Add1~9_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[5]~62_combout\) # 
-- (\inst4|inst5|outputs[5]~62_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst4|inst5|outputs[5]~62_combout\ & (\inst4|inst4|outputs[5]~62_combout\ & \inst5|Mux26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000001011111110000000101110000111100010111111111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	datac => \inst5|ALT_INV_Mux28~0_combout\,
	datad => \inst5|ALT_INV_Mux26~0_combout\,
	datae => \inst1|ALT_INV_Add2~9_sumout\,
	dataf => \inst1|ALT_INV_Add1~9_sumout\,
	combout => \inst1|Mux2~0_combout\);

-- Location: LABCELL_X21_Y6_N54
\inst1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux2~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[5]~62_combout\ $ (((\inst5|Mux28~0_combout\ & (!\inst4|inst5|outputs[5]~62_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux2~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[5]~62_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst1|Add0~9_sumout\)))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000110001000000000001001000110010111111011100110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux27~0_combout\,
	datac => \inst1|ALT_INV_Add0~9_sumout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux2~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	combout => \inst1|Mux2~1_combout\);

-- Location: LABCELL_X21_Y4_N30
\inst4|inst6|output[20][5]~1396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][5]~1396_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~40_combout\ & (((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~40_combout\)))) # (\inst4|inst5|Equal0~40_combout\ & (((\inst5|Mux3~0_combout\ & 
-- \inst4|inst4|Equal0~40_combout\)) # (\inst1|Mux2~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~40_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & 
-- ((((\inst5|Mux3~0_combout\ & \inst4|inst4|Equal0~40_combout\)) # (\inst8|dataOut[5]~4_combout\)) # (\inst8|dataOut[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[5]~5_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datac => \inst8|ALT_INV_dataOut[5]~4_combout\,
	datad => \inst5|ALT_INV_Mux3~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datag => \inst1|ALT_INV_Mux2~1_combout\,
	combout => \inst4|inst6|output[20][5]~1396_combout\);

-- Location: FF_X21_Y4_N32
\inst4|inst7|GEN_REG:20:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][5]~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(5));

-- Location: LABCELL_X17_Y11_N18
\inst4|inst5|outputs[5]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~52_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(5) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(5) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~52_combout\);

-- Location: LABCELL_X16_Y11_N33
\inst4|inst5|outputs[5]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~53_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~53_combout\);

-- Location: LABCELL_X16_Y11_N12
\inst4|inst5|outputs[5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~55_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~55_combout\);

-- Location: MLABCELL_X18_Y11_N33
\inst4|inst5|outputs[5]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~54_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~54_combout\);

-- Location: LABCELL_X17_Y11_N54
\inst4|inst5|outputs[5]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~56_combout\ = ( \inst4|inst5|outputs[5]~55_combout\ & ( \inst4|inst5|outputs[5]~54_combout\ & ( ((!\inst5|Mux21~combout\ & (\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[5]~53_combout\)))) 
-- # (\inst5|Mux22~combout\) ) ) ) # ( !\inst4|inst5|outputs[5]~55_combout\ & ( \inst4|inst5|outputs[5]~54_combout\ & ( (!\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux22~combout\))) # (\inst5|Mux21~combout\ & 
-- (!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~53_combout\)))) ) ) ) # ( \inst4|inst5|outputs[5]~55_combout\ & ( !\inst4|inst5|outputs[5]~54_combout\ & ( (!\inst5|Mux21~combout\ & (!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~52_combout\))) # 
-- (\inst5|Mux21~combout\ & (((\inst4|inst5|outputs[5]~53_combout\)) # (\inst5|Mux22~combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~55_combout\ & ( !\inst4|inst5|outputs[5]~54_combout\ & ( (!\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[5]~52_combout\)) # (\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[5]~53_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~52_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~53_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~55_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~54_combout\,
	combout => \inst4|inst5|outputs[5]~56_combout\);

-- Location: LABCELL_X19_Y11_N6
\inst4|inst5|outputs[5]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~45_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~45_combout\);

-- Location: LABCELL_X19_Y11_N30
\inst4|inst5|outputs[5]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~43_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~43_combout\);

-- Location: LABCELL_X19_Y11_N54
\inst4|inst5|outputs[5]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~42_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~42_combout\);

-- Location: MLABCELL_X18_Y11_N39
\inst4|inst5|outputs[5]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~44_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~44_combout\);

-- Location: LABCELL_X19_Y11_N51
\inst4|inst5|outputs[5]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~46_combout\ = ( \inst4|inst5|outputs[5]~42_combout\ & ( \inst4|inst5|outputs[5]~44_combout\ & ( (!\inst5|Mux21~combout\) # ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~43_combout\))) # (\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[5]~45_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~42_combout\ & ( \inst4|inst5|outputs[5]~44_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst4|inst5|outputs[5]~43_combout\ & \inst5|Mux21~combout\)))) # (\inst5|Mux22~combout\ & 
-- (((!\inst5|Mux21~combout\)) # (\inst4|inst5|outputs[5]~45_combout\))) ) ) ) # ( \inst4|inst5|outputs[5]~42_combout\ & ( !\inst4|inst5|outputs[5]~44_combout\ & ( (!\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\) # 
-- (\inst4|inst5|outputs[5]~43_combout\)))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~45_combout\ & ((\inst5|Mux21~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[5]~42_combout\ & ( !\inst4|inst5|outputs[5]~44_combout\ & ( (\inst5|Mux21~combout\ & 
-- ((!\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[5]~43_combout\))) # (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[5]~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[5]~45_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~43_combout\,
	datad => \inst5|ALT_INV_Mux21~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~42_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~44_combout\,
	combout => \inst4|inst5|outputs[5]~46_combout\);

-- Location: LABCELL_X17_Y11_N12
\inst4|inst5|outputs[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~60_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~60_combout\);

-- Location: LABCELL_X17_Y11_N48
\inst4|inst5|outputs[5]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~57_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~57_combout\);

-- Location: LABCELL_X17_Y11_N36
\inst4|inst5|outputs[5]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~58_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~58_combout\);

-- Location: LABCELL_X17_Y11_N42
\inst4|inst5|outputs[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~59_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(5) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[5]~59_combout\);

-- Location: LABCELL_X17_Y11_N0
\inst4|inst5|outputs[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~61_combout\ = ( \inst4|inst5|outputs[5]~58_combout\ & ( \inst4|inst5|outputs[5]~59_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\) # (\inst4|inst5|outputs[5]~57_combout\)))) # (\inst5|Mux17~combout\ & 
-- (((!\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[5]~60_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~58_combout\ & ( \inst4|inst5|outputs[5]~59_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst5|Mux18~combout\) # (\inst4|inst5|outputs[5]~57_combout\)))) 
-- # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[5]~60_combout\ & ((\inst5|Mux18~combout\)))) ) ) ) # ( \inst4|inst5|outputs[5]~58_combout\ & ( !\inst4|inst5|outputs[5]~59_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[5]~57_combout\ & 
-- !\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[5]~60_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~58_combout\ & ( !\inst4|inst5|outputs[5]~59_combout\ & ( (!\inst5|Mux17~combout\ & 
-- (((\inst4|inst5|outputs[5]~57_combout\ & !\inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[5]~60_combout\ & ((\inst5|Mux18~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[5]~60_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~57_combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~58_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~59_combout\,
	combout => \inst4|inst5|outputs[5]~61_combout\);

-- Location: LABCELL_X16_Y11_N18
\inst4|inst5|outputs[5]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~50_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~50_combout\);

-- Location: LABCELL_X17_Y11_N30
\inst4|inst5|outputs[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~49_combout\ = ( \inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(5) ) ) ) # ( !\inst5|Mux18~combout\ & ( \inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(5) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst5|Mux17~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst5|ALT_INV_Mux17~combout\,
	combout => \inst4|inst5|outputs[5]~49_combout\);

-- Location: LABCELL_X16_Y11_N6
\inst4|inst5|outputs[5]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~47_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~47_combout\);

-- Location: LABCELL_X16_Y11_N24
\inst4|inst5|outputs[5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~48_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(5) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(5) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(5),
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(5),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(5),
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(5),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[5]~48_combout\);

-- Location: LABCELL_X17_Y11_N6
\inst4|inst5|outputs[5]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~51_combout\ = ( \inst4|inst5|outputs[5]~47_combout\ & ( \inst4|inst5|outputs[5]~48_combout\ & ( (!\inst5|Mux22~combout\) # ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[5]~49_combout\))) # (\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[5]~50_combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~47_combout\ & ( \inst4|inst5|outputs[5]~48_combout\ & ( (!\inst5|Mux22~combout\ & (((\inst5|Mux21~combout\)))) # (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[5]~49_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[5]~50_combout\)))) ) ) ) # ( \inst4|inst5|outputs[5]~47_combout\ & ( !\inst4|inst5|outputs[5]~48_combout\ & ( (!\inst5|Mux22~combout\ & (((!\inst5|Mux21~combout\)))) 
-- # (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[5]~49_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[5]~50_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[5]~47_combout\ & ( !\inst4|inst5|outputs[5]~48_combout\ & ( 
-- (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[5]~49_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[5]~50_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux22~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[5]~50_combout\,
	datac => \inst5|ALT_INV_Mux21~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~49_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~47_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~48_combout\,
	combout => \inst4|inst5|outputs[5]~51_combout\);

-- Location: LABCELL_X17_Y11_N24
\inst4|inst5|outputs[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[5]~62_combout\ = ( \inst4|inst5|outputs[5]~61_combout\ & ( \inst4|inst5|outputs[5]~51_combout\ & ( ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[5]~46_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[5]~56_combout\))) 
-- # (\inst5|Mux19~combout\) ) ) ) # ( !\inst4|inst5|outputs[5]~61_combout\ & ( \inst4|inst5|outputs[5]~51_combout\ & ( (!\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[5]~46_combout\)) # (\inst5|Mux19~combout\))) # (\inst5|Mux20~combout\ & 
-- (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[5]~56_combout\))) ) ) ) # ( \inst4|inst5|outputs[5]~61_combout\ & ( !\inst4|inst5|outputs[5]~51_combout\ & ( (!\inst5|Mux20~combout\ & (!\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[5]~46_combout\)))) # 
-- (\inst5|Mux20~combout\ & (((\inst4|inst5|outputs[5]~56_combout\)) # (\inst5|Mux19~combout\))) ) ) ) # ( !\inst4|inst5|outputs[5]~61_combout\ & ( !\inst4|inst5|outputs[5]~51_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[5]~46_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[5]~56_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux20~combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[5]~56_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[5]~46_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[5]~61_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[5]~51_combout\,
	combout => \inst4|inst5|outputs[5]~62_combout\);

-- Location: FF_X12_Y8_N40
\inst8|AddressR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~9_sumout\,
	asdata => \inst4|inst5|outputs[5]~62_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(13));

-- Location: FF_X13_Y6_N32
\inst8|addressStorage|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(13));

-- Location: LABCELL_X12_Y8_N42
\inst8|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~5_sumout\ = SUM(( \inst8|addressStorage|Q\(14) ) + ( GND ) + ( \inst8|Add0~10\ ))
-- \inst8|Add0~6\ = CARRY(( \inst8|addressStorage|Q\(14) ) + ( GND ) + ( \inst8|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|addressStorage|ALT_INV_Q\(14),
	cin => \inst8|Add0~10\,
	sumout => \inst8|Add0~5_sumout\,
	cout => \inst8|Add0~6\);

-- Location: IOIBUF_X33_Y0_N92
\DataIN[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(6),
	o => \DataIN[6]~input_o\);

-- Location: IOIBUF_X10_Y0_N58
\PORT1IN[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(6),
	o => \PORT1IN[6]~input_o\);

-- Location: LABCELL_X10_Y7_N15
\inst10|GEN_REG_sIn:0:REGX|Q[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sIn:0:REGX|Q[6]~feeder_combout\ = ( \PORT1IN[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_PORT1IN[6]~input_o\,
	combout => \inst10|GEN_REG_sIn:0:REGX|Q[6]~feeder_combout\);

-- Location: FF_X10_Y7_N17
\inst10|GEN_REG_sIn:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	d => \inst10|GEN_REG_sIn:0:REGX|Q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(6));

-- Location: LABCELL_X10_Y7_N42
\inst8|dataOut[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[6]~3_combout\ = ( \inst10|outputmux|Equal0~2_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( ((!\inst8|addressStorage|Q\(0) & (\inst10|outputmux|Equal0~0_combout\ & \inst10|GEN_REG_sIn:0:REGX|Q\(6)))) # (\DataIN[6]~input_o\) ) ) ) # ( 
-- !\inst10|outputmux|Equal0~2_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( \DataIN[6]~input_o\ ) ) ) # ( \inst10|outputmux|Equal0~2_combout\ & ( !\inst10|outputmux|Equal0~1_combout\ & ( \DataIN[6]~input_o\ ) ) ) # ( 
-- !\inst10|outputmux|Equal0~2_combout\ & ( !\inst10|outputmux|Equal0~1_combout\ & ( \DataIN[6]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DataIN[6]~input_o\,
	datab => \inst8|addressStorage|ALT_INV_Q\(0),
	datac => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datad => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(6),
	datae => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \inst8|dataOut[6]~3_combout\);

-- Location: LABCELL_X26_Y8_N51
\inst5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux2~0_combout\ = ( \inst5|Mux1~0_combout\ & ( \inst2|altsyncram_component|auto_generated|q_a\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst5|Mux2~0_combout\);

-- Location: IOIBUF_X19_Y0_N18
\PORT1IN[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(14),
	o => \PORT1IN[14]~input_o\);

-- Location: FF_X13_Y6_N38
\inst10|GEN_REG_sIn:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[14]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(6));

-- Location: MLABCELL_X13_Y6_N12
\inst8|dataOut[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[6]~2_combout\ = ( \inst10|outputmux|Equal0~1_combout\ & ( (\inst10|GEN_REG_sIn:1:REGX|Q\(6) & (\inst10|outputmux|Equal0~0_combout\ & (\inst8|addressStorage|Q\(0) & \inst10|outputmux|Equal0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(6),
	datab => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	datad => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \inst8|dataOut[6]~2_combout\);

-- Location: LABCELL_X25_Y8_N0
\inst4|inst6|output[16][6]~1756\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][6]~1756_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~32_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~32_combout\)))) # (\inst4|inst4|Equal0~32_combout\ & (((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~32_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (((\inst4|inst4|Equal0~32_combout\ & ((\inst5|Mux2~0_combout\)))))) # (\inst4|inst5|Equal0~32_combout\ & 
-- ((((\inst4|inst4|Equal0~32_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[16][6]~1756_combout\);

-- Location: FF_X25_Y8_N2
\inst4|inst7|GEN_REG:16:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][6]~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(6));

-- Location: LABCELL_X25_Y3_N36
\inst4|inst6|output[18][6]~1692\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][6]~1692_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~33_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~33_combout\)) # 
-- (\inst4|inst4|Equal0~33_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~33_combout\)))))) # (\inst4|inst5|Equal0~33_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~33_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[18][6]~1692_combout\);

-- Location: FF_X25_Y3_N38
\inst4|inst7|GEN_REG:18:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][6]~1692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(6));

-- Location: LABCELL_X21_Y10_N12
\inst4|inst6|output[17][6]~1652\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][6]~1652_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~34_combout\)))))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & 
-- ((\inst4|inst5|Equal0~34_combout\)))) # (\inst4|inst4|Equal0~34_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (\inst5|Mux2~0_combout\ & (\inst4|inst4|Equal0~34_combout\))) # (\inst4|inst5|Equal0~34_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~34_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[17][6]~1652_combout\);

-- Location: FF_X21_Y10_N14
\inst4|inst7|GEN_REG:17:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][6]~1652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(6));

-- Location: LABCELL_X21_Y10_N24
\inst4|inst6|output[19][6]~1564\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][6]~1564_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~35_combout\)))))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & 
-- ((\inst4|inst5|Equal0~35_combout\)))) # (\inst4|inst4|Equal0~35_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (\inst5|Mux2~0_combout\ & (\inst4|inst4|Equal0~35_combout\))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~35_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[19][6]~1564_combout\);

-- Location: FF_X21_Y10_N26
\inst4|inst7|GEN_REG:19:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][6]~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(6));

-- Location: LABCELL_X24_Y9_N6
\inst4|inst4|outputs[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~31_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~31_combout\);

-- Location: MLABCELL_X23_Y4_N36
\inst4|inst6|output[27][6]~1560\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][6]~1560_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~39_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~39_combout\)) # 
-- (\inst4|inst4|Equal0~39_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~39_combout\)))))) # (\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~39_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[27][6]~1560_combout\);

-- Location: FF_X23_Y4_N38
\inst4|inst7|GEN_REG:27:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][6]~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(6));

-- Location: LABCELL_X26_Y4_N54
\inst4|inst6|output[26][6]~1688\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][6]~1688_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~37_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~37_combout\)) # 
-- (\inst4|inst4|Equal0~37_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~37_combout\)))))) # (\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[26][6]~1688_combout\);

-- Location: FF_X26_Y4_N56
\inst4|inst7|GEN_REG:26:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][6]~1688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(6));

-- Location: MLABCELL_X23_Y2_N0
\inst4|inst6|output[24][6]~1752\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][6]~1752_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~36_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[24][6]~1752_combout\);

-- Location: FF_X23_Y2_N2
\inst4|inst7|GEN_REG:24:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][6]~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(6));

-- Location: LABCELL_X24_Y5_N18
\inst4|inst6|output[25][6]~1636\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][6]~1636_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~38_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~38_combout\)) # 
-- (\inst4|inst4|Equal0~38_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~38_combout\)))))) # (\inst4|inst5|Equal0~38_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[25][6]~1636_combout\);

-- Location: FF_X24_Y5_N20
\inst4|inst7|GEN_REG:25:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][6]~1636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(6));

-- Location: LABCELL_X24_Y9_N24
\inst4|inst4|outputs[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~32_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~32_combout\);

-- Location: MLABCELL_X23_Y3_N48
\inst4|inst6|output[28][6]~1744\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][6]~1744_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (\inst4|inst5|Equal0~44_combout\ & (\inst1|Mux1~1_combout\))) # (\inst5|Mux2~0_combout\ & ((((\inst4|inst5|Equal0~44_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst4|inst4|Equal0~44_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~44_combout\))))) # (\inst4|inst5|Equal0~44_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[28][6]~1744_combout\);

-- Location: FF_X23_Y3_N50
\inst4|inst7|GEN_REG:28:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][6]~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(6));

-- Location: MLABCELL_X23_Y6_N0
\inst4|inst6|output[31][6]~1552\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][6]~1552_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~47_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~47_combout\)) # (\inst4|inst4|Equal0~47_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[31][6]~1552_combout\);

-- Location: FF_X23_Y6_N2
\inst4|inst7|GEN_REG:31:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][6]~1552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(6));

-- Location: MLABCELL_X23_Y6_N12
\inst4|inst6|output[29][6]~1604\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][6]~1604_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~46_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst4|inst4|Equal0~46_combout\ & (((\inst1|Mux1~1_combout\ & 
-- ((\inst4|inst5|Equal0~46_combout\)))) # (\inst5|Mux2~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst4|inst4|Equal0~46_combout\ & (\inst5|Mux2~0_combout\))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst4|inst4|Equal0~46_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[29][6]~1604_combout\);

-- Location: FF_X23_Y6_N14
\inst4|inst7|GEN_REG:29:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][6]~1604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(6));

-- Location: LABCELL_X25_Y5_N18
\inst4|inst6|output[30][6]~1680\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][6]~1680_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~45_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~45_combout\)) # 
-- (\inst4|inst4|Equal0~45_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~45_combout\)))))) # (\inst4|inst5|Equal0~45_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~45_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[30][6]~1680_combout\);

-- Location: FF_X25_Y5_N20
\inst4|inst7|GEN_REG:30:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][6]~1680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(6));

-- Location: LABCELL_X24_Y9_N54
\inst4|inst4|outputs[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~34_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~34_combout\);

-- Location: MLABCELL_X23_Y8_N54
\inst4|inst6|output[21][6]~1620\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][6]~1620_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~42_combout\)))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~42_combout\)) # (\inst4|inst4|Equal0~42_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~42_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~42_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[21][6]~1620_combout\);

-- Location: FF_X23_Y8_N56
\inst4|inst7|GEN_REG:21:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][6]~1620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(6));

-- Location: LABCELL_X24_Y4_N6
\inst4|inst6|output[22][6]~1684\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][6]~1684_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & ((((\inst4|inst4|Equal0~41_combout\ & \inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & ((((\inst4|inst4|Equal0~41_combout\ & 
-- \inst5|Mux2~0_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & ((((\inst4|inst4|Equal0~41_combout\ & \inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst4|inst4|Equal0~41_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux2~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[22][6]~1684_combout\);

-- Location: FF_X24_Y4_N8
\inst4|inst7|GEN_REG:22:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][6]~1684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(6));

-- Location: MLABCELL_X23_Y2_N54
\inst4|inst6|output[23][6]~1556\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][6]~1556_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~43_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~43_combout\)) # (\inst4|inst4|Equal0~43_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~43_combout\))))) # (\inst4|inst5|Equal0~43_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~43_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[23][6]~1556_combout\);

-- Location: FF_X23_Y2_N56
\inst4|inst7|GEN_REG:23:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][6]~1556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(6));

-- Location: LABCELL_X21_Y4_N6
\inst4|inst6|output[20][6]~1748\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][6]~1748_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~40_combout\ & (\inst4|inst5|Equal0~40_combout\ & (\inst1|Mux1~1_combout\))) # (\inst4|inst4|Equal0~40_combout\ & (((\inst4|inst5|Equal0~40_combout\ & 
-- (\inst1|Mux1~1_combout\))) # (\inst5|Mux2~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst4|inst4|Equal0~40_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & 
-- ((((\inst4|inst4|Equal0~40_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[20][6]~1748_combout\);

-- Location: FF_X21_Y4_N8
\inst4|inst7|GEN_REG:20:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][6]~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(6));

-- Location: LABCELL_X24_Y9_N39
\inst4|inst4|outputs[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~33_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~33_combout\);

-- Location: LABCELL_X24_Y9_N15
\inst4|inst4|outputs[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~35_combout\ = ( \inst4|inst4|outputs[6]~34_combout\ & ( \inst4|inst4|outputs[6]~33_combout\ & ( ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~31_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~32_combout\)))) 
-- # (\inst5|Mux14~combout\) ) ) ) # ( !\inst4|inst4|outputs[6]~34_combout\ & ( \inst4|inst4|outputs[6]~33_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[6]~31_combout\)) # (\inst5|Mux14~combout\))) # (\inst5|Mux13~combout\ & 
-- (!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[6]~32_combout\)))) ) ) ) # ( \inst4|inst4|outputs[6]~34_combout\ & ( !\inst4|inst4|outputs[6]~33_combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[6]~31_combout\))) # 
-- (\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[6]~32_combout\)) # (\inst5|Mux14~combout\))) ) ) ) # ( !\inst4|inst4|outputs[6]~34_combout\ & ( !\inst4|inst4|outputs[6]~33_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[6]~31_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~32_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~31_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~32_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~34_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~33_combout\,
	combout => \inst4|inst4|outputs[6]~35_combout\);

-- Location: MLABCELL_X13_Y3_N39
\inst4|inst6|output[52][6]~1732\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][6]~1732_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (\inst4|inst5|Equal0~50_combout\ & (\inst1|Mux1~1_combout\))) # (\inst5|Mux2~0_combout\ & ((((\inst4|inst5|Equal0~50_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~50_combout\))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[52][6]~1732_combout\);

-- Location: FF_X13_Y3_N41
\inst4|inst7|GEN_REG:52:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][6]~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(6));

-- Location: MLABCELL_X23_Y9_N51
\inst4|inst6|output[48][6]~1740\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][6]~1740_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (\inst4|inst5|Equal0~48_combout\ & (\inst1|Mux1~1_combout\))) # (\inst5|Mux2~0_combout\ & ((((\inst4|inst5|Equal0~48_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst4|inst4|Equal0~48_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[48][6]~1740_combout\);

-- Location: FF_X23_Y9_N53
\inst4|inst7|GEN_REG:48:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][6]~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(6));

-- Location: LABCELL_X21_Y8_N6
\inst4|inst6|output[60][6]~1728\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][6]~1728_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~51_combout\ & (((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~51_combout\)))) # (\inst4|inst5|Equal0~51_combout\ & (((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~51_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~51_combout\))))) # (\inst4|inst5|Equal0~51_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~51_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[60][6]~1728_combout\);

-- Location: FF_X21_Y8_N8
\inst4|inst7|GEN_REG:60:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][6]~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(6));

-- Location: LABCELL_X21_Y5_N54
\inst4|inst6|output[56][6]~1736\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][6]~1736_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~49_combout\)))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~49_combout\)) 
-- # (\inst4|inst4|Equal0~49_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~49_combout\)))))) # (\inst4|inst5|Equal0~49_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~49_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[56][6]~1736_combout\);

-- Location: FF_X21_Y5_N56
\inst4|inst7|GEN_REG:56:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][6]~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(6));

-- Location: LABCELL_X25_Y7_N48
\inst4|inst4|outputs[6]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~36_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(6) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(6) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~36_combout\);

-- Location: LABCELL_X25_Y6_N54
\inst4|inst6|output[49][6]~1648\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][6]~1648_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~56_combout\)) # (\inst4|inst4|Equal0~56_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~56_combout\))))) # (\inst4|inst5|Equal0~56_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~56_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[49][6]~1648_combout\);

-- Location: FF_X25_Y6_N56
\inst4|inst7|GEN_REG:49:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][6]~1648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(6));

-- Location: LABCELL_X25_Y6_N42
\inst4|inst6|output[57][6]~1632\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][6]~1632_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (\inst4|inst5|Equal0~57_combout\ & (\inst1|Mux1~1_combout\))) # (\inst5|Mux2~0_combout\ & ((((\inst4|inst5|Equal0~57_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst4|inst4|Equal0~57_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~57_combout\))))) # (\inst4|inst5|Equal0~57_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~57_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[57][6]~1632_combout\);

-- Location: FF_X25_Y6_N44
\inst4|inst7|GEN_REG:57:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][6]~1632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(6));

-- Location: LABCELL_X26_Y6_N6
\inst4|inst6|output[53][6]~1616\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][6]~1616_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~58_combout\ & (\inst4|inst5|Equal0~58_combout\ & (\inst1|Mux1~1_combout\))) # (\inst4|inst4|Equal0~58_combout\ & ((((\inst4|inst5|Equal0~58_combout\ & 
-- \inst1|Mux1~1_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (\inst4|inst4|Equal0~58_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~58_combout\ & 
-- ((((\inst4|inst4|Equal0~58_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux2~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[53][6]~1616_combout\);

-- Location: FF_X26_Y6_N8
\inst4|inst7|GEN_REG:53:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][6]~1616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(6));

-- Location: MLABCELL_X23_Y8_N36
\inst4|inst6|output[61][6]~1600\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][6]~1600_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst4|inst4|Equal0~59_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~59_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst4|inst4|Equal0~59_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst4|inst4|Equal0~59_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[61][6]~1600_combout\);

-- Location: FF_X23_Y8_N38
\inst4|inst7|GEN_REG:61:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][6]~1600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(6));

-- Location: LABCELL_X26_Y7_N18
\inst4|inst4|outputs[6]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~38_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(6) ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(6) ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[6]~38_combout\);

-- Location: LABCELL_X21_Y3_N18
\inst4|inst6|output[54][6]~1668\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][6]~1668_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~54_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~54_combout\)) # (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[54][6]~1668_combout\);

-- Location: FF_X21_Y3_N20
\inst4|inst7|GEN_REG:54:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][6]~1668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(6));

-- Location: LABCELL_X25_Y8_N18
\inst4|inst6|output[50][6]~1676\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][6]~1676_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~52_combout\)))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~52_combout\)) 
-- # (\inst4|inst4|Equal0~52_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~52_combout\)))))) # (\inst4|inst5|Equal0~52_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[50][6]~1676_combout\);

-- Location: FF_X25_Y8_N20
\inst4|inst7|GEN_REG:50:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][6]~1676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(6));

-- Location: LABCELL_X19_Y1_N0
\inst4|inst6|output[58][6]~1672\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][6]~1672_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~53_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~53_combout\)) # (\inst4|inst4|Equal0~53_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~53_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~53_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[58][6]~1672_combout\);

-- Location: FF_X19_Y1_N2
\inst4|inst7|GEN_REG:58:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][6]~1672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(6));

-- Location: LABCELL_X24_Y5_N6
\inst4|inst6|output[62][6]~1664\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][6]~1664_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~55_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~55_combout\)))) # (\inst4|inst4|Equal0~55_combout\ & (((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~55_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (((\inst4|inst4|Equal0~55_combout\ & ((\inst5|Mux2~0_combout\)))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[62][6]~1664_combout\);

-- Location: FF_X24_Y5_N8
\inst4|inst7|GEN_REG:62:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][6]~1664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(6));

-- Location: LABCELL_X25_Y7_N57
\inst4|inst4|outputs[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~37_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(6) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(6) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~37_combout\);

-- Location: LABCELL_X21_Y4_N36
\inst4|inst6|output[59][6]~1544\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][6]~1544_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~61_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~61_combout\)))))) # (\inst4|inst4|Equal0~61_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~61_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst4|inst4|Equal0~61_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & 
-- ((((\inst4|inst4|Equal0~61_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[59][6]~1544_combout\);

-- Location: FF_X21_Y4_N38
\inst4|inst7|GEN_REG:59:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][6]~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(6));

-- Location: MLABCELL_X23_Y3_N24
\inst4|inst6|output[63][6]~1536\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][6]~1536_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~63_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~63_combout\)) # 
-- (\inst4|inst4|Equal0~63_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~63_combout\)))))) # (\inst4|inst5|Equal0~63_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~63_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[63][6]~1536_combout\);

-- Location: FF_X23_Y3_N26
\inst4|inst7|GEN_REG:63:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][6]~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(6));

-- Location: LABCELL_X20_Y8_N42
\inst4|inst6|output[51][6]~1548\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][6]~1548_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~60_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~60_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~60_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[51][6]~1548_combout\);

-- Location: FF_X20_Y8_N44
\inst4|inst7|GEN_REG:51:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][6]~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(6));

-- Location: LABCELL_X20_Y1_N18
\inst4|inst6|output[55][6]~1540\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][6]~1540_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~62_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~62_combout\)) # (\inst4|inst4|Equal0~62_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~62_combout\))))) # (\inst4|inst5|Equal0~62_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~62_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[55][6]~1540_combout\);

-- Location: FF_X20_Y1_N20
\inst4|inst7|GEN_REG:55:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][6]~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(6));

-- Location: LABCELL_X25_Y7_N30
\inst4|inst4|outputs[6]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~39_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(6) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(6) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[6]~39_combout\);

-- Location: LABCELL_X25_Y7_N42
\inst4|inst4|outputs[6]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~40_combout\ = ( \inst4|inst4|outputs[6]~37_combout\ & ( \inst4|inst4|outputs[6]~39_combout\ & ( ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[6]~36_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[6]~38_combout\)))) 
-- # (\inst5|Mux15~combout\) ) ) ) # ( !\inst4|inst4|outputs[6]~37_combout\ & ( \inst4|inst4|outputs[6]~39_combout\ & ( (!\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[6]~36_combout\)) # (\inst5|Mux16~combout\ & 
-- ((\inst4|inst4|outputs[6]~38_combout\))))) # (\inst5|Mux15~combout\ & (\inst5|Mux16~combout\)) ) ) ) # ( \inst4|inst4|outputs[6]~37_combout\ & ( !\inst4|inst4|outputs[6]~39_combout\ & ( (!\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\ & 
-- (\inst4|inst4|outputs[6]~36_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[6]~38_combout\))))) # (\inst5|Mux15~combout\ & (!\inst5|Mux16~combout\)) ) ) ) # ( !\inst4|inst4|outputs[6]~37_combout\ & ( !\inst4|inst4|outputs[6]~39_combout\ & ( 
-- (!\inst5|Mux15~combout\ & ((!\inst5|Mux16~combout\ & (\inst4|inst4|outputs[6]~36_combout\)) # (\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[6]~38_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst5|ALT_INV_Mux16~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~36_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~38_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~37_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~39_combout\,
	combout => \inst4|inst4|outputs[6]~40_combout\);

-- Location: LABCELL_X20_Y12_N30
\inst4|inst6|output[43][6]~1576\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][6]~1576_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~23_combout\)))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~23_combout\)) # (\inst4|inst4|Equal0~23_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~23_combout\))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[43][6]~1576_combout\);

-- Location: FF_X20_Y12_N32
\inst4|inst7|GEN_REG:43:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][6]~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(6));

-- Location: LABCELL_X21_Y11_N54
\inst4|inst6|output[40][6]~1768\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][6]~1768_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~20_combout\ & (((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~20_combout\)))) # (\inst4|inst5|Equal0~20_combout\ & (((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~20_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~20_combout\))))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[40][6]~1768_combout\);

-- Location: FF_X21_Y11_N56
\inst4|inst7|GEN_REG:40:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][6]~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(6));

-- Location: LABCELL_X21_Y11_N6
\inst4|inst6|output[41][6]~1640\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][6]~1640_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~22_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~22_combout\)))) # (\inst4|inst4|Equal0~22_combout\ & (((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~22_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (((\inst4|inst4|Equal0~22_combout\ & ((\inst5|Mux2~0_combout\)))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[41][6]~1640_combout\);

-- Location: FF_X21_Y11_N8
\inst4|inst7|GEN_REG:41:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][6]~1640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(6));

-- Location: LABCELL_X20_Y12_N42
\inst4|inst6|output[42][6]~1704\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][6]~1704_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (\inst4|inst5|Equal0~21_combout\ & (\inst1|Mux1~1_combout\))) # (\inst5|Mux2~0_combout\ & ((((\inst4|inst5|Equal0~21_combout\ & \inst1|Mux1~1_combout\)) # 
-- (\inst4|inst4|Equal0~21_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[42][6]~1704_combout\);

-- Location: FF_X20_Y12_N44
\inst4|inst7|GEN_REG:42:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][6]~1704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(6));

-- Location: LABCELL_X24_Y7_N36
\inst4|inst4|outputs[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~27_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~27_combout\);

-- Location: LABCELL_X19_Y3_N54
\inst4|inst6|output[37][6]~1624\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][6]~1624_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~26_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[37][6]~1624_combout\);

-- Location: FF_X19_Y3_N56
\inst4|inst7|GEN_REG:37:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][6]~1624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(6));

-- Location: LABCELL_X25_Y4_N12
\inst4|inst6|output[39][6]~1572\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][6]~1572_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))))) # (\inst4|inst4|Equal0~27_combout\ & (((\inst1|Mux1~1_combout\ & 
-- ((\inst4|inst5|Equal0~27_combout\)))) # (\inst5|Mux2~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (\inst4|inst4|Equal0~27_combout\ & (\inst5|Mux2~0_combout\))) # (\inst4|inst5|Equal0~27_combout\ & 
-- ((((\inst4|inst4|Equal0~27_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[39][6]~1572_combout\);

-- Location: FF_X25_Y4_N14
\inst4|inst7|GEN_REG:39:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][6]~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(6));

-- Location: MLABCELL_X23_Y5_N18
\inst4|inst6|output[38][6]~1700\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][6]~1700_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst4|inst4|Equal0~25_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & (((\inst4|inst4|Equal0~25_combout\ & 
-- (\inst5|Mux2~0_combout\))) # (\inst1|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (\inst4|inst4|Equal0~25_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~25_combout\ & 
-- ((((\inst4|inst4|Equal0~25_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[38][6]~1700_combout\);

-- Location: FF_X23_Y5_N20
\inst4|inst7|GEN_REG:38:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][6]~1700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(6));

-- Location: LABCELL_X21_Y2_N0
\inst4|inst6|output[36][6]~1764\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][6]~1764_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~24_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~24_combout\)) # 
-- (\inst4|inst4|Equal0~24_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~24_combout\)))))) # (\inst4|inst5|Equal0~24_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[36][6]~1764_combout\);

-- Location: FF_X21_Y2_N2
\inst4|inst7|GEN_REG:36:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][6]~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(6));

-- Location: LABCELL_X24_Y7_N6
\inst4|inst4|outputs[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~28_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~28_combout\);

-- Location: LABCELL_X24_Y10_N24
\inst4|inst6|output[34][6]~1708\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][6]~1708_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~17_combout\ & (((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~17_combout\)))) # (\inst4|inst5|Equal0~17_combout\ & (((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~17_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[34][6]~1708_combout\);

-- Location: FF_X24_Y10_N26
\inst4|inst7|GEN_REG:34:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][6]~1708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(6));

-- Location: LABCELL_X24_Y10_N0
\inst4|inst6|output[33][6]~1656\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][6]~1656_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~18_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~18_combout\)))) # (\inst4|inst4|Equal0~18_combout\ & (((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~18_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (((\inst4|inst4|Equal0~18_combout\ & ((\inst5|Mux2~0_combout\)))))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst4|inst4|Equal0~18_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[33][6]~1656_combout\);

-- Location: FF_X24_Y10_N2
\inst4|inst7|GEN_REG:33:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][6]~1656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(6));

-- Location: LABCELL_X19_Y8_N54
\inst4|inst6|output[32][6]~1772\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][6]~1772_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~16_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~16_combout\)) # 
-- (\inst4|inst4|Equal0~16_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~16_combout\)))))) # (\inst4|inst5|Equal0~16_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~16_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[32][6]~1772_combout\);

-- Location: FF_X19_Y8_N56
\inst4|inst7|GEN_REG:32:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][6]~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(6));

-- Location: LABCELL_X24_Y7_N42
\inst4|inst4|outputs[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~26_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~26_combout\);

-- Location: LABCELL_X20_Y8_N36
\inst4|inst6|output[45][6]~1608\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][6]~1608_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~30_combout\))))) # (\inst4|inst5|Equal0~30_combout\ & (((\inst5|Mux2~0_combout\ & 
-- ((\inst4|inst4|Equal0~30_combout\)))) # (\inst1|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~30_combout\))))) # (\inst4|inst5|Equal0~30_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~30_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[45][6]~1608_combout\);

-- Location: FF_X20_Y8_N38
\inst4|inst7|GEN_REG:45:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][6]~1608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(6));

-- Location: LABCELL_X25_Y4_N36
\inst4|inst6|output[47][6]~1568\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][6]~1568_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~31_combout\ & (((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~31_combout\)))) # (\inst4|inst5|Equal0~31_combout\ & (((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~31_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~31_combout\))))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~31_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[47][6]~1568_combout\);

-- Location: FF_X25_Y4_N38
\inst4|inst7|GEN_REG:47:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][6]~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(6));

-- Location: LABCELL_X21_Y2_N36
\inst4|inst6|output[44][6]~1760\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][6]~1760_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~28_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~28_combout\))))) # (\inst4|inst4|Equal0~28_combout\ & (((\inst1|Mux1~1_combout\ & 
-- (\inst4|inst5|Equal0~28_combout\))) # (\inst5|Mux2~0_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst4|inst4|Equal0~28_combout\ & (\inst5|Mux2~0_combout\))) # (\inst4|inst5|Equal0~28_combout\ & 
-- ((((\inst4|inst4|Equal0~28_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[44][6]~1760_combout\);

-- Location: FF_X21_Y2_N38
\inst4|inst7|GEN_REG:44:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][6]~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(6));

-- Location: LABCELL_X19_Y2_N48
\inst4|inst6|output[46][6]~1696\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][6]~1696_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst4|inst4|Equal0~29_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & (((\inst4|inst4|Equal0~29_combout\ & 
-- ((\inst5|Mux2~0_combout\)))) # (\inst1|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & (\inst4|inst4|Equal0~29_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst4|inst4|Equal0~29_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux2~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[46][6]~1696_combout\);

-- Location: FF_X19_Y2_N50
\inst4|inst7|GEN_REG:46:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][6]~1696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(6));

-- Location: LABCELL_X24_Y7_N48
\inst4|inst4|outputs[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~29_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~29_combout\);

-- Location: LABCELL_X24_Y7_N54
\inst4|inst4|outputs[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~30_combout\ = ( \inst5|Mux14~combout\ & ( \inst4|inst4|outputs[6]~29_combout\ & ( (\inst5|Mux13~combout\) # (\inst4|inst4|outputs[6]~28_combout\) ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst4|inst4|outputs[6]~29_combout\ & ( 
-- (!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~26_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~27_combout\)) ) ) ) # ( \inst5|Mux14~combout\ & ( !\inst4|inst4|outputs[6]~29_combout\ & ( (\inst4|inst4|outputs[6]~28_combout\ & 
-- !\inst5|Mux13~combout\) ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst4|inst4|outputs[6]~29_combout\ & ( (!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[6]~26_combout\))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~27_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[6]~27_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[6]~28_combout\,
	datac => \inst5|ALT_INV_Mux13~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~26_combout\,
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~29_combout\,
	combout => \inst4|inst4|outputs[6]~30_combout\);

-- Location: LABCELL_X20_Y2_N42
\inst4|inst6|output[14][6]~1712\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][6]~1712_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~13_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~13_combout\))) # (\inst4|inst4|Equal0~13_combout\ & (((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~13_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & (((\inst4|inst4|Equal0~13_combout\ & ((\inst5|Mux2~0_combout\)))))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst4|inst4|Equal0~13_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux2~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[14][6]~1712_combout\);

-- Location: FF_X20_Y2_N44
\inst4|inst7|GEN_REG:14:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][6]~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(6));

-- Location: LABCELL_X20_Y1_N24
\inst4|inst6|output[12][6]~1776\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][6]~1776_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~12_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~12_combout\)) # (\inst4|inst4|Equal0~12_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[12][6]~1776_combout\);

-- Location: FF_X20_Y1_N26
\inst4|inst7|GEN_REG:12:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][6]~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(6));

-- Location: LABCELL_X25_Y5_N6
\inst4|inst6|output[13][6]~1612\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][6]~1612_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~14_combout\ & (((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~14_combout\)))) # (\inst4|inst5|Equal0~14_combout\ & (((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~14_combout\)) # (\inst1|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~14_combout\))))) # (\inst4|inst5|Equal0~14_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~14_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[13][6]~1612_combout\);

-- Location: FF_X25_Y5_N8
\inst4|inst7|GEN_REG:13:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][6]~1612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(6));

-- Location: LABCELL_X19_Y3_N42
\inst4|inst6|output[15][6]~1584\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][6]~1584_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & (((\inst5|Mux2~0_combout\ & 
-- ((\inst4|inst4|Equal0~15_combout\)))) # (\inst1|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~15_combout\))))) # (\inst4|inst5|Equal0~15_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~15_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[15][6]~1584_combout\);

-- Location: FF_X19_Y3_N44
\inst4|inst7|GEN_REG:15:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][6]~1584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(6));

-- Location: LABCELL_X26_Y7_N48
\inst4|inst4|outputs[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~24_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(6) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(6) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~24_combout\);

-- Location: LABCELL_X19_Y10_N24
\inst4|inst6|output[3][6]~1596\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][6]~1596_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~3_combout\)))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~3_combout\)) # (\inst4|inst4|Equal0~3_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~3_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~3_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[3][6]~1596_combout\);

-- Location: FF_X19_Y10_N26
\inst4|inst7|GEN_REG:3:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][6]~1596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(6));

-- Location: MLABCELL_X23_Y10_N54
\inst4|inst6|output[0][6]~1788\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][6]~1788_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~0_combout\)))))) # (\inst4|inst4|Equal0~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~0_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & (\inst4|inst4|Equal0~0_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[0][6]~1788_combout\);

-- Location: FF_X23_Y10_N56
\inst4|inst7|GEN_REG:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][6]~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(6));

-- Location: LABCELL_X19_Y10_N54
\inst4|inst6|output[2][6]~1724\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][6]~1724_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~1_combout\))))) # (\inst4|inst4|Equal0~1_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~1_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst4|inst4|Equal0~1_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux2~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[2][6]~1724_combout\);

-- Location: FF_X19_Y10_N56
\inst4|inst7|GEN_REG:2:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][6]~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(6));

-- Location: LABCELL_X25_Y10_N0
\inst4|inst6|output[1][6]~1660\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][6]~1660_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~2_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~2_combout\)) # 
-- (\inst4|inst4|Equal0~2_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~2_combout\)))))) # (\inst4|inst5|Equal0~2_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~2_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[1][6]~1660_combout\);

-- Location: FF_X25_Y10_N2
\inst4|inst7|GEN_REG:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][6]~1660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(6));

-- Location: LABCELL_X26_Y7_N24
\inst4|inst4|outputs[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~21_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(6) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(6) ) ) ) # ( \inst5|Mux16~combout\ 
-- & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(6) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~21_combout\);

-- Location: MLABCELL_X23_Y5_N54
\inst4|inst6|output[10][6]~1720\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][6]~1720_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~5_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~5_combout\)) # 
-- (\inst4|inst4|Equal0~5_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~5_combout\)))))) # (\inst4|inst5|Equal0~5_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~5_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[10][6]~1720_combout\);

-- Location: FF_X23_Y5_N56
\inst4|inst7|GEN_REG:10:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][6]~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(6));

-- Location: LABCELL_X20_Y2_N24
\inst4|inst6|output[8][6]~1784\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][6]~1784_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~4_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))) # (\inst4|inst4|Equal0~4_combout\ & (((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~4_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (((\inst4|inst4|Equal0~4_combout\ & ((\inst5|Mux2~0_combout\)))))) # (\inst4|inst5|Equal0~4_combout\ & 
-- ((((\inst4|inst4|Equal0~4_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[8][6]~1784_combout\);

-- Location: FF_X20_Y2_N26
\inst4|inst7|GEN_REG:8:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][6]~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(6));

-- Location: LABCELL_X19_Y2_N12
\inst4|inst6|output[11][6]~1592\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][6]~1592_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~7_combout\)))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~7_combout\)) # (\inst4|inst4|Equal0~7_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[11][6]~1592_combout\);

-- Location: FF_X19_Y2_N14
\inst4|inst7|GEN_REG:11:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][6]~1592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(6));

-- Location: MLABCELL_X23_Y4_N48
\inst4|inst6|output[9][6]~1644\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][6]~1644_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~6_combout\)))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~6_combout\)) # 
-- (\inst4|inst4|Equal0~6_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~6_combout\)))))) # (\inst4|inst5|Equal0~6_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~6_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[9][6]~1644_combout\);

-- Location: FF_X23_Y4_N50
\inst4|inst7|GEN_REG:9:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][6]~1644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(6));

-- Location: LABCELL_X26_Y7_N54
\inst4|inst4|outputs[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~22_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(6) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(6) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[6]~22_combout\);

-- Location: LABCELL_X26_Y6_N54
\inst4|inst6|output[7][6]~1588\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][6]~1588_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~11_combout\ & (\inst4|inst5|Equal0~11_combout\ & (\inst1|Mux1~1_combout\))) # (\inst4|inst4|Equal0~11_combout\ & ((((\inst4|inst5|Equal0~11_combout\ & 
-- \inst1|Mux1~1_combout\)) # (\inst5|Mux2~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (\inst4|inst4|Equal0~11_combout\ & (((\inst5|Mux2~0_combout\))))) # (\inst4|inst5|Equal0~11_combout\ & 
-- ((((\inst4|inst4|Equal0~11_combout\ & \inst5|Mux2~0_combout\)) # (\inst8|dataOut[6]~3_combout\)) # (\inst8|dataOut[6]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux2~0_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[7][6]~1588_combout\);

-- Location: FF_X26_Y6_N56
\inst4|inst7|GEN_REG:7:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][6]~1588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(6));

-- Location: LABCELL_X21_Y5_N42
\inst4|inst6|output[5][6]~1628\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][6]~1628_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~10_combout\))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~10_combout\)) # 
-- (\inst4|inst4|Equal0~10_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~10_combout\)))))) # (\inst4|inst5|Equal0~10_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~10_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[5][6]~1628_combout\);

-- Location: FF_X21_Y5_N44
\inst4|inst7|GEN_REG:5:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][6]~1628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(6));

-- Location: LABCELL_X21_Y3_N36
\inst4|inst6|output[4][6]~1780\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][6]~1780_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & (\inst4|inst5|Equal0~8_combout\))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~8_combout\)) 
-- # (\inst4|inst4|Equal0~8_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~8_combout\))))) # (\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[4][6]~1780_combout\);

-- Location: FF_X21_Y3_N38
\inst4|inst7|GEN_REG:4:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][6]~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(6));

-- Location: LABCELL_X19_Y1_N24
\inst4|inst6|output[6][6]~1716\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][6]~1716_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~9_combout\)))))) # (\inst5|Mux2~0_combout\ & ((((\inst1|Mux1~1_combout\ & 
-- \inst4|inst5|Equal0~9_combout\)) # (\inst4|inst4|Equal0~9_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & (\inst5|Mux2~0_combout\ & (((\inst4|inst4|Equal0~9_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & 
-- ((((\inst5|Mux2~0_combout\ & \inst4|inst4|Equal0~9_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux2~0_combout\,
	datab => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[6][6]~1716_combout\);

-- Location: FF_X19_Y1_N26
\inst4|inst7|GEN_REG:6:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][6]~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(6));

-- Location: LABCELL_X26_Y7_N6
\inst4|inst4|outputs[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~23_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(6) ) ) ) # ( \inst5|Mux15~combout\ 
-- & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(6) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[6]~23_combout\);

-- Location: LABCELL_X26_Y7_N42
\inst4|inst4|outputs[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~25_combout\ = ( \inst4|inst4|outputs[6]~22_combout\ & ( \inst4|inst4|outputs[6]~23_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\) # (\inst4|inst4|outputs[6]~21_combout\)))) # (\inst5|Mux13~combout\ & 
-- (((!\inst5|Mux14~combout\)) # (\inst4|inst4|outputs[6]~24_combout\))) ) ) ) # ( !\inst4|inst4|outputs[6]~22_combout\ & ( \inst4|inst4|outputs[6]~23_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst5|Mux14~combout\) # (\inst4|inst4|outputs[6]~21_combout\)))) 
-- # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~24_combout\ & ((\inst5|Mux14~combout\)))) ) ) ) # ( \inst4|inst4|outputs[6]~22_combout\ & ( !\inst4|inst4|outputs[6]~23_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[6]~21_combout\ & 
-- !\inst5|Mux14~combout\)))) # (\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\)) # (\inst4|inst4|outputs[6]~24_combout\))) ) ) ) # ( !\inst4|inst4|outputs[6]~22_combout\ & ( !\inst4|inst4|outputs[6]~23_combout\ & ( (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[6]~21_combout\ & !\inst5|Mux14~combout\)))) # (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[6]~24_combout\ & ((\inst5|Mux14~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[6]~24_combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~21_combout\,
	datad => \inst5|ALT_INV_Mux14~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~22_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~23_combout\,
	combout => \inst4|inst4|outputs[6]~25_combout\);

-- Location: LABCELL_X25_Y7_N36
\inst4|inst4|outputs[6]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[6]~41_combout\ = ( \inst4|inst4|outputs[6]~30_combout\ & ( \inst4|inst4|outputs[6]~25_combout\ & ( (!\inst5|Mux12~combout\) # ((!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[6]~35_combout\)) # (\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[6]~40_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[6]~30_combout\ & ( \inst4|inst4|outputs[6]~25_combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\)) # (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[6]~35_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~40_combout\))))) ) ) ) # ( \inst4|inst4|outputs[6]~30_combout\ & ( !\inst4|inst4|outputs[6]~25_combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\)) # 
-- (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[6]~35_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~40_combout\))))) ) ) ) # ( !\inst4|inst4|outputs[6]~30_combout\ & ( !\inst4|inst4|outputs[6]~25_combout\ & ( 
-- (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[6]~35_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[6]~40_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~35_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~40_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[6]~30_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[6]~25_combout\,
	combout => \inst4|inst4|outputs[6]~41_combout\);

-- Location: LABCELL_X19_Y6_N48
\inst1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~5_sumout\ = SUM(( \inst4|inst4|outputs[6]~41_combout\ ) + ( \inst4|inst5|outputs[6]~41_combout\ ) + ( \inst1|Add0~10\ ))
-- \inst1|Add0~6\ = CARRY(( \inst4|inst4|outputs[6]~41_combout\ ) + ( \inst4|inst5|outputs[6]~41_combout\ ) + ( \inst1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	cin => \inst1|Add0~10\,
	sumout => \inst1|Add0~5_sumout\,
	cout => \inst1|Add0~6\);

-- Location: LABCELL_X21_Y6_N48
\inst1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~5_sumout\ = SUM(( \inst4|inst4|outputs[6]~41_combout\ ) + ( GND ) + ( \inst1|Add2~10\ ))
-- \inst1|Add2~6\ = CARRY(( \inst4|inst4|outputs[6]~41_combout\ ) + ( GND ) + ( \inst1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	cin => \inst1|Add2~10\,
	sumout => \inst1|Add2~5_sumout\,
	cout => \inst1|Add2~6\);

-- Location: LABCELL_X20_Y6_N48
\inst1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~5_sumout\ = SUM(( !\inst4|inst5|outputs[6]~41_combout\ $ (\inst4|inst4|outputs[6]~41_combout\) ) + ( \inst1|Add1~11\ ) + ( \inst1|Add1~10\ ))
-- \inst1|Add1~6\ = CARRY(( !\inst4|inst5|outputs[6]~41_combout\ $ (\inst4|inst4|outputs[6]~41_combout\) ) + ( \inst1|Add1~11\ ) + ( \inst1|Add1~10\ ))
-- \inst1|Add1~7\ = SHARE((!\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	cin => \inst1|Add1~10\,
	sharein => \inst1|Add1~11\,
	sumout => \inst1|Add1~5_sumout\,
	cout => \inst1|Add1~6\,
	shareout => \inst1|Add1~7\);

-- Location: LABCELL_X20_Y6_N12
\inst1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~0_combout\ = ( \inst1|Add2~5_sumout\ & ( \inst1|Add1~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[6]~41_combout\) # (\inst4|inst5|outputs[6]~41_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & 
-- ((!\inst5|Mux26~0_combout\) # ((\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\)))) ) ) ) # ( !\inst1|Add2~5_sumout\ & ( \inst1|Add1~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[6]~41_combout\) # 
-- (\inst4|inst5|outputs[6]~41_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\))) ) ) ) # ( \inst1|Add2~5_sumout\ & ( 
-- !\inst1|Add1~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[6]~41_combout\) # (\inst4|inst5|outputs[6]~41_combout\)))) # (\inst5|Mux28~0_combout\ & ((!\inst5|Mux26~0_combout\) # 
-- ((\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\)))) ) ) ) # ( !\inst1|Add2~5_sumout\ & ( !\inst1|Add1~5_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[6]~41_combout\) # 
-- (\inst4|inst5|outputs[6]~41_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst5|Mux26~0_combout\ & (\inst4|inst5|outputs[6]~41_combout\ & \inst4|inst4|outputs[6]~41_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001001010011001100110100101010101010110110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	datae => \inst1|ALT_INV_Add2~5_sumout\,
	dataf => \inst1|ALT_INV_Add1~5_sumout\,
	combout => \inst1|Mux1~0_combout\);

-- Location: LABCELL_X20_Y6_N0
\inst1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux1~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[6]~41_combout\ $ (((\inst5|Mux28~0_combout\ & (!\inst4|inst5|outputs[6]~41_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux1~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[6]~41_combout\)))) # (\inst5|Mux28~0_combout\ & (\inst1|Add0~5_sumout\)))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux1~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000110001000000000001001000110010111111011100110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux27~0_combout\,
	datac => \inst1|ALT_INV_Add0~5_sumout\,
	datad => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux1~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	combout => \inst1|Mux1~1_combout\);

-- Location: LABCELL_X21_Y8_N54
\inst4|inst6|output[35][6]~1580\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][6]~1580_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux2~0_combout\ & (\inst1|Mux1~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))) # (\inst5|Mux2~0_combout\ & (((\inst1|Mux1~1_combout\ & \inst4|inst5|Equal0~19_combout\)) 
-- # (\inst4|inst4|Equal0~19_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (((\inst5|Mux2~0_combout\ & ((\inst4|inst4|Equal0~19_combout\)))))) # (\inst4|inst5|Equal0~19_combout\ & ((((\inst5|Mux2~0_combout\ & 
-- \inst4|inst4|Equal0~19_combout\)) # (\inst8|dataOut[6]~2_combout\)) # (\inst8|dataOut[6]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[6]~3_combout\,
	datab => \inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst8|ALT_INV_dataOut[6]~2_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux1~1_combout\,
	combout => \inst4|inst6|output[35][6]~1580_combout\);

-- Location: FF_X21_Y8_N56
\inst4|inst7|GEN_REG:35:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][6]~1580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(6));

-- Location: LABCELL_X24_Y7_N24
\inst4|inst5|outputs[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~37_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[6]~37_combout\);

-- Location: LABCELL_X25_Y7_N33
\inst4|inst5|outputs[6]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~39_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~39_combout\);

-- Location: MLABCELL_X23_Y7_N0
\inst4|inst5|outputs[6]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~38_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~38_combout\);

-- Location: LABCELL_X26_Y7_N30
\inst4|inst5|outputs[6]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~36_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(6) ) ) ) # ( \inst5|Mux19~combout\ 
-- & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~36_combout\);

-- Location: LABCELL_X25_Y7_N24
\inst4|inst5|outputs[6]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~40_combout\ = ( \inst5|Mux18~combout\ & ( \inst4|inst5|outputs[6]~36_combout\ & ( (!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~38_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~39_combout\)) ) ) ) # ( 
-- !\inst5|Mux18~combout\ & ( \inst4|inst5|outputs[6]~36_combout\ & ( (!\inst5|Mux17~combout\) # (\inst4|inst5|outputs[6]~37_combout\) ) ) ) # ( \inst5|Mux18~combout\ & ( !\inst4|inst5|outputs[6]~36_combout\ & ( (!\inst5|Mux17~combout\ & 
-- ((\inst4|inst5|outputs[6]~38_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~39_combout\)) ) ) ) # ( !\inst5|Mux18~combout\ & ( !\inst4|inst5|outputs[6]~36_combout\ & ( (\inst5|Mux17~combout\ & \inst4|inst5|outputs[6]~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[6]~37_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~39_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~38_combout\,
	datae => \inst5|ALT_INV_Mux18~combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~36_combout\,
	combout => \inst4|inst5|outputs[6]~40_combout\);

-- Location: LABCELL_X25_Y9_N24
\inst4|inst5|outputs[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~34_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~34_combout\);

-- Location: LABCELL_X25_Y9_N36
\inst4|inst5|outputs[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~32_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~32_combout\);

-- Location: LABCELL_X25_Y9_N54
\inst4|inst5|outputs[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~33_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~33_combout\);

-- Location: LABCELL_X25_Y9_N42
\inst4|inst5|outputs[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~31_combout\ = ( \inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( \inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(6) ) ) ) # ( !\inst5|Mux17~combout\ & ( !\inst5|Mux18~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux17~combout\,
	dataf => \inst5|ALT_INV_Mux18~combout\,
	combout => \inst4|inst5|outputs[6]~31_combout\);

-- Location: LABCELL_X25_Y9_N0
\inst4|inst5|outputs[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~35_combout\ = ( \inst4|inst5|outputs[6]~33_combout\ & ( \inst4|inst5|outputs[6]~31_combout\ & ( (!\inst5|Mux19~combout\) # ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~32_combout\))) # (\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[6]~34_combout\))) ) ) ) # ( !\inst4|inst5|outputs[6]~33_combout\ & ( \inst4|inst5|outputs[6]~31_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & 
-- ((\inst4|inst5|outputs[6]~32_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[6]~34_combout\)))) ) ) ) # ( \inst4|inst5|outputs[6]~33_combout\ & ( !\inst4|inst5|outputs[6]~31_combout\ & ( (!\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\)))) 
-- # (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~32_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[6]~34_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~33_combout\ & ( !\inst4|inst5|outputs[6]~31_combout\ & ( 
-- (\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[6]~32_combout\))) # (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[6]~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~34_combout\,
	datab => \inst5|ALT_INV_Mux19~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~32_combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~33_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~31_combout\,
	combout => \inst4|inst5|outputs[6]~35_combout\);

-- Location: LABCELL_X25_Y7_N54
\inst4|inst5|outputs[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~29_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~29_combout\);

-- Location: LABCELL_X24_Y7_N18
\inst4|inst5|outputs[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~28_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[6]~28_combout\);

-- Location: LABCELL_X26_Y7_N36
\inst4|inst5|outputs[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~26_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(6) ) ) ) # ( \inst5|Mux19~combout\ 
-- & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~26_combout\);

-- Location: LABCELL_X24_Y7_N3
\inst4|inst5|outputs[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~27_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[6]~27_combout\);

-- Location: LABCELL_X25_Y7_N0
\inst4|inst5|outputs[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~30_combout\ = ( \inst4|inst5|outputs[6]~26_combout\ & ( \inst4|inst5|outputs[6]~27_combout\ & ( (!\inst5|Mux18~combout\) # ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~28_combout\))) # (\inst5|Mux17~combout\ & 
-- (\inst4|inst5|outputs[6]~29_combout\))) ) ) ) # ( !\inst4|inst5|outputs[6]~26_combout\ & ( \inst4|inst5|outputs[6]~27_combout\ & ( (!\inst5|Mux17~combout\ & (((\inst4|inst5|outputs[6]~28_combout\ & \inst5|Mux18~combout\)))) # (\inst5|Mux17~combout\ & 
-- (((!\inst5|Mux18~combout\)) # (\inst4|inst5|outputs[6]~29_combout\))) ) ) ) # ( \inst4|inst5|outputs[6]~26_combout\ & ( !\inst4|inst5|outputs[6]~27_combout\ & ( (!\inst5|Mux17~combout\ & (((!\inst5|Mux18~combout\) # 
-- (\inst4|inst5|outputs[6]~28_combout\)))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~29_combout\ & ((\inst5|Mux18~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~26_combout\ & ( !\inst4|inst5|outputs[6]~27_combout\ & ( (\inst5|Mux18~combout\ & 
-- ((!\inst5|Mux17~combout\ & ((\inst4|inst5|outputs[6]~28_combout\))) # (\inst5|Mux17~combout\ & (\inst4|inst5|outputs[6]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~29_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[6]~28_combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst5|ALT_INV_Mux18~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~26_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~27_combout\,
	combout => \inst4|inst5|outputs[6]~30_combout\);

-- Location: LABCELL_X24_Y7_N30
\inst4|inst5|outputs[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~22_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[6]~22_combout\);

-- Location: LABCELL_X25_Y7_N9
\inst4|inst5|outputs[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~24_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~24_combout\);

-- Location: LABCELL_X26_Y7_N3
\inst4|inst5|outputs[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~21_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(6) ) ) ) # ( \inst5|Mux19~combout\ 
-- & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(6) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[6]~21_combout\);

-- Location: LABCELL_X26_Y8_N6
\inst4|inst5|outputs[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~23_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(6) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(6) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(6),
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(6),
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(6),
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(6),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[6]~23_combout\);

-- Location: LABCELL_X25_Y7_N18
\inst4|inst5|outputs[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~25_combout\ = ( \inst4|inst5|outputs[6]~21_combout\ & ( \inst4|inst5|outputs[6]~23_combout\ & ( (!\inst5|Mux17~combout\) # ((!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[6]~22_combout\)) # (\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[6]~24_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~21_combout\ & ( \inst4|inst5|outputs[6]~23_combout\ & ( (!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[6]~22_combout\ & (\inst5|Mux17~combout\))) # (\inst5|Mux18~combout\ & 
-- (((!\inst5|Mux17~combout\) # (\inst4|inst5|outputs[6]~24_combout\)))) ) ) ) # ( \inst4|inst5|outputs[6]~21_combout\ & ( !\inst4|inst5|outputs[6]~23_combout\ & ( (!\inst5|Mux18~combout\ & (((!\inst5|Mux17~combout\)) # 
-- (\inst4|inst5|outputs[6]~22_combout\))) # (\inst5|Mux18~combout\ & (((\inst5|Mux17~combout\ & \inst4|inst5|outputs[6]~24_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~21_combout\ & ( !\inst4|inst5|outputs[6]~23_combout\ & ( (\inst5|Mux17~combout\ & 
-- ((!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[6]~22_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[6]~24_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[6]~22_combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst5|ALT_INV_Mux17~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~24_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~21_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~23_combout\,
	combout => \inst4|inst5|outputs[6]~25_combout\);

-- Location: LABCELL_X25_Y7_N12
\inst4|inst5|outputs[6]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[6]~41_combout\ = ( \inst4|inst5|outputs[6]~30_combout\ & ( \inst4|inst5|outputs[6]~25_combout\ & ( (!\inst5|Mux22~combout\) # ((!\inst5|Mux21~combout\ & ((\inst4|inst5|outputs[6]~35_combout\))) # (\inst5|Mux21~combout\ & 
-- (\inst4|inst5|outputs[6]~40_combout\))) ) ) ) # ( !\inst4|inst5|outputs[6]~30_combout\ & ( \inst4|inst5|outputs[6]~25_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\) # ((\inst4|inst5|outputs[6]~35_combout\)))) # (\inst5|Mux21~combout\ & 
-- (\inst5|Mux22~combout\ & (\inst4|inst5|outputs[6]~40_combout\))) ) ) ) # ( \inst4|inst5|outputs[6]~30_combout\ & ( !\inst4|inst5|outputs[6]~25_combout\ & ( (!\inst5|Mux21~combout\ & (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[6]~35_combout\)))) # 
-- (\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\) # ((\inst4|inst5|outputs[6]~40_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[6]~30_combout\ & ( !\inst4|inst5|outputs[6]~25_combout\ & ( (\inst5|Mux22~combout\ & ((!\inst5|Mux21~combout\ & 
-- ((\inst4|inst5|outputs[6]~35_combout\))) # (\inst5|Mux21~combout\ & (\inst4|inst5|outputs[6]~40_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst5|ALT_INV_Mux22~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[6]~40_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[6]~35_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[6]~30_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~25_combout\,
	combout => \inst4|inst5|outputs[6]~41_combout\);

-- Location: FF_X12_Y8_N44
\inst8|AddressR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~5_sumout\,
	asdata => \inst4|inst5|outputs[6]~41_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(14));

-- Location: MLABCELL_X13_Y8_N18
\inst8|addressStorage|Q[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[14]~feeder_combout\ = ( \inst8|AddressR\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(14),
	combout => \inst8|addressStorage|Q[14]~feeder_combout\);

-- Location: FF_X13_Y8_N20
\inst8|addressStorage|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(14));

-- Location: LABCELL_X12_Y8_N45
\inst8|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~1_sumout\ = SUM(( \inst8|addressStorage|Q\(15) ) + ( GND ) + ( \inst8|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(15),
	cin => \inst8|Add0~6\,
	sumout => \inst8|Add0~1_sumout\);

-- Location: LABCELL_X20_Y7_N36
\inst5|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux1~1_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(7) & ( \inst5|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_Mux1~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst5|Mux1~1_combout\);

-- Location: IOIBUF_X18_Y0_N18
\PORT1IN[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(15),
	o => \PORT1IN[15]~input_o\);

-- Location: FF_X13_Y6_N20
\inst10|GEN_REG_sIn:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[15]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:1:REGX|Q\(7));

-- Location: LABCELL_X12_Y6_N42
\inst8|dataOut[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[7]~0_combout\ = ( \inst10|outputmux|Equal0~0_combout\ & ( \inst10|outputmux|Equal0~2_combout\ & ( (\inst10|GEN_REG_sIn:1:REGX|Q\(7) & (\inst8|addressStorage|Q\(0) & \inst10|outputmux|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|GEN_REG_sIn:1:REGX|ALT_INV_Q\(7),
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	datad => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datae => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	combout => \inst8|dataOut[7]~0_combout\);

-- Location: LABCELL_X19_Y6_N51
\inst1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add0~1_sumout\ = SUM(( \inst4|inst5|outputs[7]~20_combout\ ) + ( \inst4|inst4|outputs[7]~20_combout\ ) + ( \inst1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	cin => \inst1|Add0~6\,
	sumout => \inst1|Add0~1_sumout\);

-- Location: LABCELL_X21_Y6_N51
\inst1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add2~1_sumout\ = SUM(( \inst4|inst4|outputs[7]~20_combout\ ) + ( GND ) + ( \inst1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	cin => \inst1|Add2~6\,
	sumout => \inst1|Add2~1_sumout\);

-- Location: LABCELL_X20_Y6_N51
\inst1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Add1~1_sumout\ = SUM(( !\inst4|inst4|outputs[7]~20_combout\ $ (\inst4|inst5|outputs[7]~20_combout\) ) + ( \inst1|Add1~7\ ) + ( \inst1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	cin => \inst1|Add1~6\,
	sharein => \inst1|Add1~7\,
	sumout => \inst1|Add1~1_sumout\);

-- Location: LABCELL_X20_Y6_N24
\inst1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~0_combout\ = ( \inst4|inst5|outputs[7]~20_combout\ & ( \inst1|Add1~1_sumout\ & ( (!\inst5|Mux28~0_combout\) # ((!\inst5|Mux26~0_combout\ & (\inst1|Add2~1_sumout\)) # (\inst5|Mux26~0_combout\ & ((\inst4|inst4|outputs[7]~20_combout\)))) ) ) ) # 
-- ( !\inst4|inst5|outputs[7]~20_combout\ & ( \inst1|Add1~1_sumout\ & ( (!\inst5|Mux28~0_combout\ & (((\inst4|inst4|outputs[7]~20_combout\)) # (\inst5|Mux26~0_combout\))) # (\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\ & (\inst1|Add2~1_sumout\))) ) ) 
-- ) # ( \inst4|inst5|outputs[7]~20_combout\ & ( !\inst1|Add1~1_sumout\ & ( (!\inst5|Mux28~0_combout\ & (!\inst5|Mux26~0_combout\)) # (\inst5|Mux28~0_combout\ & ((!\inst5|Mux26~0_combout\ & (\inst1|Add2~1_sumout\)) # (\inst5|Mux26~0_combout\ & 
-- ((\inst4|inst4|outputs[7]~20_combout\))))) ) ) ) # ( !\inst4|inst5|outputs[7]~20_combout\ & ( !\inst1|Add1~1_sumout\ & ( (!\inst5|Mux26~0_combout\ & ((!\inst5|Mux28~0_combout\ & ((\inst4|inst4|outputs[7]~20_combout\))) # (\inst5|Mux28~0_combout\ & 
-- (\inst1|Add2~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100100011001001110100100110101011101010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst5|ALT_INV_Mux26~0_combout\,
	datac => \inst1|ALT_INV_Add2~1_sumout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	dataf => \inst1|ALT_INV_Add1~1_sumout\,
	combout => \inst1|Mux0~0_combout\);

-- Location: LABCELL_X19_Y6_N54
\inst1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mux0~1_combout\ = ( !\inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & (!\inst4|inst4|outputs[7]~20_combout\ $ (((\inst5|Mux28~0_combout\ & (!\inst4|inst5|outputs[7]~20_combout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux0~0_combout\))))) ) ) # ( \inst5|Mux26~0_combout\ & ( (!\inst5|Mux27~0_combout\ & ((!\inst5|Mux28~0_combout\ & (\inst4|inst4|outputs[7]~20_combout\)) # (\inst5|Mux28~0_combout\ & (((\inst1|Add0~1_sumout\)))))) # (\inst5|Mux27~0_combout\ & 
-- ((((\inst1|Mux0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1001110000000000001001110000000010011100111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux28~0_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	datac => \inst1|ALT_INV_Add0~1_sumout\,
	datad => \inst5|ALT_INV_Mux27~0_combout\,
	datae => \inst5|ALT_INV_Mux26~0_combout\,
	dataf => \inst1|ALT_INV_Mux0~0_combout\,
	datag => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	combout => \inst1|Mux0~1_combout\);

-- Location: LABCELL_X26_Y5_N48
\inst4|inst6|output[39][7]~1936\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[39][7]~1936_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~27_combout\)))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~27_combout\)) # (\inst4|inst4|Equal0~27_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~27_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~27_combout\))))) # (\inst4|inst5|Equal0~27_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~27_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~27_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~27_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[39][7]~1936_combout\);

-- Location: FF_X26_Y5_N50
\inst4|inst7|GEN_REG:39:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(39),
	d => \inst4|inst6|output[39][7]~1936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:39:REGX|Q\(7));

-- Location: LABCELL_X20_Y4_N0
\inst4|inst6|output[36][7]~1948\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[36][7]~1948_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~24_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~24_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~24_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~24_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~24_combout\))))) # (\inst4|inst5|Equal0~24_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~24_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~24_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~24_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[36][7]~1948_combout\);

-- Location: FF_X20_Y4_N2
\inst4|inst7|GEN_REG:36:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(36),
	d => \inst4|inst6|output[36][7]~1948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:36:REGX|Q\(7));

-- Location: LABCELL_X24_Y6_N24
\inst4|inst6|output[38][7]~1944\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[38][7]~1944_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~25_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~25_combout\)) 
-- # (\inst4|inst4|Equal0~25_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~25_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~25_combout\)))))) # (\inst4|inst5|Equal0~25_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~25_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~25_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~25_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[38][7]~1944_combout\);

-- Location: FF_X24_Y6_N26
\inst4|inst7|GEN_REG:38:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(38),
	d => \inst4|inst6|output[38][7]~1944_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:38:REGX|Q\(7));

-- Location: LABCELL_X19_Y3_N36
\inst4|inst6|output[37][7]~1940\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[37][7]~1940_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~26_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~26_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~26_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~26_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~26_combout\))))) # (\inst4|inst5|Equal0~26_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~26_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~26_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~26_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[37][7]~1940_combout\);

-- Location: FF_X19_Y3_N38
\inst4|inst7|GEN_REG:37:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(37),
	d => \inst4|inst6|output[37][7]~1940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:37:REGX|Q\(7));

-- Location: LABCELL_X17_Y4_N18
\inst4|inst5|outputs[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~7_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(7) ) ) ) # ( \inst5|Mux21~combout\ 
-- & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~7_combout\);

-- Location: LABCELL_X20_Y11_N36
\inst4|inst6|output[41][7]~1956\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[41][7]~1956_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~22_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~22_combout\))))) # (\inst4|inst4|Equal0~22_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~22_combout\)) # (\inst5|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~22_combout\ & (\inst4|inst4|Equal0~22_combout\ & (((\inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~22_combout\ & 
-- ((((\inst4|inst4|Equal0~22_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~22_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~22_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux1~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[41][7]~1956_combout\);

-- Location: FF_X20_Y11_N38
\inst4|inst7|GEN_REG:41:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(41),
	d => \inst4|inst6|output[41][7]~1956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:41:REGX|Q\(7));

-- Location: MLABCELL_X18_Y5_N54
\inst4|inst6|output[40][7]~1964\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[40][7]~1964_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~20_combout\)))))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~20_combout\)))) # (\inst4|inst4|Equal0~20_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~20_combout\ & (\inst5|Mux1~1_combout\ & (\inst4|inst4|Equal0~20_combout\))) # (\inst4|inst5|Equal0~20_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~20_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~20_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~20_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[40][7]~1964_combout\);

-- Location: FF_X18_Y5_N56
\inst4|inst7|GEN_REG:40:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(40),
	d => \inst4|inst6|output[40][7]~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:40:REGX|Q\(7));

-- Location: LABCELL_X19_Y4_N48
\inst4|inst6|output[43][7]~1952\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[43][7]~1952_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~23_combout\)))) # (\inst4|inst5|Equal0~23_combout\ & (((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~23_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~23_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~23_combout\))))) # (\inst4|inst5|Equal0~23_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~23_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~23_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~23_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[43][7]~1952_combout\);

-- Location: FF_X19_Y4_N50
\inst4|inst7|GEN_REG:43:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(43),
	d => \inst4|inst6|output[43][7]~1952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:43:REGX|Q\(7));

-- Location: LABCELL_X20_Y11_N24
\inst4|inst6|output[42][7]~1960\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[42][7]~1960_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~21_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~21_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~21_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~21_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~21_combout\))))) # (\inst4|inst5|Equal0~21_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~21_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~21_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~21_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[42][7]~1960_combout\);

-- Location: FF_X20_Y11_N26
\inst4|inst7|GEN_REG:42:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(42),
	d => \inst4|inst6|output[42][7]~1960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:42:REGX|Q\(7));

-- Location: LABCELL_X17_Y4_N6
\inst4|inst5|outputs[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~6_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(7) ) ) ) # ( \inst5|Mux21~combout\ 
-- & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~6_combout\);

-- Location: LABCELL_X12_Y6_N0
\inst4|inst6|output[34][7]~1976\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[34][7]~1976_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~17_combout\)))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~17_combout\)) # (\inst4|inst4|Equal0~17_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~17_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~17_combout\))))) # (\inst4|inst5|Equal0~17_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~17_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~17_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~17_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[34][7]~1976_combout\);

-- Location: FF_X12_Y6_N2
\inst4|inst7|GEN_REG:34:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(34),
	d => \inst4|inst6|output[34][7]~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:34:REGX|Q\(7));

-- Location: MLABCELL_X18_Y8_N6
\inst4|inst6|output[35][7]~1968\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[35][7]~1968_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~19_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~19_combout\)) 
-- # (\inst4|inst4|Equal0~19_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~19_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~19_combout\)))))) # (\inst4|inst5|Equal0~19_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~19_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~19_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~19_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[35][7]~1968_combout\);

-- Location: FF_X18_Y8_N8
\inst4|inst7|GEN_REG:35:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(35),
	d => \inst4|inst6|output[35][7]~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:35:REGX|Q\(7));

-- Location: MLABCELL_X18_Y8_N24
\inst4|inst6|output[33][7]~1972\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[33][7]~1972_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~18_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~18_combout\)))) # (\inst4|inst4|Equal0~18_combout\ & (((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~18_combout\)) # (\inst5|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~18_combout\ & (((\inst4|inst4|Equal0~18_combout\ & ((\inst5|Mux1~1_combout\)))))) # (\inst4|inst5|Equal0~18_combout\ & 
-- ((((\inst4|inst4|Equal0~18_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~18_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~18_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[33][7]~1972_combout\);

-- Location: FF_X18_Y8_N26
\inst4|inst7|GEN_REG:33:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(33),
	d => \inst4|inst6|output[33][7]~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:33:REGX|Q\(7));

-- Location: MLABCELL_X13_Y4_N30
\inst4|inst6|output[32][7]~1980\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[32][7]~1980_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~16_combout\ & (((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~16_combout\)))) # (\inst4|inst5|Equal0~16_combout\ & (((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~16_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~16_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~16_combout\))))) # (\inst4|inst5|Equal0~16_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~16_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~16_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~16_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[32][7]~1980_combout\);

-- Location: FF_X13_Y4_N32
\inst4|inst7|GEN_REG:32:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(32),
	d => \inst4|inst6|output[32][7]~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:32:REGX|Q\(7));

-- Location: LABCELL_X16_Y3_N0
\inst4|inst5|outputs[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~5_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(7) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(7) ) ) ) # ( \inst5|Mux22~combout\ 
-- & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(7) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~5_combout\);

-- Location: LABCELL_X17_Y2_N0
\inst4|inst6|output[46][7]~1928\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[46][7]~1928_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~29_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~29_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~29_combout\))))) # (\inst4|inst5|Equal0~29_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~29_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~29_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~29_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[46][7]~1928_combout\);

-- Location: FF_X17_Y2_N2
\inst4|inst7|GEN_REG:46:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(46),
	d => \inst4|inst6|output[46][7]~1928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:46:REGX|Q\(7));

-- Location: LABCELL_X16_Y4_N6
\inst4|inst6|output[47][7]~1920\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[47][7]~1920_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~31_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~31_combout\)))))) # (\inst4|inst4|Equal0~31_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~31_combout\)))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~31_combout\ & (\inst4|inst4|Equal0~31_combout\ & (\inst5|Mux1~1_combout\))) # (\inst4|inst5|Equal0~31_combout\ & 
-- ((((\inst4|inst4|Equal0~31_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~31_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~31_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[47][7]~1920_combout\);

-- Location: FF_X16_Y4_N8
\inst4|inst7|GEN_REG:47:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(47),
	d => \inst4|inst6|output[47][7]~1920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:47:REGX|Q\(7));

-- Location: LABCELL_X20_Y3_N30
\inst4|inst6|output[45][7]~1924\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[45][7]~1924_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~30_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~30_combout\)) 
-- # (\inst4|inst4|Equal0~30_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~30_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~30_combout\)))))) # (\inst4|inst5|Equal0~30_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~30_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~30_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~30_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[45][7]~1924_combout\);

-- Location: FF_X20_Y3_N32
\inst4|inst7|GEN_REG:45:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(45),
	d => \inst4|inst6|output[45][7]~1924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:45:REGX|Q\(7));

-- Location: LABCELL_X21_Y2_N6
\inst4|inst6|output[44][7]~1932\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[44][7]~1932_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~28_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~28_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~28_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~28_combout\))))) # (\inst4|inst5|Equal0~28_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~28_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~28_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~28_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[44][7]~1932_combout\);

-- Location: FF_X21_Y2_N8
\inst4|inst7|GEN_REG:44:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(44),
	d => \inst4|inst6|output[44][7]~1932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:44:REGX|Q\(7));

-- Location: LABCELL_X16_Y3_N18
\inst4|inst5|outputs[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~8_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(7) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(7) ) ) ) # ( \inst5|Mux22~combout\ 
-- & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(7) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~8_combout\);

-- Location: LABCELL_X17_Y4_N48
\inst4|inst5|outputs[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~9_combout\ = ( \inst4|inst5|outputs[7]~5_combout\ & ( \inst4|inst5|outputs[7]~8_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)) # (\inst4|inst5|outputs[7]~7_combout\))) # (\inst5|Mux19~combout\ & 
-- (((\inst5|Mux20~combout\) # (\inst4|inst5|outputs[7]~6_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~5_combout\ & ( \inst4|inst5|outputs[7]~8_combout\ & ( (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[7]~7_combout\ & ((\inst5|Mux20~combout\)))) # 
-- (\inst5|Mux19~combout\ & (((\inst5|Mux20~combout\) # (\inst4|inst5|outputs[7]~6_combout\)))) ) ) ) # ( \inst4|inst5|outputs[7]~5_combout\ & ( !\inst4|inst5|outputs[7]~8_combout\ & ( (!\inst5|Mux19~combout\ & (((!\inst5|Mux20~combout\)) # 
-- (\inst4|inst5|outputs[7]~7_combout\))) # (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[7]~6_combout\ & !\inst5|Mux20~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~5_combout\ & ( !\inst4|inst5|outputs[7]~8_combout\ & ( (!\inst5|Mux19~combout\ & 
-- (\inst4|inst5|outputs[7]~7_combout\ & ((\inst5|Mux20~combout\)))) # (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[7]~6_combout\ & !\inst5|Mux20~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[7]~7_combout\,
	datab => \inst4|inst5|ALT_INV_outputs[7]~6_combout\,
	datac => \inst5|ALT_INV_Mux19~combout\,
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~5_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~8_combout\,
	combout => \inst4|inst5|outputs[7]~9_combout\);

-- Location: MLABCELL_X18_Y5_N30
\inst4|inst6|output[56][7]~1848\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[56][7]~1848_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~49_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~49_combout\)))))) # (\inst4|inst4|Equal0~49_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~49_combout\)) # (\inst5|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~49_combout\ & (\inst4|inst4|Equal0~49_combout\ & (((\inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~49_combout\ & 
-- ((((\inst4|inst4|Equal0~49_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~49_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~49_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[56][7]~1848_combout\);

-- Location: FF_X18_Y5_N32
\inst4|inst7|GEN_REG:56:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(56),
	d => \inst4|inst6|output[56][7]~1848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:56:REGX|Q\(7));

-- Location: MLABCELL_X13_Y5_N54
\inst4|inst6|output[52][7]~1844\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[52][7]~1844_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~50_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~50_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~50_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~50_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~50_combout\))))) # (\inst4|inst5|Equal0~50_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~50_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~50_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~50_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[52][7]~1844_combout\);

-- Location: FF_X13_Y5_N56
\inst4|inst7|GEN_REG:52:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(52),
	d => \inst4|inst6|output[52][7]~1844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:52:REGX|Q\(7));

-- Location: MLABCELL_X23_Y7_N6
\inst4|inst6|output[60][7]~1840\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[60][7]~1840_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~51_combout\))))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & 
-- (\inst4|inst5|Equal0~51_combout\))) # (\inst4|inst4|Equal0~51_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~51_combout\ & (\inst5|Mux1~1_combout\ & (\inst4|inst4|Equal0~51_combout\))) # (\inst4|inst5|Equal0~51_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~51_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~51_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~51_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[60][7]~1840_combout\);

-- Location: FF_X23_Y7_N8
\inst4|inst7|GEN_REG:60:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(60),
	d => \inst4|inst6|output[60][7]~1840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:60:REGX|Q\(7));

-- Location: LABCELL_X16_Y6_N48
\inst4|inst6|output[48][7]~1852\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[48][7]~1852_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~48_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~48_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~48_combout\))))) # (\inst4|inst5|Equal0~48_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~48_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~48_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~48_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[48][7]~1852_combout\);

-- Location: FF_X16_Y6_N50
\inst4|inst7|GEN_REG:48:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(48),
	d => \inst4|inst6|output[48][7]~1852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:48:REGX|Q\(7));

-- Location: LABCELL_X16_Y6_N42
\inst4|inst5|outputs[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~15_combout\ = ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(7) & ( (!\inst5|Mux20~combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(7))) # (\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(7)))) ) ) ) # ( 
-- !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(7) & ( (!\inst5|Mux20~combout\) # (\inst4|inst7|GEN_REG:52:REGX|Q\(7)) ) ) ) # ( \inst5|Mux19~combout\ & ( !\inst4|inst7|GEN_REG:48:REGX|Q\(7) & ( (!\inst5|Mux20~combout\ & 
-- (\inst4|inst7|GEN_REG:56:REGX|Q\(7))) # (\inst5|Mux20~combout\ & ((\inst4|inst7|GEN_REG:60:REGX|Q\(7)))) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst4|inst7|GEN_REG:48:REGX|Q\(7) & ( (\inst4|inst7|GEN_REG:52:REGX|Q\(7) & \inst5|Mux20~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(7),
	datad => \inst5|ALT_INV_Mux20~combout\,
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(7),
	combout => \inst4|inst5|outputs[7]~15_combout\);

-- Location: LABCELL_X17_Y6_N24
\inst4|inst6|output[61][7]~1808\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][7]~1808_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~59_combout\)) 
-- # (\inst4|inst4|Equal0~59_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~59_combout\)))))) # (\inst4|inst5|Equal0~59_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~59_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[61][7]~1808_combout\);

-- Location: FF_X17_Y6_N26
\inst4|inst7|GEN_REG:61:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][7]~1808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(7));

-- Location: MLABCELL_X28_Y6_N57
\inst4|inst6|output[53][7]~1812\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[53][7]~1812_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~58_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~58_combout\)) 
-- # (\inst4|inst4|Equal0~58_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~58_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~58_combout\)))))) # (\inst4|inst5|Equal0~58_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~58_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~58_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~58_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[53][7]~1812_combout\);

-- Location: FF_X28_Y6_N59
\inst4|inst7|GEN_REG:53:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(53),
	d => \inst4|inst6|output[53][7]~1812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:53:REGX|Q\(7));

-- Location: LABCELL_X17_Y6_N54
\inst4|inst6|output[57][7]~1816\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[57][7]~1816_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~57_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~57_combout\)))))) # (\inst4|inst4|Equal0~57_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~57_combout\)))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~57_combout\ & (\inst4|inst4|Equal0~57_combout\ & (\inst5|Mux1~1_combout\))) # (\inst4|inst5|Equal0~57_combout\ & 
-- ((((\inst4|inst4|Equal0~57_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~57_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~57_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[57][7]~1816_combout\);

-- Location: FF_X17_Y6_N56
\inst4|inst7|GEN_REG:57:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(57),
	d => \inst4|inst6|output[57][7]~1816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:57:REGX|Q\(7));

-- Location: LABCELL_X16_Y3_N42
\inst4|inst6|output[49][7]~1820\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[49][7]~1820_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~56_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~56_combout\)))))) # (\inst4|inst4|Equal0~56_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~56_combout\)))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~56_combout\ & (\inst4|inst4|Equal0~56_combout\ & (\inst5|Mux1~1_combout\))) # (\inst4|inst5|Equal0~56_combout\ & 
-- ((((\inst4|inst4|Equal0~56_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~56_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~56_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[49][7]~1820_combout\);

-- Location: FF_X16_Y3_N44
\inst4|inst7|GEN_REG:49:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(49),
	d => \inst4|inst6|output[49][7]~1820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:49:REGX|Q\(7));

-- Location: LABCELL_X17_Y6_N18
\inst4|inst5|outputs[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~17_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(7) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(7) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~17_combout\);

-- Location: LABCELL_X16_Y5_N12
\inst4|inst6|output[62][7]~1824\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][7]~1824_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~55_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~55_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~55_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[62][7]~1824_combout\);

-- Location: FF_X16_Y5_N14
\inst4|inst7|GEN_REG:62:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][7]~1824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(7));

-- Location: LABCELL_X24_Y2_N0
\inst4|inst6|output[54][7]~1828\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[54][7]~1828_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~54_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~54_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~54_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~54_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~54_combout\))))) # (\inst4|inst5|Equal0~54_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~54_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~54_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~54_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[54][7]~1828_combout\);

-- Location: FF_X24_Y2_N2
\inst4|inst7|GEN_REG:54:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(54),
	d => \inst4|inst6|output[54][7]~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:54:REGX|Q\(7));

-- Location: LABCELL_X25_Y8_N54
\inst4|inst6|output[50][7]~1836\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[50][7]~1836_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~52_combout\))))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & 
-- (\inst4|inst5|Equal0~52_combout\))) # (\inst4|inst4|Equal0~52_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~52_combout\ & (\inst5|Mux1~1_combout\ & (\inst4|inst4|Equal0~52_combout\))) # (\inst4|inst5|Equal0~52_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~52_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~52_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~52_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[50][7]~1836_combout\);

-- Location: FF_X25_Y8_N56
\inst4|inst7|GEN_REG:50:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(50),
	d => \inst4|inst6|output[50][7]~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:50:REGX|Q\(7));

-- Location: LABCELL_X19_Y4_N54
\inst4|inst6|output[58][7]~1832\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[58][7]~1832_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~53_combout\ & (((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~53_combout\)))) # (\inst4|inst5|Equal0~53_combout\ & (((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~53_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~53_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~53_combout\))))) # (\inst4|inst5|Equal0~53_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~53_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~53_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~53_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[58][7]~1832_combout\);

-- Location: FF_X19_Y4_N56
\inst4|inst7|GEN_REG:58:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(58),
	d => \inst4|inst6|output[58][7]~1832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:58:REGX|Q\(7));

-- Location: LABCELL_X16_Y6_N54
\inst4|inst5|outputs[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~16_combout\ = ( \inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(7) ) ) ) # ( !\inst5|Mux19~combout\ & ( \inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(7) ) ) ) # ( !\inst5|Mux19~combout\ & ( !\inst5|Mux20~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux19~combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~16_combout\);

-- Location: MLABCELL_X28_Y8_N51
\inst4|inst6|output[51][7]~1804\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[51][7]~1804_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~60_combout\ & (((\inst4|inst4|Equal0~60_combout\ & \inst5|Mux1~1_combout\)))) # (\inst4|inst5|Equal0~60_combout\ & (((\inst4|inst4|Equal0~60_combout\ & 
-- \inst5|Mux1~1_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~60_combout\ & ((((\inst4|inst4|Equal0~60_combout\ & \inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~60_combout\ & 
-- ((((\inst4|inst4|Equal0~60_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~60_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~60_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux1~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[51][7]~1804_combout\);

-- Location: FF_X28_Y8_N53
\inst4|inst7|GEN_REG:51:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(51),
	d => \inst4|inst6|output[51][7]~1804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:51:REGX|Q\(7));

-- Location: LABCELL_X17_Y2_N54
\inst4|inst6|output[55][7]~1796\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[55][7]~1796_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~62_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~62_combout\)))))) # (\inst4|inst4|Equal0~62_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~62_combout\)))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~62_combout\ & (\inst4|inst4|Equal0~62_combout\ & (\inst5|Mux1~1_combout\))) # (\inst4|inst5|Equal0~62_combout\ & 
-- ((((\inst4|inst4|Equal0~62_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~62_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~62_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[55][7]~1796_combout\);

-- Location: FF_X17_Y2_N56
\inst4|inst7|GEN_REG:55:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(55),
	d => \inst4|inst6|output[55][7]~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:55:REGX|Q\(7));

-- Location: MLABCELL_X18_Y1_N6
\inst4|inst6|output[63][7]~1792\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[63][7]~1792_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~63_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~63_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~63_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~63_combout\))))) # (\inst4|inst5|Equal0~63_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~63_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~63_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~63_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[63][7]~1792_combout\);

-- Location: FF_X18_Y1_N8
\inst4|inst7|GEN_REG:63:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(63),
	d => \inst4|inst6|output[63][7]~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:63:REGX|Q\(7));

-- Location: MLABCELL_X18_Y6_N42
\inst4|inst6|output[59][7]~1800\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[59][7]~1800_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~61_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~61_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~61_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~61_combout\))))) # (\inst4|inst5|Equal0~61_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~61_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~61_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~61_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[59][7]~1800_combout\);

-- Location: FF_X18_Y6_N44
\inst4|inst7|GEN_REG:59:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(59),
	d => \inst4|inst6|output[59][7]~1800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:59:REGX|Q\(7));

-- Location: LABCELL_X17_Y3_N42
\inst4|inst5|outputs[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~18_combout\ = ( \inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(7) ) ) ) # ( !\inst5|Mux20~combout\ & ( \inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(7) ) ) ) # ( !\inst5|Mux20~combout\ & ( !\inst5|Mux19~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux20~combout\,
	dataf => \inst5|ALT_INV_Mux19~combout\,
	combout => \inst4|inst5|outputs[7]~18_combout\);

-- Location: LABCELL_X16_Y6_N18
\inst4|inst5|outputs[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~19_combout\ = ( \inst4|inst5|outputs[7]~16_combout\ & ( \inst4|inst5|outputs[7]~18_combout\ & ( ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[7]~15_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[7]~17_combout\)))) 
-- # (\inst5|Mux21~combout\) ) ) ) # ( !\inst4|inst5|outputs[7]~16_combout\ & ( \inst4|inst5|outputs[7]~18_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[7]~15_combout\)) # (\inst5|Mux22~combout\ & 
-- ((\inst4|inst5|outputs[7]~17_combout\))))) # (\inst5|Mux21~combout\ & (((\inst5|Mux22~combout\)))) ) ) ) # ( \inst4|inst5|outputs[7]~16_combout\ & ( !\inst4|inst5|outputs[7]~18_combout\ & ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & 
-- (\inst4|inst5|outputs[7]~15_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[7]~17_combout\))))) # (\inst5|Mux21~combout\ & (((!\inst5|Mux22~combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~16_combout\ & ( !\inst4|inst5|outputs[7]~18_combout\ & 
-- ( (!\inst5|Mux21~combout\ & ((!\inst5|Mux22~combout\ & (\inst4|inst5|outputs[7]~15_combout\)) # (\inst5|Mux22~combout\ & ((\inst4|inst5|outputs[7]~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux21~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[7]~15_combout\,
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~17_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~16_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~18_combout\,
	combout => \inst4|inst5|outputs[7]~19_combout\);

-- Location: MLABCELL_X28_Y6_N24
\inst4|inst6|output[31][7]~1856\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[31][7]~1856_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~47_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~47_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~47_combout\))))) # (\inst4|inst5|Equal0~47_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~47_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~47_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~47_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[31][7]~1856_combout\);

-- Location: FF_X28_Y6_N26
\inst4|inst7|GEN_REG:31:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(31),
	d => \inst4|inst6|output[31][7]~1856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:31:REGX|Q\(7));

-- Location: LABCELL_X14_Y4_N0
\inst4|inst6|output[30][7]~1864\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[30][7]~1864_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~45_combout\))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~45_combout\)) # (\inst4|inst4|Equal0~45_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~45_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~45_combout\))))) # (\inst4|inst5|Equal0~45_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~45_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~45_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~45_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[30][7]~1864_combout\);

-- Location: FF_X14_Y4_N2
\inst4|inst7|GEN_REG:30:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(30),
	d => \inst4|inst6|output[30][7]~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:30:REGX|Q\(7));

-- Location: LABCELL_X17_Y4_N54
\inst4|inst6|output[28][7]~1868\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[28][7]~1868_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~44_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~44_combout\)) 
-- # (\inst4|inst4|Equal0~44_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~44_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~44_combout\)))))) # (\inst4|inst5|Equal0~44_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~44_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~44_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~44_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[28][7]~1868_combout\);

-- Location: FF_X17_Y4_N56
\inst4|inst7|GEN_REG:28:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(28),
	d => \inst4|inst6|output[28][7]~1868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:28:REGX|Q\(7));

-- Location: LABCELL_X14_Y4_N12
\inst4|inst6|output[29][7]~1860\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[29][7]~1860_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~46_combout\)))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~46_combout\)) # (\inst4|inst4|Equal0~46_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~46_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~46_combout\))))) # (\inst4|inst5|Equal0~46_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~46_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~46_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~46_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[29][7]~1860_combout\);

-- Location: FF_X14_Y4_N14
\inst4|inst7|GEN_REG:29:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(29),
	d => \inst4|inst6|output[29][7]~1860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:29:REGX|Q\(7));

-- Location: MLABCELL_X13_Y4_N57
\inst4|inst5|outputs[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~13_combout\ = ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(7) & ( (!\inst5|Mux22~combout\ & ((\inst4|inst7|GEN_REG:30:REGX|Q\(7)))) # (\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(7))) ) ) ) # ( 
-- !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(7) & ( (\inst5|Mux22~combout\) # (\inst4|inst7|GEN_REG:28:REGX|Q\(7)) ) ) ) # ( \inst5|Mux21~combout\ & ( !\inst4|inst7|GEN_REG:29:REGX|Q\(7) & ( (!\inst5|Mux22~combout\ & 
-- ((\inst4|inst7|GEN_REG:30:REGX|Q\(7)))) # (\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:31:REGX|Q\(7))) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst4|inst7|GEN_REG:29:REGX|Q\(7) & ( (\inst4|inst7|GEN_REG:28:REGX|Q\(7) & !\inst5|Mux22~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(7),
	datad => \inst5|ALT_INV_Mux22~combout\,
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(7),
	combout => \inst4|inst5|outputs[7]~13_combout\);

-- Location: LABCELL_X25_Y3_N54
\inst4|inst6|output[18][7]~1912\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[18][7]~1912_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~33_combout\))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~33_combout\)) # 
-- (\inst4|inst4|Equal0~33_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~33_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~33_combout\)))))) # (\inst4|inst5|Equal0~33_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~33_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~33_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~33_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[18][7]~1912_combout\);

-- Location: FF_X25_Y3_N56
\inst4|inst7|GEN_REG:18:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(18),
	d => \inst4|inst6|output[18][7]~1912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:18:REGX|Q\(7));

-- Location: LABCELL_X25_Y8_N24
\inst4|inst6|output[16][7]~1916\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[16][7]~1916_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~32_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & (((\inst4|inst5|Equal0~32_combout\ & (\inst1|Mux0~1_combout\))) 
-- # (\inst4|inst4|Equal0~32_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~32_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~32_combout\))))) # (\inst4|inst5|Equal0~32_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~32_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~32_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~32_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[16][7]~1916_combout\);

-- Location: FF_X25_Y8_N26
\inst4|inst7|GEN_REG:16:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(16),
	d => \inst4|inst6|output[16][7]~1916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:16:REGX|Q\(7));

-- Location: LABCELL_X21_Y10_N54
\inst4|inst6|output[19][7]~1904\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[19][7]~1904_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~35_combout\)))))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~35_combout\)))) # (\inst4|inst4|Equal0~35_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~35_combout\ & (\inst5|Mux1~1_combout\ & (\inst4|inst4|Equal0~35_combout\))) # (\inst4|inst5|Equal0~35_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~35_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~35_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~35_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[19][7]~1904_combout\);

-- Location: FF_X21_Y10_N56
\inst4|inst7|GEN_REG:19:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(19),
	d => \inst4|inst6|output[19][7]~1904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:19:REGX|Q\(7));

-- Location: MLABCELL_X13_Y4_N0
\inst4|inst5|outputs[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~10_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~10_combout\);

-- Location: MLABCELL_X23_Y7_N24
\inst4|inst6|output[25][7]~1892\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[25][7]~1892_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~38_combout\))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~38_combout\)) # (\inst4|inst4|Equal0~38_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~38_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~38_combout\))))) # (\inst4|inst5|Equal0~38_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~38_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~38_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~38_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[25][7]~1892_combout\);

-- Location: FF_X23_Y7_N26
\inst4|inst7|GEN_REG:25:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(25),
	d => \inst4|inst6|output[25][7]~1892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:25:REGX|Q\(7));

-- Location: MLABCELL_X18_Y6_N0
\inst4|inst6|output[27][7]~1888\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[27][7]~1888_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~39_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~39_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~39_combout\))))) # (\inst4|inst5|Equal0~39_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~39_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~39_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~39_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[27][7]~1888_combout\);

-- Location: FF_X18_Y6_N2
\inst4|inst7|GEN_REG:27:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(27),
	d => \inst4|inst6|output[27][7]~1888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:27:REGX|Q\(7));

-- Location: LABCELL_X16_Y2_N24
\inst4|inst6|output[24][7]~1900\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[24][7]~1900_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~36_combout\)))))) # (\inst4|inst4|Equal0~36_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~36_combout\)))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~36_combout\ & (\inst4|inst4|Equal0~36_combout\ & (\inst5|Mux1~1_combout\))) # (\inst4|inst5|Equal0~36_combout\ & 
-- ((((\inst4|inst4|Equal0~36_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~36_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~36_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[24][7]~1900_combout\);

-- Location: FF_X16_Y2_N26
\inst4|inst7|GEN_REG:24:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(24),
	d => \inst4|inst6|output[24][7]~1900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:24:REGX|Q\(7));

-- Location: LABCELL_X26_Y4_N48
\inst4|inst6|output[26][7]~1896\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[26][7]~1896_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~37_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~37_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~37_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~37_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~37_combout\))))) # (\inst4|inst5|Equal0~37_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~37_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~37_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~37_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[26][7]~1896_combout\);

-- Location: FF_X26_Y4_N50
\inst4|inst7|GEN_REG:26:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(26),
	d => \inst4|inst6|output[26][7]~1896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:26:REGX|Q\(7));

-- Location: MLABCELL_X13_Y4_N42
\inst4|inst5|outputs[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~11_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~11_combout\);

-- Location: MLABCELL_X18_Y2_N54
\inst4|inst6|output[23][7]~1872\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[23][7]~1872_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~43_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~43_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~43_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~43_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~43_combout\))))) # (\inst4|inst5|Equal0~43_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~43_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~43_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~43_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[23][7]~1872_combout\);

-- Location: FF_X18_Y2_N56
\inst4|inst7|GEN_REG:23:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(23),
	d => \inst4|inst6|output[23][7]~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:23:REGX|Q\(7));

-- Location: LABCELL_X14_Y3_N42
\inst4|inst6|output[22][7]~1880\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[22][7]~1880_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~41_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~41_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~41_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~41_combout\))))) # (\inst4|inst5|Equal0~41_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~41_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~41_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~41_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[22][7]~1880_combout\);

-- Location: FF_X14_Y3_N44
\inst4|inst7|GEN_REG:22:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(22),
	d => \inst4|inst6|output[22][7]~1880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:22:REGX|Q\(7));

-- Location: LABCELL_X16_Y2_N6
\inst4|inst6|output[21][7]~1876\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[21][7]~1876_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~42_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & (((\inst5|Mux1~1_combout\ & 
-- (\inst4|inst4|Equal0~42_combout\))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~42_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~42_combout\))))) # (\inst4|inst5|Equal0~42_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~42_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000001010011011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~42_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~42_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[21][7]~1876_combout\);

-- Location: FF_X16_Y2_N8
\inst4|inst7|GEN_REG:21:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(21),
	d => \inst4|inst6|output[21][7]~1876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:21:REGX|Q\(7));

-- Location: LABCELL_X20_Y4_N12
\inst4|inst6|output[20][7]~1884\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[20][7]~1884_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~40_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~40_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~40_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~40_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~40_combout\))))) # (\inst4|inst5|Equal0~40_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~40_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~40_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~40_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[20][7]~1884_combout\);

-- Location: FF_X20_Y4_N14
\inst4|inst7|GEN_REG:20:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(20),
	d => \inst4|inst6|output[20][7]~1884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:20:REGX|Q\(7));

-- Location: MLABCELL_X13_Y4_N36
\inst4|inst5|outputs[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~12_combout\ = ( \inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( \inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(7) ) ) ) # ( !\inst5|Mux21~combout\ & ( !\inst5|Mux22~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux21~combout\,
	dataf => \inst5|ALT_INV_Mux22~combout\,
	combout => \inst4|inst5|outputs[7]~12_combout\);

-- Location: MLABCELL_X13_Y4_N24
\inst4|inst5|outputs[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~14_combout\ = ( \inst4|inst5|outputs[7]~12_combout\ & ( \inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\) # (\inst4|inst5|outputs[7]~13_combout\) ) ) ) # ( !\inst4|inst5|outputs[7]~12_combout\ & ( \inst5|Mux20~combout\ & ( 
-- (\inst5|Mux19~combout\ & \inst4|inst5|outputs[7]~13_combout\) ) ) ) # ( \inst4|inst5|outputs[7]~12_combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[7]~10_combout\)) # (\inst5|Mux19~combout\ & 
-- ((\inst4|inst5|outputs[7]~11_combout\))) ) ) ) # ( !\inst4|inst5|outputs[7]~12_combout\ & ( !\inst5|Mux20~combout\ & ( (!\inst5|Mux19~combout\ & (\inst4|inst5|outputs[7]~10_combout\)) # (\inst5|Mux19~combout\ & ((\inst4|inst5|outputs[7]~11_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst4|inst5|ALT_INV_outputs[7]~13_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[7]~10_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~11_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~12_combout\,
	dataf => \inst5|ALT_INV_Mux20~combout\,
	combout => \inst4|inst5|outputs[7]~14_combout\);

-- Location: LABCELL_X24_Y6_N54
\inst4|inst6|output[7][7]~2000\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[7][7]~2000_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~11_combout\)))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~11_combout\)) 
-- # (\inst4|inst4|Equal0~11_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~11_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~11_combout\)))))) # (\inst4|inst5|Equal0~11_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~11_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~11_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~11_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[7][7]~2000_combout\);

-- Location: FF_X24_Y6_N56
\inst4|inst7|GEN_REG:7:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(7),
	d => \inst4|inst6|output[7][7]~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:7:REGX|Q\(7));

-- Location: LABCELL_X19_Y1_N36
\inst4|inst6|output[6][7]~2008\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[6][7]~2008_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & ((((\inst4|inst4|Equal0~9_combout\ & \inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & ((((\inst4|inst4|Equal0~9_combout\ & 
-- \inst5|Mux1~1_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~9_combout\ & ((((\inst4|inst4|Equal0~9_combout\ & \inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~9_combout\ & 
-- ((((\inst4|inst4|Equal0~9_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~9_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~9_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux1~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[6][7]~2008_combout\);

-- Location: FF_X19_Y1_N38
\inst4|inst7|GEN_REG:6:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(6),
	d => \inst4|inst6|output[6][7]~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:6:REGX|Q\(7));

-- Location: LABCELL_X21_Y5_N48
\inst4|inst6|output[5][7]~2004\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[5][7]~2004_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~10_combout\))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~10_combout\)) # (\inst4|inst4|Equal0~10_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~10_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~10_combout\))))) # (\inst4|inst5|Equal0~10_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~10_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000011111101010101010111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~10_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~10_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[5][7]~2004_combout\);

-- Location: FF_X21_Y5_N50
\inst4|inst7|GEN_REG:5:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(5),
	d => \inst4|inst6|output[5][7]~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:5:REGX|Q\(7));

-- Location: LABCELL_X17_Y5_N54
\inst4|inst6|output[4][7]~2012\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[4][7]~2012_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (\inst4|inst5|Equal0~8_combout\ & (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\ & ((((\inst4|inst5|Equal0~8_combout\ & \inst1|Mux0~1_combout\)) # 
-- (\inst4|inst4|Equal0~8_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~8_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~8_combout\))))) # (\inst4|inst5|Equal0~8_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~8_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110011001101010111010101110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~8_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~8_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[4][7]~2012_combout\);

-- Location: FF_X17_Y5_N56
\inst4|inst7|GEN_REG:4:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(4),
	d => \inst4|inst6|output[4][7]~2012_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:4:REGX|Q\(7));

-- Location: LABCELL_X17_Y4_N24
\inst4|inst5|outputs[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~2_combout\ = ( \inst4|inst7|GEN_REG:4:REGX|Q\(7) & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(7)))) # (\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(7))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:4:REGX|Q\(7) & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & ((\inst4|inst7|GEN_REG:6:REGX|Q\(7)))) # (\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:7:REGX|Q\(7))) ) ) ) # ( \inst4|inst7|GEN_REG:4:REGX|Q\(7) & ( 
-- !\inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\) # (\inst4|inst7|GEN_REG:5:REGX|Q\(7)) ) ) ) # ( !\inst4|inst7|GEN_REG:4:REGX|Q\(7) & ( !\inst5|Mux21~combout\ & ( (\inst5|Mux22~combout\ & \inst4|inst7|GEN_REG:5:REGX|Q\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(7),
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(7),
	datae => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~2_combout\);

-- Location: MLABCELL_X18_Y3_N0
\inst4|inst6|output[11][7]~2016\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[11][7]~2016_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~7_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~7_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~7_combout\))))) # (\inst4|inst5|Equal0~7_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~7_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~7_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~7_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[11][7]~2016_combout\);

-- Location: FF_X18_Y3_N2
\inst4|inst7|GEN_REG:11:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(11),
	d => \inst4|inst6|output[11][7]~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:11:REGX|Q\(7));

-- Location: LABCELL_X16_Y4_N24
\inst4|inst6|output[8][7]~2028\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[8][7]~2028_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~4_combout\)))))) # (\inst5|Mux1~1_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~4_combout\)) # (\inst4|inst4|Equal0~4_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~4_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~4_combout\))))) # (\inst4|inst5|Equal0~4_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~4_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~4_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~4_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[8][7]~2028_combout\);

-- Location: FF_X16_Y4_N26
\inst4|inst7|GEN_REG:8:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(8),
	d => \inst4|inst6|output[8][7]~2028_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:8:REGX|Q\(7));

-- Location: MLABCELL_X18_Y3_N48
\inst4|inst6|output[9][7]~2020\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[9][7]~2020_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~6_combout\ & (\inst4|inst5|Equal0~6_combout\ & (\inst1|Mux0~1_combout\))) # (\inst4|inst4|Equal0~6_combout\ & (((\inst4|inst5|Equal0~6_combout\ & 
-- (\inst1|Mux0~1_combout\))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~6_combout\ & (\inst4|inst4|Equal0~6_combout\ & (((\inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~6_combout\ & 
-- ((((\inst4|inst4|Equal0~6_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101010111000000110101011100000011010101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~6_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~6_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[9][7]~2020_combout\);

-- Location: FF_X18_Y3_N50
\inst4|inst7|GEN_REG:9:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(9),
	d => \inst4|inst6|output[9][7]~2020_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:9:REGX|Q\(7));

-- Location: LABCELL_X16_Y5_N6
\inst4|inst6|output[10][7]~2024\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[10][7]~2024_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst5|Equal0~5_combout\ & (((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~5_combout\)))) # (\inst4|inst5|Equal0~5_combout\ & (((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~5_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~5_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~5_combout\))))) # (\inst4|inst5|Equal0~5_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~5_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100110001001100000011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst5|ALT_INV_Equal0~5_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~5_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[10][7]~2024_combout\);

-- Location: FF_X16_Y5_N8
\inst4|inst7|GEN_REG:10:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(10),
	d => \inst4|inst6|output[10][7]~2024_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:10:REGX|Q\(7));

-- Location: LABCELL_X17_Y4_N30
\inst4|inst5|outputs[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~1_combout\ = ( \inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( \inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\) # (\inst4|inst7|GEN_REG:11:REGX|Q\(7)) ) ) ) # ( !\inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( \inst5|Mux21~combout\ & ( 
-- (\inst4|inst7|GEN_REG:11:REGX|Q\(7) & \inst5|Mux22~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:8:REGX|Q\(7))) # (\inst5|Mux22~combout\ & 
-- ((\inst4|inst7|GEN_REG:9:REGX|Q\(7)))) ) ) ) # ( !\inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:8:REGX|Q\(7))) # (\inst5|Mux22~combout\ & ((\inst4|inst7|GEN_REG:9:REGX|Q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(7),
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(7),
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~1_combout\);

-- Location: LABCELL_X26_Y5_N6
\inst4|inst6|output[13][7]~1988\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[13][7]~1988_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~14_combout\))))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & 
-- (\inst4|inst5|Equal0~14_combout\))) # (\inst4|inst4|Equal0~14_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~14_combout\ & (\inst5|Mux1~1_combout\ & (\inst4|inst4|Equal0~14_combout\))) # (\inst4|inst5|Equal0~14_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~14_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011111000100010001111100010001000111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux1~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~14_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~14_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[13][7]~1988_combout\);

-- Location: FF_X26_Y5_N8
\inst4|inst7|GEN_REG:13:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(13),
	d => \inst4|inst6|output[13][7]~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:13:REGX|Q\(7));

-- Location: LABCELL_X20_Y3_N0
\inst4|inst6|output[12][7]~1996\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[12][7]~1996_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~12_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~12_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~12_combout\))))) # (\inst4|inst5|Equal0~12_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~12_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~12_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~12_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[12][7]~1996_combout\);

-- Location: FF_X20_Y3_N2
\inst4|inst7|GEN_REG:12:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(12),
	d => \inst4|inst6|output[12][7]~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:12:REGX|Q\(7));

-- Location: LABCELL_X14_Y2_N42
\inst4|inst6|output[14][7]~1992\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[14][7]~1992_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~13_combout\))))) # (\inst4|inst5|Equal0~13_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~13_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~13_combout\ & ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~13_combout\))))) # (\inst4|inst5|Equal0~13_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~13_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~13_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~13_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[14][7]~1992_combout\);

-- Location: FF_X14_Y2_N44
\inst4|inst7|GEN_REG:14:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(14),
	d => \inst4|inst6|output[14][7]~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:14:REGX|Q\(7));

-- Location: MLABCELL_X18_Y1_N0
\inst4|inst6|output[15][7]~1984\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[15][7]~1984_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst5|Mux1~1_combout\ & (\inst1|Mux0~1_combout\ & (\inst4|inst5|Equal0~15_combout\))) # (\inst5|Mux1~1_combout\ & (((\inst1|Mux0~1_combout\ & \inst4|inst5|Equal0~15_combout\)) # 
-- (\inst4|inst4|Equal0~15_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~15_combout\ & (((\inst5|Mux1~1_combout\ & ((\inst4|inst4|Equal0~15_combout\)))))) # (\inst4|inst5|Equal0~15_combout\ & ((((\inst5|Mux1~1_combout\ & 
-- \inst4|inst4|Equal0~15_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101111100110011001111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst5|ALT_INV_Equal0~15_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~15_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[15][7]~1984_combout\);

-- Location: FF_X18_Y1_N2
\inst4|inst7|GEN_REG:15:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(15),
	d => \inst4|inst6|output[15][7]~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:15:REGX|Q\(7));

-- Location: LABCELL_X17_Y4_N36
\inst4|inst5|outputs[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~3_combout\ = ( \inst4|inst7|GEN_REG:15:REGX|Q\(7) & ( \inst5|Mux21~combout\ & ( (\inst4|inst7|GEN_REG:14:REGX|Q\(7)) # (\inst5|Mux22~combout\) ) ) ) # ( !\inst4|inst7|GEN_REG:15:REGX|Q\(7) & ( \inst5|Mux21~combout\ & ( 
-- (!\inst5|Mux22~combout\ & \inst4|inst7|GEN_REG:14:REGX|Q\(7)) ) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q\(7) & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(7)))) # (\inst5|Mux22~combout\ & 
-- (\inst4|inst7|GEN_REG:13:REGX|Q\(7))) ) ) ) # ( !\inst4|inst7|GEN_REG:15:REGX|Q\(7) & ( !\inst5|Mux21~combout\ & ( (!\inst5|Mux22~combout\ & ((\inst4|inst7|GEN_REG:12:REGX|Q\(7)))) # (\inst5|Mux22~combout\ & (\inst4|inst7|GEN_REG:13:REGX|Q\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(7),
	datac => \inst5|ALT_INV_Mux22~combout\,
	datad => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(7),
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~3_combout\);

-- Location: MLABCELL_X13_Y10_N3
\inst4|inst6|output[3][7]~2032\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[3][7]~2032_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~3_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~3_combout\)))))) # (\inst4|inst4|Equal0~3_combout\ & ((((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~3_combout\)) # (\inst5|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~3_combout\ & (\inst4|inst4|Equal0~3_combout\ & (((\inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~3_combout\ & 
-- ((((\inst4|inst4|Equal0~3_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~3_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~3_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[3][7]~2032_combout\);

-- Location: FF_X13_Y10_N5
\inst4|inst7|GEN_REG:3:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(3),
	d => \inst4|inst6|output[3][7]~2032_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:3:REGX|Q\(7));

-- Location: LABCELL_X16_Y6_N36
\inst4|inst6|output[0][7]~2044\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[0][7]~2044_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & ((((\inst4|inst4|Equal0~0_combout\ & 
-- \inst5|Mux1~1_combout\)) # (\inst1|Mux0~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~0_combout\ & ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux1~1_combout\))))) # (\inst4|inst5|Equal0~0_combout\ & 
-- ((((\inst4|inst4|Equal0~0_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux1~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[0][7]~2044_combout\);

-- Location: FF_X16_Y6_N38
\inst4|inst7|GEN_REG:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(0),
	d => \inst4|inst6|output[0][7]~2044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:0:REGX|Q\(7));

-- Location: LABCELL_X25_Y10_N54
\inst4|inst6|output[1][7]~2036\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[1][7]~2036_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & (((\inst5|Mux1~1_combout\ & 
-- ((\inst4|inst4|Equal0~2_combout\)))) # (\inst1|Mux0~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~2_combout\ & (\inst5|Mux1~1_combout\ & (((\inst4|inst4|Equal0~2_combout\))))) # (\inst4|inst5|Equal0~2_combout\ & 
-- ((((\inst5|Mux1~1_combout\ & \inst4|inst4|Equal0~2_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~2_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst4|ALT_INV_Equal0~2_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[1][7]~2036_combout\);

-- Location: FF_X25_Y10_N56
\inst4|inst7|GEN_REG:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(1),
	d => \inst4|inst6|output[1][7]~2036_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:1:REGX|Q\(7));

-- Location: LABCELL_X16_Y3_N30
\inst4|inst6|output[2][7]~2040\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[2][7]~2040_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~1_combout\)))))) # (\inst4|inst4|Equal0~1_combout\ & (((\inst1|Mux0~1_combout\ & 
-- ((\inst4|inst5|Equal0~1_combout\)))) # (\inst5|Mux1~1_combout\))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~1_combout\ & (\inst4|inst4|Equal0~1_combout\ & (\inst5|Mux1~1_combout\))) # (\inst4|inst5|Equal0~1_combout\ & 
-- ((((\inst4|inst4|Equal0~1_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~1_combout\)) # (\inst8|dataOut[7]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~1_combout\,
	datab => \inst5|ALT_INV_Mux1~1_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~1_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[2][7]~2040_combout\);

-- Location: FF_X16_Y3_N32
\inst4|inst7|GEN_REG:2:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(2),
	d => \inst4|inst6|output[2][7]~2040_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:2:REGX|Q\(7));

-- Location: LABCELL_X16_Y5_N45
\inst4|inst5|outputs[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~0_combout\ = ( \inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(7) ) ) ) # ( !\inst5|Mux22~combout\ & ( \inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(7) ) ) ) # ( \inst5|Mux22~combout\ & 
-- ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(7) ) ) ) # ( !\inst5|Mux22~combout\ & ( !\inst5|Mux21~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux22~combout\,
	dataf => \inst5|ALT_INV_Mux21~combout\,
	combout => \inst4|inst5|outputs[7]~0_combout\);

-- Location: LABCELL_X17_Y4_N42
\inst4|inst5|outputs[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~4_combout\ = ( \inst4|inst5|outputs[7]~3_combout\ & ( \inst4|inst5|outputs[7]~0_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[7]~2_combout\)))) # (\inst5|Mux19~combout\ & 
-- (((\inst4|inst5|outputs[7]~1_combout\)) # (\inst5|Mux20~combout\))) ) ) ) # ( !\inst4|inst5|outputs[7]~3_combout\ & ( \inst4|inst5|outputs[7]~0_combout\ & ( (!\inst5|Mux19~combout\ & ((!\inst5|Mux20~combout\) # ((\inst4|inst5|outputs[7]~2_combout\)))) # 
-- (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~1_combout\)))) ) ) ) # ( \inst4|inst5|outputs[7]~3_combout\ & ( !\inst4|inst5|outputs[7]~0_combout\ & ( (!\inst5|Mux19~combout\ & (\inst5|Mux20~combout\ & 
-- (\inst4|inst5|outputs[7]~2_combout\))) # (\inst5|Mux19~combout\ & (((\inst4|inst5|outputs[7]~1_combout\)) # (\inst5|Mux20~combout\))) ) ) ) # ( !\inst4|inst5|outputs[7]~3_combout\ & ( !\inst4|inst5|outputs[7]~0_combout\ & ( (!\inst5|Mux19~combout\ & 
-- (\inst5|Mux20~combout\ & (\inst4|inst5|outputs[7]~2_combout\))) # (\inst5|Mux19~combout\ & (!\inst5|Mux20~combout\ & ((\inst4|inst5|outputs[7]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux19~combout\,
	datab => \inst5|ALT_INV_Mux20~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[7]~2_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~1_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~3_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~0_combout\,
	combout => \inst4|inst5|outputs[7]~4_combout\);

-- Location: LABCELL_X17_Y4_N12
\inst4|inst5|outputs[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst5|outputs[7]~20_combout\ = ( \inst4|inst5|outputs[7]~14_combout\ & ( \inst4|inst5|outputs[7]~4_combout\ & ( (!\inst5|Mux17~combout\) # ((!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[7]~9_combout\)) # (\inst5|Mux18~combout\ & 
-- ((\inst4|inst5|outputs[7]~19_combout\)))) ) ) ) # ( !\inst4|inst5|outputs[7]~14_combout\ & ( \inst4|inst5|outputs[7]~4_combout\ & ( (!\inst5|Mux17~combout\ & (!\inst5|Mux18~combout\)) # (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & 
-- (\inst4|inst5|outputs[7]~9_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[7]~19_combout\))))) ) ) ) # ( \inst4|inst5|outputs[7]~14_combout\ & ( !\inst4|inst5|outputs[7]~4_combout\ & ( (!\inst5|Mux17~combout\ & (\inst5|Mux18~combout\)) # 
-- (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[7]~9_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[7]~19_combout\))))) ) ) ) # ( !\inst4|inst5|outputs[7]~14_combout\ & ( !\inst4|inst5|outputs[7]~4_combout\ & ( 
-- (\inst5|Mux17~combout\ & ((!\inst5|Mux18~combout\ & (\inst4|inst5|outputs[7]~9_combout\)) # (\inst5|Mux18~combout\ & ((\inst4|inst5|outputs[7]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux17~combout\,
	datab => \inst5|ALT_INV_Mux18~combout\,
	datac => \inst4|inst5|ALT_INV_outputs[7]~9_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~19_combout\,
	datae => \inst4|inst5|ALT_INV_outputs[7]~14_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[7]~4_combout\,
	combout => \inst4|inst5|outputs[7]~20_combout\);

-- Location: FF_X12_Y8_N47
\inst8|AddressR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~1_sumout\,
	asdata => \inst4|inst5|outputs[7]~20_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(15));

-- Location: LABCELL_X12_Y7_N9
\inst8|addressStorage|Q[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[15]~feeder_combout\ = ( \inst8|AddressR\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(15),
	combout => \inst8|addressStorage|Q[15]~feeder_combout\);

-- Location: FF_X12_Y7_N11
\inst8|addressStorage|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(15));

-- Location: MLABCELL_X13_Y6_N15
\inst10|outputmux|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~0_combout\ = ( !\inst8|addressStorage|Q\(14) & ( (!\inst8|addressStorage|Q\(13) & !\inst8|addressStorage|Q\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(13),
	datad => \inst8|addressStorage|ALT_INV_Q\(15),
	dataf => \inst8|addressStorage|ALT_INV_Q\(14),
	combout => \inst10|outputmux|Equal0~0_combout\);

-- Location: IOIBUF_X19_Y0_N35
\PORT1IN[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(7),
	o => \PORT1IN[7]~input_o\);

-- Location: FF_X13_Y6_N28
\inst10|GEN_REG_sIn:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(7));

-- Location: IOIBUF_X12_Y0_N52
\DataIN[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIN(7),
	o => \DataIN[7]~input_o\);

-- Location: LABCELL_X12_Y6_N36
\inst8|dataOut[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[7]~1_combout\ = ( \inst10|outputmux|Equal0~1_combout\ & ( \inst10|outputmux|Equal0~2_combout\ & ( ((\inst10|outputmux|Equal0~0_combout\ & (\inst10|GEN_REG_sIn:0:REGX|Q\(7) & !\inst8|addressStorage|Q\(0)))) # (\DataIN[7]~input_o\) ) ) ) # ( 
-- !\inst10|outputmux|Equal0~1_combout\ & ( \inst10|outputmux|Equal0~2_combout\ & ( \DataIN[7]~input_o\ ) ) ) # ( \inst10|outputmux|Equal0~1_combout\ & ( !\inst10|outputmux|Equal0~2_combout\ & ( \DataIN[7]~input_o\ ) ) ) # ( 
-- !\inst10|outputmux|Equal0~1_combout\ & ( !\inst10|outputmux|Equal0~2_combout\ & ( \DataIN[7]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datab => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(7),
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	datad => \ALT_INV_DataIN[7]~input_o\,
	datae => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	combout => \inst8|dataOut[7]~1_combout\);

-- Location: LABCELL_X25_Y10_N42
\inst4|inst6|output[17][7]~1908\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[17][7]~1908_combout\ = ( !\inst5|Mux25~0_combout\ & ( ((!\inst4|inst4|Equal0~34_combout\ & (\inst1|Mux0~1_combout\ & ((\inst4|inst5|Equal0~34_combout\)))) # (\inst4|inst4|Equal0~34_combout\ & (((\inst1|Mux0~1_combout\ & 
-- \inst4|inst5|Equal0~34_combout\)) # (\inst5|Mux1~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~34_combout\ & (((\inst4|inst4|Equal0~34_combout\ & ((\inst5|Mux1~1_combout\)))))) # (\inst4|inst5|Equal0~34_combout\ & 
-- ((((\inst4|inst4|Equal0~34_combout\ & \inst5|Mux1~1_combout\)) # (\inst8|dataOut[7]~0_combout\)) # (\inst8|dataOut[7]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_dataOut[7]~1_combout\,
	datab => \inst4|inst4|ALT_INV_Equal0~34_combout\,
	datac => \inst8|ALT_INV_dataOut[7]~0_combout\,
	datad => \inst5|ALT_INV_Mux1~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~34_combout\,
	datag => \inst1|ALT_INV_Mux0~1_combout\,
	combout => \inst4|inst6|output[17][7]~1908_combout\);

-- Location: FF_X25_Y10_N44
\inst4|inst7|GEN_REG:17:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(17),
	d => \inst4|inst6|output[17][7]~1908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:17:REGX|Q\(7));

-- Location: LABCELL_X17_Y3_N18
\inst4|inst4|outputs[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~12_combout\ = ( \inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(7) ) ) ) # ( !\inst5|Mux14~combout\ & ( \inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(7) ) ) ) # ( !\inst5|Mux14~combout\ & ( !\inst5|Mux13~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux14~combout\,
	dataf => \inst5|ALT_INV_Mux13~combout\,
	combout => \inst4|inst4|outputs[7]~12_combout\);

-- Location: LABCELL_X16_Y3_N54
\inst4|inst4|outputs[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~13_combout\ = ( \inst4|inst7|GEN_REG:53:REGX|Q\(7) & ( \inst4|inst7|GEN_REG:49:REGX|Q\(7) & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst7|GEN_REG:57:REGX|Q\(7)))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q\(7)))) ) ) ) # ( !\inst4|inst7|GEN_REG:53:REGX|Q\(7) & ( \inst4|inst7|GEN_REG:49:REGX|Q\(7) & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\) # (\inst4|inst7|GEN_REG:57:REGX|Q\(7))))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst7|GEN_REG:61:REGX|Q\(7) & ((\inst5|Mux13~combout\)))) ) ) ) # ( \inst4|inst7|GEN_REG:53:REGX|Q\(7) & ( !\inst4|inst7|GEN_REG:49:REGX|Q\(7) & ( (!\inst5|Mux14~combout\ & (((\inst4|inst7|GEN_REG:57:REGX|Q\(7) & \inst5|Mux13~combout\)))) # 
-- (\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst7|GEN_REG:61:REGX|Q\(7)))) ) ) ) # ( !\inst4|inst7|GEN_REG:53:REGX|Q\(7) & ( !\inst4|inst7|GEN_REG:49:REGX|Q\(7) & ( (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst7|GEN_REG:57:REGX|Q\(7)))) # (\inst5|Mux14~combout\ & (\inst4|inst7|GEN_REG:61:REGX|Q\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(7),
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(7),
	dataf => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(7),
	combout => \inst4|inst4|outputs[7]~13_combout\);

-- Location: LABCELL_X16_Y3_N6
\inst4|inst4|outputs[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~11_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(7) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(7) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[7]~11_combout\);

-- Location: LABCELL_X16_Y3_N39
\inst4|inst4|outputs[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~10_combout\ = ( \inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(7) ) ) ) # ( !\inst5|Mux13~combout\ & ( \inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(7) ) ) ) # ( \inst5|Mux13~combout\ 
-- & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(7) ) ) ) # ( !\inst5|Mux13~combout\ & ( !\inst5|Mux14~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux13~combout\,
	dataf => \inst5|ALT_INV_Mux14~combout\,
	combout => \inst4|inst4|outputs[7]~10_combout\);

-- Location: LABCELL_X16_Y3_N48
\inst4|inst4|outputs[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~14_combout\ = ( \inst5|Mux12~combout\ & ( \inst4|inst4|outputs[7]~10_combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst4|outputs[7]~12_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~13_combout\))) ) ) ) # ( 
-- !\inst5|Mux12~combout\ & ( \inst4|inst4|outputs[7]~10_combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst4|outputs[7]~11_combout\) ) ) ) # ( \inst5|Mux12~combout\ & ( !\inst4|inst4|outputs[7]~10_combout\ & ( (!\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[7]~12_combout\)) # (\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[7]~13_combout\))) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst4|inst4|outputs[7]~10_combout\ & ( (\inst5|Mux11~combout\ & \inst4|inst4|outputs[7]~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[7]~12_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~13_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~11_combout\,
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~10_combout\,
	combout => \inst4|inst4|outputs[7]~14_combout\);

-- Location: LABCELL_X14_Y3_N24
\inst4|inst4|outputs[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~6_combout\ = ( \inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(7)))) # (\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(7))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:26:REGX|Q\(7)))) # (\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(7))) ) ) ) # ( \inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( 
-- !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:42:REGX|Q\(7)) ) ) ) # ( !\inst4|inst7|GEN_REG:10:REGX|Q\(7) & ( !\inst5|Mux12~combout\ & ( (\inst4|inst7|GEN_REG:42:REGX|Q\(7) & \inst5|Mux11~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(7),
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~6_combout\);

-- Location: LABCELL_X14_Y3_N6
\inst4|inst4|outputs[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~7_combout\ = ( \inst4|inst7|GEN_REG:54:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( (\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:22:REGX|Q\(7)) ) ) ) # ( !\inst4|inst7|GEN_REG:54:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( 
-- (\inst4|inst7|GEN_REG:22:REGX|Q\(7) & !\inst5|Mux11~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:54:REGX|Q\(7) & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:6:REGX|Q\(7))) # (\inst5|Mux11~combout\ & 
-- ((\inst4|inst7|GEN_REG:38:REGX|Q\(7)))) ) ) ) # ( !\inst4|inst7|GEN_REG:54:REGX|Q\(7) & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:6:REGX|Q\(7))) # (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:38:REGX|Q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(7),
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~7_combout\);

-- Location: LABCELL_X14_Y3_N36
\inst4|inst4|outputs[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~8_combout\ = ( \inst4|inst7|GEN_REG:14:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(7))) # (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(7)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:14:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:30:REGX|Q\(7))) # (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:62:REGX|Q\(7)))) ) ) ) # ( \inst4|inst7|GEN_REG:14:REGX|Q\(7) & ( 
-- !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:46:REGX|Q\(7)) ) ) ) # ( !\inst4|inst7|GEN_REG:14:REGX|Q\(7) & ( !\inst5|Mux12~combout\ & ( (\inst4|inst7|GEN_REG:46:REGX|Q\(7) & \inst5|Mux11~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(7),
	datad => \inst5|ALT_INV_Mux11~combout\,
	datae => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~8_combout\);

-- Location: LABCELL_X14_Y3_N51
\inst4|inst4|outputs[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~5_combout\ = ( \inst4|inst7|GEN_REG:18:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:50:REGX|Q\(7)) ) ) ) # ( !\inst4|inst7|GEN_REG:18:REGX|Q\(7) & ( \inst5|Mux12~combout\ & ( 
-- (\inst4|inst7|GEN_REG:50:REGX|Q\(7) & \inst5|Mux11~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:18:REGX|Q\(7) & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(7)))) # (\inst5|Mux11~combout\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q\(7))) ) ) ) # ( !\inst4|inst7|GEN_REG:18:REGX|Q\(7) & ( !\inst5|Mux12~combout\ & ( (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:2:REGX|Q\(7)))) # (\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(7),
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(7),
	datae => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(7),
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~5_combout\);

-- Location: LABCELL_X14_Y3_N12
\inst4|inst4|outputs[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~9_combout\ = ( \inst4|inst4|outputs[7]~8_combout\ & ( \inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[7]~6_combout\)))) # (\inst5|Mux14~combout\ & 
-- (((\inst4|inst4|outputs[7]~7_combout\)) # (\inst5|Mux13~combout\))) ) ) ) # ( !\inst4|inst4|outputs[7]~8_combout\ & ( \inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\) # ((\inst4|inst4|outputs[7]~6_combout\)))) # 
-- (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~7_combout\)))) ) ) ) # ( \inst4|inst4|outputs[7]~8_combout\ & ( !\inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux14~combout\ & (\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[7]~6_combout\))) # (\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[7]~7_combout\)) # (\inst5|Mux13~combout\))) ) ) ) # ( !\inst4|inst4|outputs[7]~8_combout\ & ( !\inst4|inst4|outputs[7]~5_combout\ & ( (!\inst5|Mux14~combout\ & 
-- (\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~6_combout\))) # (\inst5|Mux14~combout\ & (!\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~6_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~7_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~8_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~5_combout\,
	combout => \inst4|inst4|outputs[7]~9_combout\);

-- Location: LABCELL_X16_Y4_N30
\inst4|inst4|outputs[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~3_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(7) ) ) ) # ( \inst5|Mux12~combout\ 
-- & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~3_combout\);

-- Location: LABCELL_X16_Y4_N54
\inst4|inst4|outputs[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~1_combout\ = ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(7) & ( (!\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:24:REGX|Q\(7)))) # (\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(7))) ) ) ) # ( 
-- !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(7) & ( (!\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:40:REGX|Q\(7)) ) ) ) # ( \inst5|Mux12~combout\ & ( !\inst4|inst7|GEN_REG:8:REGX|Q\(7) & ( (!\inst5|Mux11~combout\ & 
-- ((\inst4|inst7|GEN_REG:24:REGX|Q\(7)))) # (\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:56:REGX|Q\(7))) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst4|inst7|GEN_REG:8:REGX|Q\(7) & ( (\inst5|Mux11~combout\ & \inst4|inst7|GEN_REG:40:REGX|Q\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux11~combout\,
	datab => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(7),
	combout => \inst4|inst4|outputs[7]~1_combout\);

-- Location: LABCELL_X16_Y6_N0
\inst4|inst4|outputs[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~2_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(7) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(7) ) ) ) # ( \inst5|Mux11~combout\ 
-- & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(7) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~2_combout\);

-- Location: LABCELL_X16_Y6_N6
\inst4|inst4|outputs[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~0_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(7) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(7) ) ) ) # ( \inst5|Mux11~combout\ 
-- & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(7) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[7]~0_combout\);

-- Location: LABCELL_X16_Y4_N12
\inst4|inst4|outputs[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~4_combout\ = ( \inst4|inst4|outputs[7]~2_combout\ & ( \inst4|inst4|outputs[7]~0_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[7]~1_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[7]~3_combout\))) ) ) ) # ( !\inst4|inst4|outputs[7]~2_combout\ & ( \inst4|inst4|outputs[7]~0_combout\ & ( (!\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\) # (\inst4|inst4|outputs[7]~1_combout\)))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[7]~3_combout\ & ((\inst5|Mux13~combout\)))) ) ) ) # ( \inst4|inst4|outputs[7]~2_combout\ & ( !\inst4|inst4|outputs[7]~0_combout\ & ( (!\inst5|Mux14~combout\ & (((\inst4|inst4|outputs[7]~1_combout\ & \inst5|Mux13~combout\)))) # 
-- (\inst5|Mux14~combout\ & (((!\inst5|Mux13~combout\)) # (\inst4|inst4|outputs[7]~3_combout\))) ) ) ) # ( !\inst4|inst4|outputs[7]~2_combout\ & ( !\inst4|inst4|outputs[7]~0_combout\ & ( (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[7]~1_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[7]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux14~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[7]~3_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~1_combout\,
	datad => \inst5|ALT_INV_Mux13~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~2_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~0_combout\,
	combout => \inst4|inst4|outputs[7]~4_combout\);

-- Location: LABCELL_X17_Y3_N48
\inst4|inst4|outputs[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~15_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~15_combout\);

-- Location: LABCELL_X17_Y3_N6
\inst4|inst4|outputs[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~16_combout\ = ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(7) & ( (!\inst5|Mux11~combout\ & (\inst4|inst7|GEN_REG:27:REGX|Q\(7))) # (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(7)))) ) ) ) # ( 
-- !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(7) & ( (!\inst5|Mux11~combout\) # (\inst4|inst7|GEN_REG:43:REGX|Q\(7)) ) ) ) # ( \inst5|Mux12~combout\ & ( !\inst4|inst7|GEN_REG:11:REGX|Q\(7) & ( (!\inst5|Mux11~combout\ & 
-- (\inst4|inst7|GEN_REG:27:REGX|Q\(7))) # (\inst5|Mux11~combout\ & ((\inst4|inst7|GEN_REG:59:REGX|Q\(7)))) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst4|inst7|GEN_REG:11:REGX|Q\(7) & ( (\inst4|inst7|GEN_REG:43:REGX|Q\(7) & \inst5|Mux11~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(7),
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(7),
	combout => \inst4|inst4|outputs[7]~16_combout\);

-- Location: LABCELL_X17_Y3_N36
\inst4|inst4|outputs[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~17_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~17_combout\);

-- Location: LABCELL_X17_Y3_N15
\inst4|inst4|outputs[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~18_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(7) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(7) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(7),
	datab => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(7),
	datac => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(7),
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(7),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[7]~18_combout\);

-- Location: LABCELL_X17_Y3_N24
\inst4|inst4|outputs[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~19_combout\ = ( \inst4|inst4|outputs[7]~17_combout\ & ( \inst4|inst4|outputs[7]~18_combout\ & ( ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[7]~15_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~16_combout\)))) 
-- # (\inst5|Mux14~combout\) ) ) ) # ( !\inst4|inst4|outputs[7]~17_combout\ & ( \inst4|inst4|outputs[7]~18_combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[7]~15_combout\))) # (\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[7]~16_combout\)) # (\inst5|Mux14~combout\))) ) ) ) # ( \inst4|inst4|outputs[7]~17_combout\ & ( !\inst4|inst4|outputs[7]~18_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[7]~15_combout\)) # (\inst5|Mux14~combout\))) 
-- # (\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[7]~16_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~17_combout\ & ( !\inst4|inst4|outputs[7]~18_combout\ & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & 
-- (\inst4|inst4|outputs[7]~15_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[7]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~15_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[7]~16_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~17_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~18_combout\,
	combout => \inst4|inst4|outputs[7]~19_combout\);

-- Location: LABCELL_X17_Y3_N33
\inst4|inst4|outputs[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[7]~20_combout\ = ( \inst4|inst4|outputs[7]~4_combout\ & ( \inst4|inst4|outputs[7]~19_combout\ & ( (!\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\)) # (\inst4|inst4|outputs[7]~14_combout\))) # (\inst5|Mux15~combout\ & 
-- (((\inst5|Mux16~combout\) # (\inst4|inst4|outputs[7]~9_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~4_combout\ & ( \inst4|inst4|outputs[7]~19_combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst4|outputs[7]~14_combout\ & ((\inst5|Mux16~combout\)))) # 
-- (\inst5|Mux15~combout\ & (((\inst5|Mux16~combout\) # (\inst4|inst4|outputs[7]~9_combout\)))) ) ) ) # ( \inst4|inst4|outputs[7]~4_combout\ & ( !\inst4|inst4|outputs[7]~19_combout\ & ( (!\inst5|Mux15~combout\ & (((!\inst5|Mux16~combout\)) # 
-- (\inst4|inst4|outputs[7]~14_combout\))) # (\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[7]~9_combout\ & !\inst5|Mux16~combout\)))) ) ) ) # ( !\inst4|inst4|outputs[7]~4_combout\ & ( !\inst4|inst4|outputs[7]~19_combout\ & ( (!\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[7]~14_combout\ & ((\inst5|Mux16~combout\)))) # (\inst5|Mux15~combout\ & (((\inst4|inst4|outputs[7]~9_combout\ & !\inst5|Mux16~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux15~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[7]~14_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[7]~9_combout\,
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst4|ALT_INV_outputs[7]~4_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~19_combout\,
	combout => \inst4|inst4|outputs[7]~20_combout\);

-- Location: FF_X12_Y8_N23
\inst8|AddressR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~33_sumout\,
	asdata => \inst4|inst4|outputs[7]~20_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(7));

-- Location: FF_X12_Y8_N50
\inst8|addressStorage|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(7));

-- Location: LABCELL_X12_Y8_N24
\inst8|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~29_sumout\ = SUM(( \inst8|addressStorage|Q\(8) ) + ( GND ) + ( \inst8|Add0~34\ ))
-- \inst8|Add0~30\ = CARRY(( \inst8|addressStorage|Q\(8) ) + ( GND ) + ( \inst8|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(8),
	cin => \inst8|Add0~34\,
	sumout => \inst8|Add0~29_sumout\,
	cout => \inst8|Add0~30\);

-- Location: FF_X12_Y8_N25
\inst8|AddressR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~29_sumout\,
	asdata => \inst4|inst5|outputs[0]~167_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(8));

-- Location: MLABCELL_X13_Y8_N30
\inst8|addressStorage|Q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[8]~feeder_combout\ = ( \inst8|AddressR\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(8),
	combout => \inst8|addressStorage|Q[8]~feeder_combout\);

-- Location: FF_X13_Y8_N32
\inst8|addressStorage|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(8));

-- Location: FF_X12_Y8_N28
\inst8|AddressR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~25_sumout\,
	asdata => \inst4|inst5|outputs[1]~146_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(9));

-- Location: MLABCELL_X13_Y8_N51
\inst8|addressStorage|Q[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[9]~feeder_combout\ = ( \inst8|AddressR\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(9),
	combout => \inst8|addressStorage|Q[9]~feeder_combout\);

-- Location: FF_X13_Y8_N53
\inst8|addressStorage|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(9));

-- Location: LABCELL_X12_Y8_N48
\inst10|outputmux|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~2_combout\ = ( !\inst8|addressStorage|Q\(7) & ( !\inst8|addressStorage|Q\(8) & ( (!\inst8|addressStorage|Q\(9) & (!\inst8|addressStorage|Q\(11) & (!\inst8|addressStorage|Q\(10) & !\inst8|addressStorage|Q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(9),
	datab => \inst8|addressStorage|ALT_INV_Q\(11),
	datac => \inst8|addressStorage|ALT_INV_Q\(10),
	datad => \inst8|addressStorage|ALT_INV_Q\(12),
	datae => \inst8|addressStorage|ALT_INV_Q\(7),
	dataf => \inst8|addressStorage|ALT_INV_Q\(8),
	combout => \inst10|outputmux|Equal0~2_combout\);

-- Location: IOIBUF_X10_Y0_N41
\PORT1IN[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(0),
	o => \PORT1IN[0]~input_o\);

-- Location: FF_X10_Y7_N52
\inst10|GEN_REG_sIn:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(0));

-- Location: MLABCELL_X23_Y11_N54
\inst8|dataOut[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[0]~15_combout\ = ( \inst10|outputmux|Equal0~0_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( ((\inst10|outputmux|Equal0~2_combout\ & (\inst10|GEN_REG_sIn:0:REGX|Q\(0) & !\inst8|addressStorage|Q\(0)))) # (\DataIN[0]~input_o\) ) ) ) # ( 
-- !\inst10|outputmux|Equal0~0_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( \DataIN[0]~input_o\ ) ) ) # ( \inst10|outputmux|Equal0~0_combout\ & ( !\inst10|outputmux|Equal0~1_combout\ & ( \DataIN[0]~input_o\ ) ) ) # ( 
-- !\inst10|outputmux|Equal0~0_combout\ & ( !\inst10|outputmux|Equal0~1_combout\ & ( \DataIN[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DataIN[0]~input_o\,
	datab => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datac => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(0),
	datad => \inst8|addressStorage|ALT_INV_Q\(0),
	datae => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \inst8|dataOut[0]~15_combout\);

-- Location: MLABCELL_X23_Y8_N6
\inst4|inst6|output[61][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[61][0]~4_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst4|Equal0~59_combout\ & (((\inst1|Mux7~1_combout\ & ((\inst4|inst5|Equal0~59_combout\)))))) # (\inst4|inst4|Equal0~59_combout\ & ((((\inst1|Mux7~1_combout\ & 
-- \inst4|inst5|Equal0~59_combout\)) # (\inst5|Mux8~0_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~59_combout\ & (\inst4|inst4|Equal0~59_combout\ & (((\inst5|Mux8~0_combout\))))) # (\inst4|inst5|Equal0~59_combout\ & 
-- ((((\inst4|inst4|Equal0~59_combout\ & \inst5|Mux8~0_combout\)) # (\inst8|dataOut[0]~14_combout\)) # (\inst8|dataOut[0]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000101010100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_Equal0~59_combout\,
	datab => \inst8|ALT_INV_dataOut[0]~15_combout\,
	datac => \inst8|ALT_INV_dataOut[0]~14_combout\,
	datad => \inst5|ALT_INV_Mux8~0_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst4|inst5|ALT_INV_Equal0~59_combout\,
	datag => \inst1|ALT_INV_Mux7~1_combout\,
	combout => \inst4|inst6|output[61][0]~4_combout\);

-- Location: FF_X23_Y8_N8
\inst4|inst7|GEN_REG:61:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(61),
	d => \inst4|inst6|output[61][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:61:REGX|Q\(0));

-- Location: LABCELL_X20_Y9_N18
\inst4|inst4|outputs[0]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~165_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(0) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(0) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~165_combout\);

-- Location: LABCELL_X20_Y9_N12
\inst4|inst4|outputs[0]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~163_combout\ = ( \inst4|inst7|GEN_REG:59:REGX|Q\(0) & ( \inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst7|GEN_REG:57:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:59:REGX|Q\(0) & ( \inst5|Mux16~combout\ & ( 
-- (\inst4|inst7|GEN_REG:57:REGX|Q\(0) & !\inst5|Mux15~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:59:REGX|Q\(0) & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(0)))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst7|GEN_REG:58:REGX|Q\(0))) ) ) ) # ( !\inst4|inst7|GEN_REG:59:REGX|Q\(0) & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:56:REGX|Q\(0)))) # (\inst5|Mux15~combout\ & (\inst4|inst7|GEN_REG:58:REGX|Q\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~163_combout\);

-- Location: LABCELL_X19_Y9_N6
\inst4|inst4|outputs[0]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~164_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~164_combout\);

-- Location: LABCELL_X20_Y10_N51
\inst4|inst4|outputs[0]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~162_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~162_combout\);

-- Location: LABCELL_X20_Y9_N24
\inst4|inst4|outputs[0]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~166_combout\ = ( \inst4|inst4|outputs[0]~164_combout\ & ( \inst4|inst4|outputs[0]~162_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~163_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[0]~165_combout\))) ) ) ) # ( !\inst4|inst4|outputs[0]~164_combout\ & ( \inst4|inst4|outputs[0]~162_combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\)) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[0]~163_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~165_combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~164_combout\ & ( !\inst4|inst4|outputs[0]~162_combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\)) 
-- # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~163_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~165_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~164_combout\ & ( !\inst4|inst4|outputs[0]~162_combout\ 
-- & ( (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~163_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~165_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~165_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~163_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~164_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~162_combout\,
	combout => \inst4|inst4|outputs[0]~166_combout\);

-- Location: LABCELL_X19_Y9_N24
\inst4|inst4|outputs[0]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~157_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~157_combout\);

-- Location: LABCELL_X19_Y9_N42
\inst4|inst4|outputs[0]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~158_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~158_combout\);

-- Location: LABCELL_X19_Y9_N0
\inst4|inst4|outputs[0]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~159_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~159_combout\);

-- Location: MLABCELL_X18_Y9_N0
\inst4|inst4|outputs[0]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~160_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~160_combout\);

-- Location: LABCELL_X19_Y9_N18
\inst4|inst4|outputs[0]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~161_combout\ = ( \inst4|inst4|outputs[0]~159_combout\ & ( \inst4|inst4|outputs[0]~160_combout\ & ( ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~157_combout\)) # (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[0]~158_combout\)))) # (\inst5|Mux14~combout\) ) ) ) # ( !\inst4|inst4|outputs[0]~159_combout\ & ( \inst4|inst4|outputs[0]~160_combout\ & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~157_combout\))) 
-- # (\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[0]~158_combout\)) # (\inst5|Mux14~combout\))) ) ) ) # ( \inst4|inst4|outputs[0]~159_combout\ & ( !\inst4|inst4|outputs[0]~160_combout\ & ( (!\inst5|Mux13~combout\ & 
-- (((\inst4|inst4|outputs[0]~157_combout\)) # (\inst5|Mux14~combout\))) # (\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~158_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~159_combout\ & ( !\inst4|inst4|outputs[0]~160_combout\ 
-- & ( (!\inst5|Mux14~combout\ & ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~157_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~158_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~157_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~158_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~159_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~160_combout\,
	combout => \inst4|inst4|outputs[0]~161_combout\);

-- Location: LABCELL_X20_Y9_N0
\inst4|inst4|outputs[0]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~154_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(0) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(0) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~154_combout\);

-- Location: LABCELL_X20_Y9_N30
\inst4|inst4|outputs[0]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~155_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(0) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(0) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~155_combout\);

-- Location: LABCELL_X21_Y9_N48
\inst4|inst4|outputs[0]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~152_combout\ = ( \inst4|inst7|GEN_REG:35:REGX|Q\(0) & ( \inst5|Mux16~combout\ & ( (\inst5|Mux15~combout\) # (\inst4|inst7|GEN_REG:33:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:35:REGX|Q\(0) & ( \inst5|Mux16~combout\ & ( 
-- (\inst4|inst7|GEN_REG:33:REGX|Q\(0) & !\inst5|Mux15~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:35:REGX|Q\(0) & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(0)))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst7|GEN_REG:34:REGX|Q\(0))) ) ) ) # ( !\inst4|inst7|GEN_REG:35:REGX|Q\(0) & ( !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:32:REGX|Q\(0)))) # (\inst5|Mux15~combout\ & (\inst4|inst7|GEN_REG:34:REGX|Q\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(0),
	datad => \inst5|ALT_INV_Mux15~combout\,
	datae => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~152_combout\);

-- Location: LABCELL_X19_Y9_N36
\inst4|inst4|outputs[0]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~153_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~153_combout\);

-- Location: LABCELL_X20_Y9_N36
\inst4|inst4|outputs[0]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~156_combout\ = ( \inst4|inst4|outputs[0]~152_combout\ & ( \inst4|inst4|outputs[0]~153_combout\ & ( (!\inst5|Mux14~combout\) # ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~154_combout\)) # (\inst5|Mux13~combout\ & 
-- ((\inst4|inst4|outputs[0]~155_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~152_combout\ & ( \inst4|inst4|outputs[0]~153_combout\ & ( (!\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~154_combout\))) # (\inst5|Mux13~combout\ & 
-- ((!\inst5|Mux14~combout\) # ((\inst4|inst4|outputs[0]~155_combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~152_combout\ & ( !\inst4|inst4|outputs[0]~153_combout\ & ( (!\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\) # 
-- ((\inst4|inst4|outputs[0]~154_combout\)))) # (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~155_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~152_combout\ & ( !\inst4|inst4|outputs[0]~153_combout\ & ( (\inst5|Mux14~combout\ 
-- & ((!\inst5|Mux13~combout\ & (\inst4|inst4|outputs[0]~154_combout\)) # (\inst5|Mux13~combout\ & ((\inst4|inst4|outputs[0]~155_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~154_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~155_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~152_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~153_combout\,
	combout => \inst4|inst4|outputs[0]~156_combout\);

-- Location: LABCELL_X20_Y9_N48
\inst4|inst4|outputs[0]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~147_combout\ = ( \inst4|inst7|GEN_REG:0:REGX|Q\(0) & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(0))) # (\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(0)))) ) ) ) # ( 
-- !\inst4|inst7|GEN_REG:0:REGX|Q\(0) & ( \inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\ & (\inst4|inst7|GEN_REG:1:REGX|Q\(0))) # (\inst5|Mux15~combout\ & ((\inst4|inst7|GEN_REG:3:REGX|Q\(0)))) ) ) ) # ( \inst4|inst7|GEN_REG:0:REGX|Q\(0) & ( 
-- !\inst5|Mux16~combout\ & ( (!\inst5|Mux15~combout\) # (\inst4|inst7|GEN_REG:2:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:0:REGX|Q\(0) & ( !\inst5|Mux16~combout\ & ( (\inst4|inst7|GEN_REG:2:REGX|Q\(0) & \inst5|Mux15~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(0),
	datac => \inst5|ALT_INV_Mux15~combout\,
	datad => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(0),
	datae => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[0]~147_combout\);

-- Location: LABCELL_X20_Y9_N6
\inst4|inst4|outputs[0]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~150_combout\ = ( \inst4|inst7|GEN_REG:15:REGX|Q\(0) & ( \inst5|Mux15~combout\ & ( (\inst5|Mux16~combout\) # (\inst4|inst7|GEN_REG:14:REGX|Q\(0)) ) ) ) # ( !\inst4|inst7|GEN_REG:15:REGX|Q\(0) & ( \inst5|Mux15~combout\ & ( 
-- (\inst4|inst7|GEN_REG:14:REGX|Q\(0) & !\inst5|Mux16~combout\) ) ) ) # ( \inst4|inst7|GEN_REG:15:REGX|Q\(0) & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst7|GEN_REG:12:REGX|Q\(0))) # (\inst5|Mux16~combout\ & 
-- ((\inst4|inst7|GEN_REG:13:REGX|Q\(0)))) ) ) ) # ( !\inst4|inst7|GEN_REG:15:REGX|Q\(0) & ( !\inst5|Mux15~combout\ & ( (!\inst5|Mux16~combout\ & (\inst4|inst7|GEN_REG:12:REGX|Q\(0))) # (\inst5|Mux16~combout\ & ((\inst4|inst7|GEN_REG:13:REGX|Q\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(0),
	datad => \inst5|ALT_INV_Mux16~combout\,
	datae => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(0),
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~150_combout\);

-- Location: LABCELL_X20_Y10_N24
\inst4|inst4|outputs[0]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~148_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(0) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~148_combout\);

-- Location: LABCELL_X19_Y9_N54
\inst4|inst4|outputs[0]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~149_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(0) ) ) ) # ( \inst5|Mux16~combout\ 
-- & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(0) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(0),
	datab => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(0),
	datac => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(0),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(0),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[0]~149_combout\);

-- Location: LABCELL_X20_Y9_N42
\inst4|inst4|outputs[0]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~151_combout\ = ( \inst4|inst4|outputs[0]~148_combout\ & ( \inst4|inst4|outputs[0]~149_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[0]~147_combout\)) # (\inst5|Mux14~combout\))) # (\inst5|Mux13~combout\ & 
-- ((!\inst5|Mux14~combout\) # ((\inst4|inst4|outputs[0]~150_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~148_combout\ & ( \inst4|inst4|outputs[0]~149_combout\ & ( (!\inst5|Mux13~combout\ & (((\inst4|inst4|outputs[0]~147_combout\)) # 
-- (\inst5|Mux14~combout\))) # (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~150_combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~148_combout\ & ( !\inst4|inst4|outputs[0]~149_combout\ & ( (!\inst5|Mux13~combout\ & 
-- (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~147_combout\))) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\) # ((\inst4|inst4|outputs[0]~150_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~148_combout\ & ( !\inst4|inst4|outputs[0]~149_combout\ 
-- & ( (!\inst5|Mux13~combout\ & (!\inst5|Mux14~combout\ & (\inst4|inst4|outputs[0]~147_combout\))) # (\inst5|Mux13~combout\ & (\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[0]~150_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux13~combout\,
	datab => \inst5|ALT_INV_Mux14~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~147_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~150_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~148_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~149_combout\,
	combout => \inst4|inst4|outputs[0]~151_combout\);

-- Location: LABCELL_X20_Y9_N54
\inst4|inst4|outputs[0]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[0]~167_combout\ = ( \inst4|inst4|outputs[0]~156_combout\ & ( \inst4|inst4|outputs[0]~151_combout\ & ( (!\inst5|Mux12~combout\) # ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[0]~161_combout\))) # (\inst5|Mux11~combout\ & 
-- (\inst4|inst4|outputs[0]~166_combout\))) ) ) ) # ( !\inst4|inst4|outputs[0]~156_combout\ & ( \inst4|inst4|outputs[0]~151_combout\ & ( (!\inst5|Mux12~combout\ & (!\inst5|Mux11~combout\)) # (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & 
-- ((\inst4|inst4|outputs[0]~161_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[0]~166_combout\)))) ) ) ) # ( \inst4|inst4|outputs[0]~156_combout\ & ( !\inst4|inst4|outputs[0]~151_combout\ & ( (!\inst5|Mux12~combout\ & (\inst5|Mux11~combout\)) 
-- # (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[0]~161_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[0]~166_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[0]~156_combout\ & ( !\inst4|inst4|outputs[0]~151_combout\ 
-- & ( (\inst5|Mux12~combout\ & ((!\inst5|Mux11~combout\ & ((\inst4|inst4|outputs[0]~161_combout\))) # (\inst5|Mux11~combout\ & (\inst4|inst4|outputs[0]~166_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst5|ALT_INV_Mux11~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~166_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[0]~161_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[0]~156_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[0]~151_combout\,
	combout => \inst4|inst4|outputs[0]~167_combout\);

-- Location: FF_X12_Y8_N1
\inst8|AddressR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~61_sumout\,
	asdata => \inst4|inst4|outputs[0]~167_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(0));

-- Location: FF_X13_Y6_N35
\inst8|addressStorage|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(0));

-- Location: LABCELL_X12_Y8_N3
\inst8|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~57_sumout\ = SUM(( \inst8|addressStorage|Q\(1) ) + ( GND ) + ( \inst8|Add0~62\ ))
-- \inst8|Add0~58\ = CARRY(( \inst8|addressStorage|Q\(1) ) + ( GND ) + ( \inst8|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(1),
	cin => \inst8|Add0~62\,
	sumout => \inst8|Add0~57_sumout\,
	cout => \inst8|Add0~58\);

-- Location: FF_X12_Y8_N5
\inst8|AddressR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~57_sumout\,
	asdata => \inst4|inst4|outputs[1]~146_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(1));

-- Location: FF_X12_Y8_N56
\inst8|addressStorage|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(1));

-- Location: LABCELL_X12_Y8_N6
\inst8|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~53_sumout\ = SUM(( \inst8|addressStorage|Q\(2) ) + ( GND ) + ( \inst8|Add0~58\ ))
-- \inst8|Add0~54\ = CARRY(( \inst8|addressStorage|Q\(2) ) + ( GND ) + ( \inst8|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(2),
	cin => \inst8|Add0~58\,
	sumout => \inst8|Add0~53_sumout\,
	cout => \inst8|Add0~54\);

-- Location: FF_X12_Y8_N7
\inst8|AddressR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~53_sumout\,
	asdata => \inst4|inst4|outputs[2]~125_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(2));

-- Location: FF_X12_Y8_N53
\inst8|addressStorage|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(2));

-- Location: LABCELL_X12_Y8_N9
\inst8|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~49_sumout\ = SUM(( \inst8|addressStorage|Q\(3) ) + ( GND ) + ( \inst8|Add0~54\ ))
-- \inst8|Add0~50\ = CARRY(( \inst8|addressStorage|Q\(3) ) + ( GND ) + ( \inst8|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(3),
	cin => \inst8|Add0~54\,
	sumout => \inst8|Add0~49_sumout\,
	cout => \inst8|Add0~50\);

-- Location: FF_X12_Y8_N10
\inst8|AddressR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~49_sumout\,
	asdata => \inst4|inst4|outputs[3]~104_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(3));

-- Location: MLABCELL_X13_Y8_N45
\inst8|addressStorage|Q[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[3]~feeder_combout\ = ( \inst8|AddressR\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(3),
	combout => \inst8|addressStorage|Q[3]~feeder_combout\);

-- Location: FF_X13_Y8_N47
\inst8|addressStorage|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(3));

-- Location: LABCELL_X12_Y8_N12
\inst8|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~45_sumout\ = SUM(( \inst8|addressStorage|Q\(4) ) + ( GND ) + ( \inst8|Add0~50\ ))
-- \inst8|Add0~46\ = CARRY(( \inst8|addressStorage|Q\(4) ) + ( GND ) + ( \inst8|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(4),
	cin => \inst8|Add0~50\,
	sumout => \inst8|Add0~45_sumout\,
	cout => \inst8|Add0~46\);

-- Location: FF_X12_Y8_N13
\inst8|AddressR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~45_sumout\,
	asdata => \inst4|inst4|outputs[4]~83_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(4));

-- Location: MLABCELL_X13_Y8_N39
\inst8|addressStorage|Q[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|addressStorage|Q[4]~feeder_combout\ = ( \inst8|AddressR\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_AddressR\(4),
	combout => \inst8|addressStorage|Q[4]~feeder_combout\);

-- Location: FF_X13_Y8_N41
\inst8|addressStorage|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	d => \inst8|addressStorage|Q[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(4));

-- Location: LABCELL_X12_Y8_N15
\inst8|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~41_sumout\ = SUM(( \inst8|addressStorage|Q\(5) ) + ( GND ) + ( \inst8|Add0~46\ ))
-- \inst8|Add0~42\ = CARRY(( \inst8|addressStorage|Q\(5) ) + ( GND ) + ( \inst8|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(5),
	cin => \inst8|Add0~46\,
	sumout => \inst8|Add0~41_sumout\,
	cout => \inst8|Add0~42\);

-- Location: FF_X12_Y8_N16
\inst8|AddressR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~41_sumout\,
	asdata => \inst4|inst4|outputs[5]~62_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(5));

-- Location: FF_X12_Y8_N59
\inst8|addressStorage|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(5));

-- Location: FF_X12_Y8_N20
\inst8|AddressR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst8|Add0~37_sumout\,
	asdata => \inst4|inst4|outputs[6]~41_combout\,
	sload => \inst8|outClockEn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|AddressR\(6));

-- Location: FF_X13_Y8_N8
\inst8|addressStorage|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|comb~0_combout\,
	asdata => \inst8|AddressR\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|addressStorage|Q\(6));

-- Location: LABCELL_X12_Y8_N54
\inst10|outputmux|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|outputmux|Equal0~1_combout\ = ( !\inst8|addressStorage|Q\(1) & ( !\inst8|addressStorage|Q\(3) & ( (!\inst8|addressStorage|Q\(6) & (!\inst8|addressStorage|Q\(4) & (!\inst8|addressStorage|Q\(2) & !\inst8|addressStorage|Q\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|addressStorage|ALT_INV_Q\(6),
	datab => \inst8|addressStorage|ALT_INV_Q\(4),
	datac => \inst8|addressStorage|ALT_INV_Q\(2),
	datad => \inst8|addressStorage|ALT_INV_Q\(5),
	datae => \inst8|addressStorage|ALT_INV_Q\(1),
	dataf => \inst8|addressStorage|ALT_INV_Q\(3),
	combout => \inst10|outputmux|Equal0~1_combout\);

-- Location: IOIBUF_X16_Y0_N92
\PORT1IN[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PORT1IN(1),
	o => \PORT1IN[1]~input_o\);

-- Location: FF_X13_Y6_N10
\inst10|GEN_REG_sIn:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8|clkO~combout\,
	asdata => \PORT1IN[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sIn:0:REGX|Q\(1));

-- Location: LABCELL_X12_Y6_N9
\inst8|dataOut[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dataOut[1]~13_combout\ = ( \inst10|outputmux|Equal0~0_combout\ & ( \inst10|GEN_REG_sIn:0:REGX|Q\(1) & ( ((\inst10|outputmux|Equal0~1_combout\ & (\inst10|outputmux|Equal0~2_combout\ & !\inst8|addressStorage|Q\(0)))) # (\DataIN[1]~input_o\) ) ) ) # ( 
-- !\inst10|outputmux|Equal0~0_combout\ & ( \inst10|GEN_REG_sIn:0:REGX|Q\(1) & ( \DataIN[1]~input_o\ ) ) ) # ( \inst10|outputmux|Equal0~0_combout\ & ( !\inst10|GEN_REG_sIn:0:REGX|Q\(1) & ( \DataIN[1]~input_o\ ) ) ) # ( !\inst10|outputmux|Equal0~0_combout\ & 
-- ( !\inst10|GEN_REG_sIn:0:REGX|Q\(1) & ( \DataIN[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DataIN[1]~input_o\,
	datab => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	datac => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	datad => \inst8|addressStorage|ALT_INV_Q\(0),
	datae => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|GEN_REG_sIn:0:REGX|ALT_INV_Q\(1),
	combout => \inst8|dataOut[1]~13_combout\);

-- Location: LABCELL_X16_Y5_N36
\inst4|inst6|output[62][1]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst6|output[62][1]~264_combout\ = ( !\inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & ((((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & ((((\inst4|inst4|Equal0~55_combout\ & 
-- \inst5|Mux7~0_combout\)) # (\inst1|Mux6~1_combout\)))) ) ) # ( \inst5|Mux25~0_combout\ & ( (!\inst4|inst5|Equal0~55_combout\ & ((((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux7~0_combout\))))) # (\inst4|inst5|Equal0~55_combout\ & 
-- ((((\inst4|inst4|Equal0~55_combout\ & \inst5|Mux7~0_combout\)) # (\inst8|dataOut[1]~12_combout\)) # (\inst8|dataOut[1]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000101010001010100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_Equal0~55_combout\,
	datab => \inst8|ALT_INV_dataOut[1]~13_combout\,
	datac => \inst8|ALT_INV_dataOut[1]~12_combout\,
	datad => \inst4|inst4|ALT_INV_Equal0~55_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst5|ALT_INV_Mux7~0_combout\,
	datag => \inst1|ALT_INV_Mux6~1_combout\,
	combout => \inst4|inst6|output[62][1]~264_combout\);

-- Location: FF_X16_Y5_N38
\inst4|inst7|GEN_REG:62:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|inst1|clkout\(62),
	d => \inst4|inst6|output[62][1]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|inst7|GEN_REG:62:REGX|Q\(1));

-- Location: LABCELL_X14_Y6_N54
\inst4|inst4|outputs[1]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~142_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:62:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:30:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:46:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:14:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:62:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:14:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:30:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:46:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~142_combout\);

-- Location: LABCELL_X14_Y6_N6
\inst4|inst4|outputs[1]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~141_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:60:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:28:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:44:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:12:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:28:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:60:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:44:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:12:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~141_combout\);

-- Location: LABCELL_X14_Y6_N27
\inst4|inst4|outputs[1]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~144_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:63:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:31:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:47:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:15:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:47:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:31:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:63:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:15:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~144_combout\);

-- Location: LABCELL_X14_Y9_N51
\inst4|inst4|outputs[1]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~143_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:61:REGX|Q\(1) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:45:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:29:REGX|Q\(1) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:13:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:45:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:61:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:13:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:29:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[1]~143_combout\);

-- Location: LABCELL_X14_Y6_N18
\inst4|inst4|outputs[1]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~145_combout\ = ( \inst4|inst4|outputs[1]~144_combout\ & ( \inst4|inst4|outputs[1]~143_combout\ & ( ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~141_combout\))) # (\inst5|Mux15~combout\ & 
-- (\inst4|inst4|outputs[1]~142_combout\))) # (\inst5|Mux16~combout\) ) ) ) # ( !\inst4|inst4|outputs[1]~144_combout\ & ( \inst4|inst4|outputs[1]~143_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~141_combout\))) 
-- # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~142_combout\)))) # (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\)) ) ) ) # ( \inst4|inst4|outputs[1]~144_combout\ & ( !\inst4|inst4|outputs[1]~143_combout\ & ( (!\inst5|Mux16~combout\ & 
-- ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~141_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~142_combout\)))) # (\inst5|Mux16~combout\ & (\inst5|Mux15~combout\)) ) ) ) # ( !\inst4|inst4|outputs[1]~144_combout\ & ( 
-- !\inst4|inst4|outputs[1]~143_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~141_combout\))) # (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~142_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~142_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~141_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~144_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~143_combout\,
	combout => \inst4|inst4|outputs[1]~145_combout\);

-- Location: LABCELL_X14_Y6_N0
\inst4|inst4|outputs[1]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~134_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:59:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:27:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:43:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:11:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:27:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:11:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:43:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:59:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~134_combout\);

-- Location: LABCELL_X14_Y6_N42
\inst4|inst4|outputs[1]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~132_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:58:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:26:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:42:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:10:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:10:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:42:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:26:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:58:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~132_combout\);

-- Location: MLABCELL_X13_Y6_N21
\inst4|inst4|outputs[1]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~131_combout\ = ( \inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:56:REGX|Q\(1) ) ) ) # ( !\inst5|Mux12~combout\ & ( \inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:40:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:24:REGX|Q\(1) ) ) ) # ( !\inst5|Mux12~combout\ & ( !\inst5|Mux11~combout\ & ( \inst4|inst7|GEN_REG:8:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:56:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:24:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:8:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:40:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux12~combout\,
	dataf => \inst5|ALT_INV_Mux11~combout\,
	combout => \inst4|inst4|outputs[1]~131_combout\);

-- Location: LABCELL_X14_Y6_N48
\inst4|inst4|outputs[1]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~133_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:57:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:25:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:41:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:9:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:25:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:9:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:41:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:57:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~133_combout\);

-- Location: LABCELL_X14_Y6_N30
\inst4|inst4|outputs[1]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~135_combout\ = ( \inst4|inst4|outputs[1]~131_combout\ & ( \inst4|inst4|outputs[1]~133_combout\ & ( (!\inst5|Mux15~combout\) # ((!\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~132_combout\))) # (\inst5|Mux16~combout\ & 
-- (\inst4|inst4|outputs[1]~134_combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~131_combout\ & ( \inst4|inst4|outputs[1]~133_combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~132_combout\)))) # (\inst5|Mux16~combout\ & 
-- ((!\inst5|Mux15~combout\) # ((\inst4|inst4|outputs[1]~134_combout\)))) ) ) ) # ( \inst4|inst4|outputs[1]~131_combout\ & ( !\inst4|inst4|outputs[1]~133_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\) # 
-- ((\inst4|inst4|outputs[1]~132_combout\)))) # (\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~134_combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~131_combout\ & ( !\inst4|inst4|outputs[1]~133_combout\ & ( (\inst5|Mux15~combout\ & 
-- ((!\inst5|Mux16~combout\ & ((\inst4|inst4|outputs[1]~132_combout\))) # (\inst5|Mux16~combout\ & (\inst4|inst4|outputs[1]~134_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~134_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~132_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~131_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~133_combout\,
	combout => \inst4|inst4|outputs[1]~135_combout\);

-- Location: LABCELL_X14_Y7_N42
\inst4|inst4|outputs[1]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~139_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:55:REGX|Q\(1) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:53:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:54:REGX|Q\(1) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:52:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:52:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:53:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:55:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:54:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~139_combout\);

-- Location: LABCELL_X14_Y7_N21
\inst4|inst4|outputs[1]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~136_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:7:REGX|Q\(1) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:5:REGX|Q\(1) ) ) ) # ( \inst5|Mux15~combout\ 
-- & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:6:REGX|Q\(1) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:4:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:7:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:5:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:4:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:6:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~136_combout\);

-- Location: LABCELL_X14_Y7_N0
\inst4|inst4|outputs[1]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~138_combout\ = ( \inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:23:REGX|Q\(1) ) ) ) # ( !\inst5|Mux15~combout\ & ( \inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:21:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:22:REGX|Q\(1) ) ) ) # ( !\inst5|Mux15~combout\ & ( !\inst5|Mux16~combout\ & ( \inst4|inst7|GEN_REG:20:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:23:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:20:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:21:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:22:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux15~combout\,
	dataf => \inst5|ALT_INV_Mux16~combout\,
	combout => \inst4|inst4|outputs[1]~138_combout\);

-- Location: LABCELL_X14_Y5_N3
\inst4|inst4|outputs[1]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~137_combout\ = ( \inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:39:REGX|Q\(1) ) ) ) # ( !\inst5|Mux16~combout\ & ( \inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:38:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:37:REGX|Q\(1) ) ) ) # ( !\inst5|Mux16~combout\ & ( !\inst5|Mux15~combout\ & ( \inst4|inst7|GEN_REG:36:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:39:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:36:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:37:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:38:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux16~combout\,
	dataf => \inst5|ALT_INV_Mux15~combout\,
	combout => \inst4|inst4|outputs[1]~137_combout\);

-- Location: LABCELL_X14_Y7_N39
\inst4|inst4|outputs[1]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~140_combout\ = ( \inst4|inst4|outputs[1]~138_combout\ & ( \inst4|inst4|outputs[1]~137_combout\ & ( (!\inst5|Mux12~combout\ & (((\inst4|inst4|outputs[1]~136_combout\) # (\inst5|Mux11~combout\)))) # (\inst5|Mux12~combout\ & 
-- (((!\inst5|Mux11~combout\)) # (\inst4|inst4|outputs[1]~139_combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~138_combout\ & ( \inst4|inst4|outputs[1]~137_combout\ & ( (!\inst5|Mux12~combout\ & (((\inst4|inst4|outputs[1]~136_combout\) # 
-- (\inst5|Mux11~combout\)))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[1]~139_combout\ & (\inst5|Mux11~combout\))) ) ) ) # ( \inst4|inst4|outputs[1]~138_combout\ & ( !\inst4|inst4|outputs[1]~137_combout\ & ( (!\inst5|Mux12~combout\ & 
-- (((!\inst5|Mux11~combout\ & \inst4|inst4|outputs[1]~136_combout\)))) # (\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\)) # (\inst4|inst4|outputs[1]~139_combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~138_combout\ & ( 
-- !\inst4|inst4|outputs[1]~137_combout\ & ( (!\inst5|Mux12~combout\ & (((!\inst5|Mux11~combout\ & \inst4|inst4|outputs[1]~136_combout\)))) # (\inst5|Mux12~combout\ & (\inst4|inst4|outputs[1]~139_combout\ & (\inst5|Mux11~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux12~combout\,
	datab => \inst4|inst4|ALT_INV_outputs[1]~139_combout\,
	datac => \inst5|ALT_INV_Mux11~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~136_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~138_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~137_combout\,
	combout => \inst4|inst4|outputs[1]~140_combout\);

-- Location: LABCELL_X12_Y7_N54
\inst4|inst4|outputs[1]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~127_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:50:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:18:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:34:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:2:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:50:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:34:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:18:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:2:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~127_combout\);

-- Location: LABCELL_X12_Y7_N30
\inst4|inst4|outputs[1]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~128_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:49:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:17:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:33:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:1:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:17:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:49:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:1:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:33:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~128_combout\);

-- Location: LABCELL_X12_Y7_N0
\inst4|inst4|outputs[1]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~126_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:48:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:16:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:32:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:0:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:0:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:32:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:48:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:16:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~126_combout\);

-- Location: LABCELL_X12_Y7_N24
\inst4|inst4|outputs[1]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~129_combout\ = ( \inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:51:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( \inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:19:REGX|Q\(1) ) ) ) # ( 
-- \inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:35:REGX|Q\(1) ) ) ) # ( !\inst5|Mux11~combout\ & ( !\inst5|Mux12~combout\ & ( \inst4|inst7|GEN_REG:3:REGX|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst7|GEN_REG:51:REGX|ALT_INV_Q\(1),
	datab => \inst4|inst7|GEN_REG:35:REGX|ALT_INV_Q\(1),
	datac => \inst4|inst7|GEN_REG:3:REGX|ALT_INV_Q\(1),
	datad => \inst4|inst7|GEN_REG:19:REGX|ALT_INV_Q\(1),
	datae => \inst5|ALT_INV_Mux11~combout\,
	dataf => \inst5|ALT_INV_Mux12~combout\,
	combout => \inst4|inst4|outputs[1]~129_combout\);

-- Location: LABCELL_X12_Y7_N18
\inst4|inst4|outputs[1]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~130_combout\ = ( \inst4|inst4|outputs[1]~126_combout\ & ( \inst4|inst4|outputs[1]~129_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\) # ((\inst4|inst4|outputs[1]~127_combout\)))) # (\inst5|Mux16~combout\ & 
-- (((\inst4|inst4|outputs[1]~128_combout\)) # (\inst5|Mux15~combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~126_combout\ & ( \inst4|inst4|outputs[1]~129_combout\ & ( (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~127_combout\))) 
-- # (\inst5|Mux16~combout\ & (((\inst4|inst4|outputs[1]~128_combout\)) # (\inst5|Mux15~combout\))) ) ) ) # ( \inst4|inst4|outputs[1]~126_combout\ & ( !\inst4|inst4|outputs[1]~129_combout\ & ( (!\inst5|Mux16~combout\ & ((!\inst5|Mux15~combout\) # 
-- ((\inst4|inst4|outputs[1]~127_combout\)))) # (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~128_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[1]~126_combout\ & ( !\inst4|inst4|outputs[1]~129_combout\ & ( 
-- (!\inst5|Mux16~combout\ & (\inst5|Mux15~combout\ & (\inst4|inst4|outputs[1]~127_combout\))) # (\inst5|Mux16~combout\ & (!\inst5|Mux15~combout\ & ((\inst4|inst4|outputs[1]~128_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux16~combout\,
	datab => \inst5|ALT_INV_Mux15~combout\,
	datac => \inst4|inst4|ALT_INV_outputs[1]~127_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~128_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~126_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~129_combout\,
	combout => \inst4|inst4|outputs[1]~130_combout\);

-- Location: LABCELL_X14_Y6_N12
\inst4|inst4|outputs[1]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|inst4|outputs[1]~146_combout\ = ( \inst4|inst4|outputs[1]~140_combout\ & ( \inst4|inst4|outputs[1]~130_combout\ & ( (!\inst5|Mux13~combout\) # ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~135_combout\))) # (\inst5|Mux14~combout\ & 
-- (\inst4|inst4|outputs[1]~145_combout\))) ) ) ) # ( !\inst4|inst4|outputs[1]~140_combout\ & ( \inst4|inst4|outputs[1]~130_combout\ & ( (!\inst5|Mux13~combout\ & (((!\inst5|Mux14~combout\)))) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & 
-- ((\inst4|inst4|outputs[1]~135_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[1]~145_combout\)))) ) ) ) # ( \inst4|inst4|outputs[1]~140_combout\ & ( !\inst4|inst4|outputs[1]~130_combout\ & ( (!\inst5|Mux13~combout\ & 
-- (((\inst5|Mux14~combout\)))) # (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~135_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[1]~145_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[1]~140_combout\ & ( 
-- !\inst4|inst4|outputs[1]~130_combout\ & ( (\inst5|Mux13~combout\ & ((!\inst5|Mux14~combout\ & ((\inst4|inst4|outputs[1]~135_combout\))) # (\inst5|Mux14~combout\ & (\inst4|inst4|outputs[1]~145_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[1]~145_combout\,
	datab => \inst5|ALT_INV_Mux13~combout\,
	datac => \inst5|ALT_INV_Mux14~combout\,
	datad => \inst4|inst4|ALT_INV_outputs[1]~135_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[1]~140_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[1]~130_combout\,
	combout => \inst4|inst4|outputs[1]~146_combout\);

-- Location: LABCELL_X19_Y6_N6
\inst1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~0_combout\ = ( \inst4|inst4|outputs[2]~125_combout\ & ( \inst4|inst5|outputs[2]~125_combout\ & ( (!\inst4|inst4|outputs[1]~146_combout\ & (!\inst4|inst5|outputs[1]~146_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ 
-- (\inst4|inst5|outputs[3]~104_combout\)))) # (\inst4|inst4|outputs[1]~146_combout\ & (\inst4|inst5|outputs[1]~146_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\)))) ) ) ) # ( !\inst4|inst4|outputs[2]~125_combout\ 
-- & ( !\inst4|inst5|outputs[2]~125_combout\ & ( (!\inst4|inst4|outputs[1]~146_combout\ & (!\inst4|inst5|outputs[1]~146_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\)))) # (\inst4|inst4|outputs[1]~146_combout\ & 
-- (\inst4|inst5|outputs[1]~146_combout\ & (!\inst4|inst4|outputs[3]~104_combout\ $ (\inst4|inst5|outputs[3]~104_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst4|ALT_INV_outputs[1]~146_combout\,
	datab => \inst4|inst4|ALT_INV_outputs[3]~104_combout\,
	datac => \inst4|inst5|ALT_INV_outputs[3]~104_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[1]~146_combout\,
	datae => \inst4|inst4|ALT_INV_outputs[2]~125_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[2]~125_combout\,
	combout => \inst1|Equal1~0_combout\);

-- Location: LABCELL_X19_Y6_N18
\inst1|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~2_combout\ = ( \inst4|inst4|outputs[7]~20_combout\ & ( (\inst4|inst5|outputs[7]~20_combout\ & (!\inst4|inst5|outputs[0]~167_combout\ $ (\inst4|inst4|outputs[0]~167_combout\))) ) ) # ( !\inst4|inst4|outputs[7]~20_combout\ & ( 
-- (!\inst4|inst5|outputs[7]~20_combout\ & (!\inst4|inst5|outputs[0]~167_combout\ $ (\inst4|inst4|outputs[0]~167_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst5|ALT_INV_outputs[0]~167_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[0]~167_combout\,
	datad => \inst4|inst5|ALT_INV_outputs[7]~20_combout\,
	dataf => \inst4|inst4|ALT_INV_outputs[7]~20_combout\,
	combout => \inst1|Equal1~2_combout\);

-- Location: LABCELL_X19_Y6_N21
\inst1|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~1_combout\ = ( \inst4|inst5|outputs[4]~83_combout\ & ( (\inst4|inst4|outputs[4]~83_combout\ & (!\inst4|inst5|outputs[5]~62_combout\ $ (\inst4|inst4|outputs[5]~62_combout\))) ) ) # ( !\inst4|inst5|outputs[4]~83_combout\ & ( 
-- (!\inst4|inst4|outputs[4]~83_combout\ & (!\inst4|inst5|outputs[5]~62_combout\ $ (\inst4|inst4|outputs[5]~62_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|inst5|ALT_INV_outputs[5]~62_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[4]~83_combout\,
	datad => \inst4|inst4|ALT_INV_outputs[5]~62_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[4]~83_combout\,
	combout => \inst1|Equal1~1_combout\);

-- Location: MLABCELL_X18_Y6_N36
\inst1|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Equal1~3_combout\ = ( \inst4|inst5|outputs[6]~41_combout\ & ( (\inst1|Equal1~0_combout\ & (\inst1|Equal1~2_combout\ & (\inst4|inst4|outputs[6]~41_combout\ & \inst1|Equal1~1_combout\))) ) ) # ( !\inst4|inst5|outputs[6]~41_combout\ & ( 
-- (\inst1|Equal1~0_combout\ & (\inst1|Equal1~2_combout\ & (!\inst4|inst4|outputs[6]~41_combout\ & \inst1|Equal1~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Equal1~0_combout\,
	datab => \inst1|ALT_INV_Equal1~2_combout\,
	datac => \inst4|inst4|ALT_INV_outputs[6]~41_combout\,
	datad => \inst1|ALT_INV_Equal1~1_combout\,
	dataf => \inst4|inst5|ALT_INV_outputs[6]~41_combout\,
	combout => \inst1|Equal1~3_combout\);

-- Location: LABCELL_X17_Y9_N27
\inst5|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux29~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(15) & !\inst2|altsyncram_component|auto_generated|q_a\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux29~0_combout\);

-- Location: LABCELL_X17_Y9_N36
\inst5|EQ_LAT\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|EQ_LAT~combout\ = ( \inst5|Mux29~0_combout\ & ( \inst1|Equal1~3_combout\ ) ) # ( !\inst5|Mux29~0_combout\ & ( \inst5|EQ_LAT~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Equal1~3_combout\,
	datad => \inst5|ALT_INV_EQ_LAT~combout\,
	dataf => \inst5|ALT_INV_Mux29~0_combout\,
	combout => \inst5|EQ_LAT~combout\);

-- Location: LABCELL_X16_Y7_N21
\inst5|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux42~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & (\inst2|altsyncram_component|auto_generated|q_a\(14) & (\inst5|EQ_LAT~combout\ & 
-- !\inst2|altsyncram_component|auto_generated|q_a\(13)))) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(12) & ( (\inst2|altsyncram_component|auto_generated|q_a\(15) & ((!\inst2|altsyncram_component|auto_generated|q_a\(14) & 
-- ((\inst2|altsyncram_component|auto_generated|q_a\(13)))) # (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|EQ_LAT~combout\ & !\inst2|altsyncram_component|auto_generated|q_a\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001000100000100000100010000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_EQ_LAT~combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst5|Mux42~0_combout\);

-- Location: FF_X16_Y7_N56
\inst|PC_register_R|Q[0]_NEW_REG24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	asdata => \inst5|Mux42~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM25\);

-- Location: LABCELL_X17_Y7_N54
\inst5|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Mux30~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (\inst2|altsyncram_component|auto_generated|q_a\(0) & !\inst2|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a\(13) & 
-- ( \inst2|altsyncram_component|auto_generated|q_a\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst5|Mux30~0_combout\);

-- Location: LABCELL_X17_Y7_N27
\inst5|PCOut[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PCOut\(0) = ( \inst5|Mux42~0_combout\ & ( \inst5|Mux30~0_combout\ ) ) # ( !\inst5|Mux42~0_combout\ & ( \inst5|PCOut\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Mux30~0_combout\,
	datad => \inst5|ALT_INV_PCOut\(0),
	dataf => \inst5|ALT_INV_Mux42~0_combout\,
	combout => \inst5|PCOut\(0));

-- Location: FF_X16_Y7_N11
\inst|PC_register_R|Q[0]_NEW_REG26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	asdata => \inst5|PCOut\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM27\);

-- Location: LABCELL_X16_Y7_N48
\inst|PC_register_R|Q[0]_NEW22_RTM030\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[0]_NEW22_RTM030~combout\ = ( !\inst|PC_register_R|Q[0]_OTERM23\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|PC_register_R|ALT_INV_Q[0]_OTERM23\,
	combout => \inst|PC_register_R|Q[0]_NEW22_RTM030~combout\);

-- Location: FF_X16_Y7_N50
\inst|PC_register_R|Q[0]_NEW_REG28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	d => \inst|PC_register_R|Q[0]_NEW22_RTM030~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|PC_register_R|Q[0]_OTERM29\);

-- Location: LABCELL_X16_Y7_N9
\inst|PC_register_R|Q[0]_NEW22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|PC_register_R|Q[0]_OTERM23\ = ( \inst|PC_register_R|Q[0]_OTERM29\ & ( (!\inst|PC_register_R|Q[0]_OTERM25\) # (\inst|PC_register_R|Q[0]_OTERM27\) ) ) # ( !\inst|PC_register_R|Q[0]_OTERM29\ & ( (\inst|PC_register_R|Q[0]_OTERM25\ & 
-- \inst|PC_register_R|Q[0]_OTERM27\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|PC_register_R|ALT_INV_Q[0]_OTERM25\,
	datad => \inst|PC_register_R|ALT_INV_Q[0]_OTERM27\,
	dataf => \inst|PC_register_R|ALT_INV_Q[0]_OTERM29\,
	combout => \inst|PC_register_R|Q[0]_OTERM23\);

-- Location: LABCELL_X19_Y7_N0
\inst8|outClockEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|outClockEn~0_combout\ = ( \inst2|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst2|altsyncram_component|auto_generated|q_a\(12) & (\inst2|altsyncram_component|auto_generated|q_a\(14) & (!\inst2|altsyncram_component|auto_generated|q_a\(11) & 
-- \inst2|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst8|outClockEn~0_combout\);

-- Location: FF_X18_Y7_N50
\inst8|outClockEn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ClockIn~inputCLKENA0_outclk\,
	asdata => \inst8|outClockEn~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|outClockEn~q\);

-- Location: MLABCELL_X18_Y7_N27
\inst8|clkO\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|clkO~combout\ = LCELL(( \inst8|outClockEn~q\ & ( !\ClockIn~input_o\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ClockIn~input_o\,
	dataf => \inst8|ALT_INV_outClockEn~q\,
	combout => \inst8|clkO~combout\);

-- Location: MLABCELL_X23_Y7_N12
\inst8|bufferIn[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(7) = ( \inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(7) & ( \inst1|Mux0~1_combout\ ) ) ) # ( !\inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(7) ) ) # ( \inst5|Mux25~0_combout\ & ( !\inst8|bufferIn\(7) & ( \inst1|Mux0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux0~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_bufferIn\(7),
	combout => \inst8|bufferIn\(7));

-- Location: MLABCELL_X13_Y5_N36
\inst8|bufferIn[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(6) = ( \inst8|bufferIn\(6) & ( \inst5|Mux25~0_combout\ & ( \inst1|Mux1~1_combout\ ) ) ) # ( !\inst8|bufferIn\(6) & ( \inst5|Mux25~0_combout\ & ( \inst1|Mux1~1_combout\ ) ) ) # ( \inst8|bufferIn\(6) & ( !\inst5|Mux25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux1~1_combout\,
	datae => \inst8|ALT_INV_bufferIn\(6),
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst8|bufferIn\(6));

-- Location: MLABCELL_X13_Y5_N45
\inst8|bufferIn[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(5) = ( \inst8|bufferIn\(5) & ( \inst5|Mux25~0_combout\ & ( \inst1|Mux2~1_combout\ ) ) ) # ( !\inst8|bufferIn\(5) & ( \inst5|Mux25~0_combout\ & ( \inst1|Mux2~1_combout\ ) ) ) # ( \inst8|bufferIn\(5) & ( !\inst5|Mux25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_Mux2~1_combout\,
	datae => \inst8|ALT_INV_bufferIn\(5),
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst8|bufferIn\(5));

-- Location: MLABCELL_X18_Y7_N33
\inst8|bufferIn[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(4) = ( \inst8|bufferIn\(4) & ( (!\inst5|Mux25~0_combout\) # (\inst1|Mux3~1_combout\) ) ) # ( !\inst8|bufferIn\(4) & ( (\inst1|Mux3~1_combout\ & \inst5|Mux25~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux3~1_combout\,
	datad => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_bufferIn\(4),
	combout => \inst8|bufferIn\(4));

-- Location: MLABCELL_X18_Y6_N39
\inst8|bufferIn[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(3) = ( \inst5|Mux25~0_combout\ & ( \inst1|Mux4~1_combout\ ) ) # ( !\inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_bufferIn\(3),
	datad => \inst1|ALT_INV_Mux4~1_combout\,
	dataf => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst8|bufferIn\(3));

-- Location: LABCELL_X12_Y6_N12
\inst8|bufferIn[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(2) = ( \inst5|Mux25~0_combout\ & ( \inst1|Mux5~1_combout\ ) ) # ( !\inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux5~1_combout\,
	datad => \inst8|ALT_INV_bufferIn\(2),
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	combout => \inst8|bufferIn\(2));

-- Location: MLABCELL_X28_Y7_N15
\inst8|bufferIn[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(1) = ( \inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(1) & ( \inst1|Mux6~1_combout\ ) ) ) # ( !\inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(1) ) ) # ( \inst5|Mux25~0_combout\ & ( !\inst8|bufferIn\(1) & ( \inst1|Mux6~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_Mux6~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_bufferIn\(1),
	combout => \inst8|bufferIn\(1));

-- Location: MLABCELL_X28_Y7_N6
\inst8|bufferIn[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|bufferIn\(0) = ( \inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(0) & ( \inst1|Mux7~1_combout\ ) ) ) # ( !\inst5|Mux25~0_combout\ & ( \inst8|bufferIn\(0) ) ) # ( \inst5|Mux25~0_combout\ & ( !\inst8|bufferIn\(0) & ( \inst1|Mux7~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_Mux7~1_combout\,
	datae => \inst5|ALT_INV_Mux25~0_combout\,
	dataf => \inst8|ALT_INV_bufferIn\(0),
	combout => \inst8|bufferIn\(0));

-- Location: MLABCELL_X13_Y6_N0
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = LCELL(( \inst10|outputmux|Equal0~2_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( (\inst8|addressStorage|Q\(0) & \inst10|outputmux|Equal0~0_combout\) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|addressStorage|ALT_INV_Q\(0),
	datad => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datae => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \rtl~0_combout\);

-- Location: FF_X13_Y7_N25
\inst10|GEN_REG_sOut:1:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \inst8|bufferIn\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(7));

-- Location: FF_X14_Y6_N52
\inst10|GEN_REG_sOut:1:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \inst8|bufferIn\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(6));

-- Location: FF_X14_Y6_N37
\inst10|GEN_REG_sOut:1:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \inst8|bufferIn\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(5));

-- Location: FF_X14_Y7_N55
\inst10|GEN_REG_sOut:1:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \inst8|bufferIn\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(4));

-- Location: LABCELL_X12_Y4_N12
\inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\ = ( \inst8|bufferIn\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_bufferIn\(3),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\);

-- Location: FF_X12_Y4_N13
\inst10|GEN_REG_sOut:1:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(3));

-- Location: FF_X14_Y6_N10
\inst10|GEN_REG_sOut:1:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \inst8|bufferIn\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(2));

-- Location: LABCELL_X12_Y4_N54
\inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\ = ( \inst8|bufferIn\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_bufferIn\(1),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\);

-- Location: FF_X12_Y4_N55
\inst10|GEN_REG_sOut:1:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(1));

-- Location: LABCELL_X12_Y4_N0
\inst10|GEN_REG_sOut:1:REGX|Q[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:1:REGX|Q[0]~feeder_combout\ = ( \inst8|bufferIn\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_bufferIn\(0),
	combout => \inst10|GEN_REG_sOut:1:REGX|Q[0]~feeder_combout\);

-- Location: FF_X12_Y4_N1
\inst10|GEN_REG_sOut:1:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \inst10|GEN_REG_sOut:1:REGX|Q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:1:REGX|Q\(0));

-- Location: MLABCELL_X13_Y6_N51
\rtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = LCELL(( \inst10|outputmux|Equal0~2_combout\ & ( \inst10|outputmux|Equal0~1_combout\ & ( (\inst10|outputmux|Equal0~0_combout\ & !\inst8|addressStorage|Q\(0)) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|outputmux|ALT_INV_Equal0~0_combout\,
	datad => \inst8|addressStorage|ALT_INV_Q\(0),
	datae => \inst10|outputmux|ALT_INV_Equal0~2_combout\,
	dataf => \inst10|outputmux|ALT_INV_Equal0~1_combout\,
	combout => \rtl~1_combout\);

-- Location: FF_X20_Y6_N28
\inst10|GEN_REG_sOut:0:REGX|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(7));

-- Location: FF_X14_Y6_N16
\inst10|GEN_REG_sOut:0:REGX|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(6));

-- Location: FF_X14_Y6_N4
\inst10|GEN_REG_sOut:0:REGX|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(5));

-- Location: LABCELL_X12_Y4_N45
\inst10|GEN_REG_sOut:0:REGX|Q[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:0:REGX|Q[4]~feeder_combout\ = ( \inst8|bufferIn\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_bufferIn\(4),
	combout => \inst10|GEN_REG_sOut:0:REGX|Q[4]~feeder_combout\);

-- Location: FF_X12_Y4_N46
\inst10|GEN_REG_sOut:0:REGX|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst10|GEN_REG_sOut:0:REGX|Q[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(4));

-- Location: LABCELL_X12_Y4_N39
\inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\ = ( \inst8|bufferIn\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_bufferIn\(3),
	combout => \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\);

-- Location: FF_X12_Y4_N40
\inst10|GEN_REG_sOut:0:REGX|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst10|GEN_REG_sOut:0:REGX|Q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(3));

-- Location: FF_X14_Y6_N58
\inst10|GEN_REG_sOut:0:REGX|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(2));

-- Location: FF_X19_Y6_N16
\inst10|GEN_REG_sOut:0:REGX|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	asdata => \inst8|bufferIn\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(1));

-- Location: LABCELL_X12_Y4_N30
\inst10|GEN_REG_sOut:0:REGX|Q[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|GEN_REG_sOut:0:REGX|Q[0]~feeder_combout\ = ( \inst8|bufferIn\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst8|ALT_INV_bufferIn\(0),
	combout => \inst10|GEN_REG_sOut:0:REGX|Q[0]~feeder_combout\);

-- Location: FF_X12_Y4_N31
\inst10|GEN_REG_sOut:0:REGX|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~1_combout\,
	d => \inst10|GEN_REG_sOut:0:REGX|Q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|GEN_REG_sOut:0:REGX|Q\(0));

-- Location: LABCELL_X44_Y15_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


