\subsection{ddr2\+\_\+example\+\_\+driver.\+vhd}
\label{ddr2__example__driver_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/ddr2\+\_\+example\+\_\+driver.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/ddr2\+\_\+example\+\_\+driver.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{--Legal Notice: (C)2016 Altera Corporation. All rights reserved.  Your}
00002 \textcolor{keyword}{--use of Altera Corporation's design tools, logic functions and other}
00003 \textcolor{keyword}{--software and tools, and its AMPP partner logic functions, and any}
00004 \textcolor{keyword}{--output files any of the foregoing (including device programming or}
00005 \textcolor{keyword}{--simulation files), and any associated documentation or information are}
00006 \textcolor{keyword}{--expressly subject to the terms and conditions of the Altera Program}
00007 \textcolor{keyword}{--License Subscription Agreement or other applicable license agreement,}
00008 \textcolor{keyword}{--including, without limitation, that your use is for the sole purpose}
00009 \textcolor{keyword}{--of programming logic devices manufactured by Altera and sold by Altera}
00010 \textcolor{keyword}{--or its authorized distributors.  Please refer to the applicable}
00011 \textcolor{keyword}{--agreement for further details.}
00012 
00013 
00014 \textcolor{keyword}{-- turn off superfluous VHDL processor warnings }
00015 \textcolor{keyword}{-- altera message\_level Level1 }
00016 \textcolor{keyword}{-- altera message\_off 10034 10035 10036 10037 10230 10240 10030 }
00017 
00018 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera};
00019 \textcolor{vhdlkeyword}{use }altera.altera\_europa\_support\_lib.\textcolor{keywordflow}{all};
00020 
00021 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera\_mf};
00022 \textcolor{vhdlkeyword}{use }altera\_mf.altera\_mf\_components.\textcolor{keywordflow}{all};
00023 
00024 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00025 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00026 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_arith.\textcolor{keywordflow}{all};
00027 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_unsigned.\textcolor{keywordflow}{all};
00028 
00029 \textcolor{keywordflow}{entity }ddr2_example_driver \textcolor{keywordflow}{is} 
00030         \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00031 \textcolor{keyword}{              -- inputs:}
00032                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00033                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_rdata} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00034                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_rdata_valid} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00035                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_ready} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00036                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00037 
00038 \textcolor{keyword}{              -- outputs:}
00039                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_bank_addr} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00040                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_be} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00041                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_burstbegin} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00042                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_col_addr} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00043                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_cs_addr} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00044                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_read_req} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00045                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_row_addr} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00046                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_size} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00047                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_wdata} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00048                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{local_write_req} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00049                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pnf_per_byte} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00050                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pnf_persist} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00051                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_complete} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00052                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_status} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00053               \textcolor{vhdlchar}{)};
00054 \textcolor{keywordflow}{attribute} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{vhdlchar}{:} \textcolor{comment}{string};
00055 \textcolor{keywordflow}{attribute} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{of} \textcolor{vhdlchar}{ddr2\_example\_driver} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{entity} \textcolor{keywordflow}{is} \textcolor{keyword}{"MESSAGE\_DISABLE=14130;MESSAGE\_DISABLE=14110"}
      ;
00056 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{ddr2\_example\_driver};
00057 
00058 
00059 \textcolor{keywordflow}{architecture} europa \textcolor{keywordflow}{of} ddr2_example_driver is
00060   \textcolor{keywordflow}{component} ddr2_ex_lfsr8 \textcolor{keywordflow}{is}
00061 \textcolor{keywordflow}{GENERIC} (
00062       seed : \textcolor{comment}{NATURAL}
00063       );
00064     \textcolor{keywordflow}{PORT} (
00065     \textcolor{keywordflow}{signal} data : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00066         \textcolor{keywordflow}{signal} pause : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00067         \textcolor{keywordflow}{signal} enable : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00068         \textcolor{keywordflow}{signal} clk : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00069         \textcolor{keywordflow}{signal} reset_n : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00070         \textcolor{keywordflow}{signal} ldata : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00071         \textcolor{keywordflow}{signal} load : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}
00072       );
00073   \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{ddr2_ex_lfsr8};
00074                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{COUNTER_VALUE} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00075                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{LOCAL_BURST_LEN_s} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00076                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{MAX_BANK} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00077                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{MAX_CHIPSEL} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00078                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{MAX_COL} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00079                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{MAX_ROW} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00080                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{MAX_ROW_PIN} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00081                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{MIN_CHIPSEL} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00082                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{addr_value} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00083                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{avalon_burst_mode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00084                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00085                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{be} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00086                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00087                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00088                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00089                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{compare} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00090                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{compare_reg} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00091                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{compare_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00092                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{compare_valid_reg} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00093                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00094                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dgen_data} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00095                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dgen_enable} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00096                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dgen_ldata} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00097                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00098                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dgen_pause} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00099                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{enable_be} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00100                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{full_burst_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00101                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{internal_test_complete} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00102                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{last_rdata_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00103                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{last_wdata_req} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00104                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{max_col_value} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00105                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{p_burst_begin} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00106                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{p_read_req} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00107                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{p_state_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00108                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pause_be} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00109                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pnf_persist1} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00110                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pnf_persist_compare} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00111                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{powerdn_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00112                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdata_valid_flag} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00113                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdata_valid_flag_reg} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00114                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdata_valid_flag_reg_2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00115                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reached_max_address} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00116                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00117                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00118                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00119                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00120                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_data} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00121                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{restart_LFSR_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00122                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00123                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{selfrfsh_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00124                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{size} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00125                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00126                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_addr_pin} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00127                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_addr_pin_mode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00128                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_addr_pin_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00129                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_dm_pin} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00130                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_dm_pin_mode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00131                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_dm_pin_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00132                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_incomplete_writes} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00133                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_incomplete_writes_mode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00134                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_incomplete_writes_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00135                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_seq_addr} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00136                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_seq_addr_mode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00137                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{test_seq_addr_on} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00138                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00139                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wdata} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00140                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wdata_req} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00141                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00142                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00143 
00144 \textcolor{vhdlkeyword}{begin}
00145 
00146 \textcolor{keyword}{  --}
00147 
00148 \textcolor{keyword}{  --Turn on this mode to test sequential address}
00149   \textcolor{vhdlchar}{test_seq_addr_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00150 \textcolor{keyword}{  --Turn on this mode to test all address pins by a One-hot pattern address generator}
00151   \textcolor{vhdlchar}{test_addr_pin_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00152 \textcolor{keyword}{  --Turn on this mode to make use of dm pins}
00153   \textcolor{vhdlchar}{test_dm_pin_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00154 \textcolor{keyword}{  --Turn on this mode to exercise write process in Full rate, size 1 or DDR3 Half rate, size 1}
00155   \textcolor{vhdlchar}{test_incomplete_writes_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00156 \textcolor{keyword}{  --restart\_LFSR\_n is an active low signal, set it to 1'b0 to restart LFSR data generator after a complete
       test}
00157   \textcolor{vhdlchar}{restart_LFSR_n} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00158 \textcolor{keyword}{  --Change COUNTER\_VALUE to control the period of power down and self refresh mode}
00159   \textcolor{vhdlchar}{COUNTER_VALUE} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000010010110"}\textcolor{vhdlchar}{)};
00160 \textcolor{keyword}{  --Change MAX\_ROW to test more or lesser row address in test\_seq\_addr\_mode, maximum value is 2^(row bits)
       -1, while minimum value is 0}
00161   \textcolor{vhdlchar}{MAX_ROW} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000011"}\textcolor{vhdlchar}{)};
00162 \textcolor{keyword}{  --Change MAX\_COL to test more or lesser column address in test\_seq\_addr\_mode, maximum value is 2^(column
       bits) - (LOCAL\_BURST\_LEN\_s * dwidth\_ratio (aka half-rate (4) or full-rate (2))), while minimum value is 0
       for Half rate and (LOCAL\_BURST\_LEN\_s * dwidth\_ratio) for Full rate}
00163   \textcolor{vhdlchar}{MAX_COL} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000010000"}\textcolor{vhdlchar}{)};
00164 \textcolor{keyword}{  --Decrease MAX\_BANK to test lesser bank address, minimum value is 0}
00165   \textcolor{vhdlchar}{MAX_BANK} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"111"}\textcolor{vhdlchar}{)};
00166 \textcolor{keyword}{  --Decrease MAX\_CHIPSEL to test lesser memory chip, minimum value is MIN\_CHIPSEL}
00167   \textcolor{vhdlchar}{MAX_CHIPSEL} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00168 \textcolor{keyword}{  --}
00169 
00170   \textcolor{vhdlchar}{MIN_CHIPSEL} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00171   \textcolor{vhdlchar}{MAX_ROW_PIN} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00172   \textcolor{vhdlchar}{max_col_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      addr_value}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      MAX_COL}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{MAX_COL}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "000000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00173   \textcolor{vhdlchar}{powerdn_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00174   \textcolor{vhdlchar}{selfrfsh_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00175   local\_burstbegin <= burst\_begin \textcolor{keywordflow}{OR} p\_burst\_begin;
00176   \textcolor{vhdlchar}{avalon_burst_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00177 \textcolor{keyword}{  --}
00178 \textcolor{keyword}{  --One hot decoder for test\_status signal}
00179   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_seq_addr_mode};
00180   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_incomplete_writes_mode};
00181   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_dm_pin_mode};
00182   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_addr_pin_mode};
00183   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00184   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00185   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00186   \textcolor{vhdlchar}{test_status}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{internal_test_complete};
00187   \textcolor{vhdlchar}{p_read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00188   \textcolor{vhdlchar}{p_burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00189   local\_cs\_addr <= cs\_addr;
00190   local\_row\_addr <= row\_addr;
00191   local\_bank\_addr <= bank\_addr;
00192   local\_col\_addr <= col\_addr;
00193   local\_write\_req <= write\_req;
00194   local\_wdata <= wdata;
00195   local\_read\_req <= read\_req \textcolor{keywordflow}{OR} p\_read\_req;
00196   \textcolor{vhdlchar}{wdata} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset_data}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      dgen_data}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00197 \textcolor{keyword}{  --The LOCAL\_BURST\_LEN\_s is a signal used insted of the parameter LOCAL\_BURST\_LEN}
00198   LOCAL\_BURST\_LEN\_s <= std\_logic\_vector'("\textcolor{vhdllogic}{10}");
00199 \textcolor{keyword}{  --LOCAL INTERFACE (AVALON)}
00200   \textcolor{vhdlchar}{wdata_req} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready};
00201 \textcolor{keyword}{  -- Generate new data (enable lfsr) when writing or reading valid data}
00202   \textcolor{vhdlchar}{dgen_pause} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wdata_req} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reset_data}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_rdata_valid}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00203   enable\_be <= (((wdata\_req \textcolor{keywordflow}{AND} test\_dm\_pin\_mode) \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT} reset\_data)) \textcolor{keywordflow}{OR} ((test\_dm\_pin\_mode \textcolor{keywordflow}{AND} 
      local\_rdata\_valid));
00204   \textcolor{vhdlchar}{pnf_per_byte} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{compare_valid_reg};
00205   \textcolor{vhdlchar}{pause_be} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset_data} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{test_dm_pin_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{test_dm_pin_mode};
00206   local\_be <= be;
00207   local\_size <= size;
00208   \textcolor{vhdlchar}{size} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{
      (}\textcolor{vhdlchar}{full_burst_on}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{LOCAL_BURST_LEN_s}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00209   \textcolor{vhdlchar}{reached_max_address} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_dm_pin_mode} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{test_addr_pin_mode}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{MAX_ROW_PIN}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      test_seq_addr_mode} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{test_incomplete_writes_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      max_col_value}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{MAX_ROW}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      bank_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{MAX_BANK}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_addr}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      MAX_CHIPSEL}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00210   \textcolor{vhdlchar}{addr_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_incomplete_writes_mode} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_req}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{full_burst_on}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{
      std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00211   \textcolor{vhdlchar}{pnf_persist_compare} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rdata_valid_flag_reg_2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{
      '}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{pnf_persist1}\textcolor{vhdlchar}{)};
00212   LFSRGEN\_0\_lfsr\_inst : ddr2_ex_lfsr8
00213     \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}(
00214       seed => \textcolor{vhdllogic}{1}
00215     \textcolor{vhdlchar}{)}
00216     \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00217             clk => clk,
00218             data => dgen_data\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)},
00219             enable => dgen_enable,
00220             ldata => dgen_ldata\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)},
00221             load => dgen_load,
00222             pause => dgen_pause,
00223             reset_n => reset_n
00224     \textcolor{vhdlchar}{)};
00225 
00226 \textcolor{keyword}{  -- 8 bit comparator per local byte lane}
00227   \textcolor{vhdlchar}{compare}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dgen_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{
      local_rdata}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00228   LFSRGEN\_1\_lfsr\_inst : ddr2_ex_lfsr8
00229     \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}(
00230       seed => \textcolor{vhdllogic}{11}
00231     \textcolor{vhdlchar}{)}
00232     \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00233             clk => clk,
00234             data => dgen_data\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)},
00235             enable => dgen_enable,
00236             ldata => dgen_ldata\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)},
00237             load => dgen_load,
00238             pause => dgen_pause,
00239             reset_n => reset_n
00240     \textcolor{vhdlchar}{)};
00241 
00242 \textcolor{keyword}{  -- 8 bit comparator per local byte lane}
00243   \textcolor{vhdlchar}{compare}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dgen_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{
      local_rdata}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00244   LFSRGEN\_2\_lfsr\_inst : ddr2_ex_lfsr8
00245     \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}(
00246       seed => \textcolor{vhdllogic}{21}
00247     \textcolor{vhdlchar}{)}
00248     \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00249             clk => clk,
00250             data => dgen_data\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)},
00251             enable => dgen_enable,
00252             ldata => dgen_ldata\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)},
00253             load => dgen_load,
00254             pause => dgen_pause,
00255             reset_n => reset_n
00256     \textcolor{vhdlchar}{)};
00257 
00258 \textcolor{keyword}{  -- 8 bit comparator per local byte lane}
00259   \textcolor{vhdlchar}{compare}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dgen_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{
      local_rdata}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00260   LFSRGEN\_3\_lfsr\_inst : ddr2_ex_lfsr8
00261     \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}(
00262       seed => \textcolor{vhdllogic}{31}
00263     \textcolor{vhdlchar}{)}
00264     \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00265             clk => clk,
00266             data => dgen_data\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)},
00267             enable => dgen_enable,
00268             ldata => dgen_ldata\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)},
00269             load => dgen_load,
00270             pause => dgen_pause,
00271             reset_n => reset_n
00272     \textcolor{vhdlchar}{)};
00273 
00274 \textcolor{keyword}{  -- 8 bit comparator per local byte lane}
00275   \textcolor{vhdlchar}{compare}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dgen_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{
      local_rdata}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00276 \textcolor{keyword}{  --}
00277 \textcolor{keyword}{  -------------------------------------------------------------------}
00278 \textcolor{keyword}{  --Main clocked process}
00279 \textcolor{keyword}{  -------------------------------------------------------------------}
00280 \textcolor{keyword}{  --Read / Write control state machine & address counter}
00281 \textcolor{keyword}{  -------------------------------------------------------------------}
00282   \textcolor{keywordflow}{process} (clk, reset_n)
00283 \textcolor{vhdlkeyword}{  begin}
00284     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00285 \textcolor{keyword}{      --Reset - asynchronously force all register outputs LOW}
00286       \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000"}\textcolor{vhdlchar}{)};
00287       \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00288       \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00289       \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00290       \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)};
00291       \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00292       \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00293       \textcolor{vhdlchar}{internal_test_complete} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00294       \textcolor{vhdlchar}{reset_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00295       \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00296       \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000"}\textcolor{vhdlchar}{)};
00297       \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000"}\textcolor{vhdlchar}{)};
00298       \textcolor{vhdlchar}{test_addr_pin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00299       \textcolor{vhdlchar}{test_dm_pin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00300       \textcolor{vhdlchar}{test_seq_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00301       \textcolor{vhdlchar}{test_incomplete_writes} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00302       \textcolor{vhdlchar}{test_addr_pin_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00303       \textcolor{vhdlchar}{test_dm_pin_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00304       \textcolor{vhdlchar}{test_seq_addr_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00305       \textcolor{vhdlchar}{test_incomplete_writes_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00306       \textcolor{vhdlchar}{full_burst_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00307       \textcolor{vhdlchar}{p_state_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00308       \textcolor{vhdlchar}{dgen_enable} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00309     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00310       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00311         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wdata_req}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00312           \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      writes_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      size}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00313         \textcolor{keywordflow}{else}
00314           \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      writes_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{size}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00315         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00316       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wdata_req}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      writes_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{>}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00317 \textcolor{keyword}{        --size}
00318         \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{writes_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "00000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00319       \textcolor{keywordflow}{else}
00320         \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{writes_remaining};
00321       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00322       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_req} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{p_read_req}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00323         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_rdata_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00324           \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      reads_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      size}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00325         \textcolor{keywordflow}{else}
00326           \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reads_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "0000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{size}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00327         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00328       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_rdata_valid}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reads_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{>}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00329         \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reads_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "00000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
00330       \textcolor{keywordflow}{else}
00331         \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reads_remaining};
00332       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00333       \textcolor{keywordflow}{case} \textcolor{vhdlchar}{state} \textcolor{keywordflow}{is}
00334           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00335               \textcolor{vhdlchar}{test_addr_pin} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_addr_pin_on};
00336               \textcolor{vhdlchar}{test_dm_pin} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_dm_pin_on};
00337               \textcolor{vhdlchar}{test_seq_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_seq_addr_on};
00338               \textcolor{vhdlchar}{test_incomplete_writes} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{test_incomplete_writes_on};
00339               \textcolor{vhdlchar}{internal_test_complete} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00340               \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00001"}\textcolor{vhdlchar}{)};
00341 \textcolor{keyword}{          -- when std\_logic\_vector'("00000") }
00342       
00343           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00001"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00344 \textcolor{keyword}{              --Reset just in case!}
00345               \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00346               \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00347               \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00348               \textcolor{vhdlchar}{writes_remaining} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00349               \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00350               \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00351               \textcolor{vhdlchar}{dgen_enable} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00352               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_seq_addr}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00353                 \textcolor{vhdlchar}{test_seq_addr_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00354                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00355                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)};
00356                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00357                 \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00358                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)};
00359                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00360                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00361               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_incomplete_writes}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00362                 \textcolor{vhdlchar}{full_burst_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00363                 \textcolor{vhdlchar}{test_incomplete_writes_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00364                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)};
00365                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00366                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00367                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00368               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_dm_pin}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00369                 \textcolor{vhdlchar}{reset_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00370                 \textcolor{vhdlchar}{test_dm_pin_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00371                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00372                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00373                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00010"}\textcolor{vhdlchar}{)};
00374                 \textcolor{keywordflow}{else}
00375                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00376                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01010"}\textcolor{vhdlchar}{)};
00377                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00378               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_addr_pin}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00379                 \textcolor{vhdlchar}{test_addr_pin_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00380                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00381                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00382                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)};
00383                 \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00384                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)};
00385                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00386                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00387               \textcolor{keywordflow}{else}
00388                 \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00389                 \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00390                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01001"}\textcolor{vhdlchar}{)};
00391               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00392 \textcolor{keyword}{          -- when std\_logic\_vector'("00001") }
00393       
00394           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01010"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00395               \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00396               \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00397               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00398                 \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      burst_beat_count}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00399                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01011"}\textcolor{vhdlchar}{)};
00400               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00401 \textcolor{keyword}{          -- when std\_logic\_vector'("01010") }
00402       
00403           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01011"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00404               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00405                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{burst_beat_count}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      size}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00406                   \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)};
00407                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00408                   \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00409                     \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01100"}\textcolor{vhdlchar}{)};
00410                   \textcolor{keywordflow}{else}
00411                     \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01010"}\textcolor{vhdlchar}{)};
00412                   \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00413                 \textcolor{keywordflow}{else}
00414                   \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      burst_beat_count}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00415                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00416               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00417 \textcolor{keyword}{          -- when std\_logic\_vector'("01011") }
00418       
00419           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01100"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00420               \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00421               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00422                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00011"}\textcolor{vhdlchar}{)};
00423               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00424 \textcolor{keyword}{          -- when std\_logic\_vector'("01100") }
00425       
00426           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00427               \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00428               \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00429               \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00430               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00431                 \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      burst_beat_count}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00432                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01110"}\textcolor{vhdlchar}{)};
00433               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00434 \textcolor{keyword}{          -- when std\_logic\_vector'("01101") }
00435       
00436           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01110"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00437               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00438                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{burst_beat_count}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      size}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00439                   \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)};
00440                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00441                   \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00442                     \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01111"}\textcolor{vhdlchar}{)};
00443                   \textcolor{keywordflow}{else}
00444                     \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)};
00445                   \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00446                 \textcolor{keywordflow}{else}
00447                   \textcolor{vhdlchar}{burst_beat_count} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      burst_beat_count}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00448                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00449               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00450 \textcolor{keyword}{          -- when std\_logic\_vector'("01110") }
00451       
00452           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01111"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00453               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00454                 \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00455                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00456                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00110"}\textcolor{vhdlchar}{)};
00457               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00458 \textcolor{keyword}{          -- when std\_logic\_vector'("01111") }
00459       
00460           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"10000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00461               \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00462               \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00463               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00464                 \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00465                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00466               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_req}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00467                 \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00468                   \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00469                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00470                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01000"}\textcolor{vhdlchar}{)};
00471                 \textcolor{keywordflow}{else}
00472                   \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00473                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00474                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00475               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00476 \textcolor{keyword}{          -- when std\_logic\_vector'("10000") }
00477       
00478           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00010"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00479               \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00480               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00481                 \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00482                   \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00483                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00484                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00011"}\textcolor{vhdlchar}{)};
00485                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00486               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00487 \textcolor{keyword}{          -- when std\_logic\_vector'("00010") }
00488       
00489           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00011"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00490               \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00491                 \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wdata_req}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00492                   \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      writes_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00493                     \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00494                     \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00495                     \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00496                     \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00100"}\textcolor{vhdlchar}{)};
00497                   \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00498                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00499               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00500                 \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00501                 \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00502                 \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00503                 \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00504                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00100"}\textcolor{vhdlchar}{)};
00505               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00506 \textcolor{keyword}{          -- when std\_logic\_vector'("00011") }
00507       
00508           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00100"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00509               \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00510               \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00511               \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00512               \textcolor{vhdlchar}{reset_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00513               \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00514               \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00515                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00516                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)};
00517               \textcolor{keywordflow}{else}
00518                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00519                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)};
00520               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00521 \textcolor{keyword}{          -- when std\_logic\_vector'("00100") }
00522       
00523           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00524               \textcolor{vhdlchar}{wait_first_write_data} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00525               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00526                 \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00527                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00528               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00529                 \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00530                   \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00531                   \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00532                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00533                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00110"}\textcolor{vhdlchar}{)};
00534                   \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_incomplete_writes_mode}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00535                     \textcolor{vhdlchar}{full_burst_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00536                   \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00537                 \textcolor{keywordflow}{else}
00538                   \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00539                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00540                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00541               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00542 \textcolor{keyword}{          -- when std\_logic\_vector'("00101") }
00543       
00544           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00110"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00545               \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00546               \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      avalon_burst_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00547                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      writes_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00548                   \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00549                   \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00550                   \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00551                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00552                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00111"}\textcolor{vhdlchar}{)};
00553                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00554               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_incomplete_writes_mode}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00555                 \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00556                 \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00557                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00558                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"10000"}\textcolor{vhdlchar}{)};
00559               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_req} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{local_ready}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00560                 \textcolor{vhdlchar}{write_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00561                 \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00562                 \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00563                 \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00564                 \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00565                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"10000"}\textcolor{vhdlchar}{)};
00566               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00567 \textcolor{keyword}{          -- when std\_logic\_vector'("00110") }
00568       
00569           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00111"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00570               \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00571               \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00572               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_req}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00573                 \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00574                   \textcolor{vhdlchar}{read_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00575                   \textcolor{vhdlchar}{burst_begin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00576                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01000"}\textcolor{vhdlchar}{)};
00577                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00578               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00579 \textcolor{keyword}{          -- when std\_logic\_vector'("00111") }
00580       
00581           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00582               \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reads_remaining} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{
      then} 
00583                 \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00584                 \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_seq_addr}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00585                   \textcolor{vhdlchar}{test_seq_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00586                   \textcolor{vhdlchar}{test_seq_addr_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00587                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00001"}\textcolor{vhdlchar}{)};
00588                 \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_incomplete_writes}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00589                   \textcolor{vhdlchar}{test_incomplete_writes} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00590                   \textcolor{vhdlchar}{test_incomplete_writes_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00591                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00001"}\textcolor{vhdlchar}{)};
00592                 \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_dm_pin}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00593                   \textcolor{vhdlchar}{test_dm_pin} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00594                   \textcolor{vhdlchar}{test_dm_pin_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00595                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00001"}\textcolor{vhdlchar}{)};
00596                 \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_addr_pin}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00597                   \textcolor{vhdlchar}{test_addr_pin_mode} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00598                   \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00599                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01001"}\textcolor{vhdlchar}{)};
00600                 \textcolor{keywordflow}{else}
00601                   \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01001"}\textcolor{vhdlchar}{)};
00602                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00603               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00604 \textcolor{keyword}{          -- when std\_logic\_vector'("01000") }
00605       
00606           \textcolor{keywordflow}{when} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01001"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00607               \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00608               \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00609               \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00610               \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{powerdn_on}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      selfrfsh_on}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00611                 \textcolor{vhdlchar}{internal_test_complete} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00612                 \textcolor{vhdlchar}{p_state_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00613                 \textcolor{vhdlchar}{dgen_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{restart_LFSR_n};
00614                 \textcolor{vhdlchar}{state} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000"}\textcolor{vhdlchar}{)};
00615               \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reached_max_address} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reads_remaining}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00616                 \textcolor{vhdlchar}{p_state_on} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00617                 \textcolor{vhdlchar}{reset_address} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00618                 \textcolor{vhdlchar}{reset_be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00619                 \textcolor{vhdlchar}{dgen_load} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00620               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00621 \textcolor{keyword}{          -- when std\_logic\_vector'("01001") }
00622       
00623           \textcolor{keywordflow}{when} \textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00624 \textcolor{keyword}{          -- when others }
00625       
00626       \textcolor{keywordflow}{end} \textcolor{keywordflow}{case};\textcolor{keyword}{ -- state}
00627     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00628 
00629   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00630 
00631 \textcolor{keyword}{  --}
00632 \textcolor{keyword}{  -------------------------------------------------------------------}
00633 \textcolor{keyword}{  --Logics that detect the first read data}
00634 \textcolor{keyword}{  -------------------------------------------------------------------}
00635   \textcolor{keywordflow}{process} (clk, reset_n)
00636 \textcolor{vhdlkeyword}{  begin}
00637     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00638       \textcolor{vhdlchar}{rdata_valid_flag} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00639     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00640       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_rdata_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00641         \textcolor{vhdlchar}{rdata_valid_flag} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00642       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00643     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00644 
00645   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00646 
00647 \textcolor{keyword}{  --}
00648 \textcolor{keyword}{  -------------------------------------------------------------------}
00649 \textcolor{keyword}{  --Address Generator Process}
00650 \textcolor{keyword}{  -------------------------------------------------------------------}
00651   \textcolor{keywordflow}{process} (clk, reset_n)
00652 \textcolor{vhdlkeyword}{  begin}
00653     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00654       \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00655       \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)};
00656       \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000"}\textcolor{vhdlchar}{)};
00657       \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000"}\textcolor{vhdlchar}{)};
00658     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00659       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset_address}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00660         \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{MIN_CHIPSEL};
00661         \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000"}\textcolor{vhdlchar}{)};
00662         \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)};
00663         \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000"}\textcolor{vhdlchar}{)};
00664       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_req}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_dm_pin_mode} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      test_addr_pin_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_req}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      test_dm_pin_mode} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{test_addr_pin_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"10000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{p_read_req}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00665         \textcolor{vhdlchar}{col_addr}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{col_addr}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      col_addr}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00666         \textcolor{vhdlchar}{row_addr}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{row_addr}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      row_addr}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00667         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00668           \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000100"}\textcolor{vhdlchar}{)};
00669           \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000001"}\textcolor{vhdlchar}{)};
00670         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{
      )} \textcolor{keywordflow}{then} 
00671           \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00672           \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00673         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{
      )} \textcolor{keywordflow}{then} 
00674           \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00675           \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00676         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00677         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{MAX_BANK} \textcolor{keywordflow}{then} 
00678           \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)};
00679         \textcolor{keywordflow}{else}
00680           \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{bank_addr}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00681         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00682         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_addr}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{MAX_CHIPSEL}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00683           \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{MIN_CHIPSEL};
00684         \textcolor{keywordflow}{else}
00685           \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{Vector\_To\_Std\_Logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      cs_addr}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00686         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00687       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_req}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{test_seq_addr_mode} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      test_incomplete_writes_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"01101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{local_ready} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_req}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      test_seq_addr_mode} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{test_incomplete_writes_mode}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00111"}\textcolor{vhdlchar}{
      )}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{state} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"10000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00688         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{col_addr}\textcolor{vhdlchar}{>=}\textcolor{vhdlchar}{max_col_value} \textcolor{keywordflow}{then} 
00689           \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000"}\textcolor{vhdlchar}{)};
00690           \textcolor{keywordflow}{if} \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{MAX_ROW} \textcolor{keywordflow}{then} 
00691             \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000"}\textcolor{vhdlchar}{)};
00692             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{MAX_BANK} \textcolor{keywordflow}{then} 
00693               \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)};
00694               \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_addr}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{MAX_CHIPSEL}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00695 \textcolor{keyword}{                --reached\_max\_count <= TRUE}
00696 \textcolor{keyword}{                --(others => '0')}
00697                 \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{MIN_CHIPSEL};
00698               \textcolor{keywordflow}{else}
00699                 \textcolor{vhdlchar}{cs_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{Vector\_To\_Std\_Logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      cs_addr}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00700               \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00701             \textcolor{keywordflow}{else}
00702               \textcolor{vhdlchar}{bank_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{bank_addr}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00703             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00704           \textcolor{keywordflow}{else}
00705             \textcolor{vhdlchar}{row_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{row_addr}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000"}\textcolor{vhdlchar}{)}
       \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_TOSTDLOGICVECTOR}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)};
00706           \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00707         \textcolor{keywordflow}{else}
00708           \textcolor{vhdlchar}{col_addr} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{col_addr}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      addr_value}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00709         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00710       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00711     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00712 
00713   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00714 
00715 \textcolor{keyword}{  --}
00716 \textcolor{keyword}{  -------------------------------------------------------------------}
00717 \textcolor{keyword}{  --Byte Enable Generator Process}
00718 \textcolor{keyword}{  -------------------------------------------------------------------}
00719   \textcolor{keywordflow}{process} (clk, reset_n)
00720 \textcolor{vhdlkeyword}{  begin}
00721     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00722       \textcolor{vhdlchar}{be} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00723     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00724       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset_be}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00725         \textcolor{vhdlchar}{be} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0001"}\textcolor{vhdlchar}{)};
00726       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{enable_be}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00727         \textcolor{vhdlchar}{be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      be}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00728       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{pause_be}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00729         \textcolor{vhdlchar}{be} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00730       \textcolor{keywordflow}{else}
00731         \textcolor{vhdlchar}{be} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{be};
00732       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00733     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00734 
00735   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00736 
00737 \textcolor{keyword}{  --------------------------------------------------------------}
00738 \textcolor{keyword}{  --LFSR re-load data storage}
00739 \textcolor{keyword}{  --Comparator masking and test pass signal generation}
00740 \textcolor{keyword}{  --------------------------------------------------------------}
00741   \textcolor{keywordflow}{process} (clk, reset_n)
00742 \textcolor{vhdlkeyword}{  begin}
00743     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00744       \textcolor{vhdlchar}{dgen_ldata} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)};
00745       \textcolor{vhdlchar}{last_wdata_req} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00746 \textcolor{keyword}{      --all ones}
00747       \textcolor{vhdlchar}{compare_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00748 \textcolor{keyword}{      --all ones}
00749       \textcolor{vhdlchar}{compare_valid_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00750       \textcolor{vhdlchar}{pnf_persist} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00751       \textcolor{vhdlchar}{pnf_persist1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00752 \textcolor{keyword}{      --all ones}
00753       \textcolor{vhdlchar}{compare_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
00754       \textcolor{vhdlchar}{last_rdata_valid} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00755       \textcolor{vhdlchar}{rdata_valid_flag_reg} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00756       \textcolor{vhdlchar}{rdata_valid_flag_reg_2} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00757     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00758       \textcolor{vhdlchar}{last_wdata_req} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wdata_req};
00759       \textcolor{vhdlchar}{last_rdata_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{local_rdata_valid};
00760       \textcolor{vhdlchar}{rdata_valid_flag_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rdata_valid_flag};
00761       \textcolor{vhdlchar}{rdata_valid_flag_reg_2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rdata_valid_flag_reg};
00762       \textcolor{vhdlchar}{compare_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{compare};
00763       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wait_first_write_data}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00764         \textcolor{vhdlchar}{dgen_ldata} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dgen_data};
00765       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00766 \textcolor{keyword}{      --Enable the comparator result when read data is valid}
00767       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{last_rdata_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00768         \textcolor{vhdlchar}{compare_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{compare_reg};
00769       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00770 \textcolor{keyword}{      --Create the overall persistent passnotfail output}
00771       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{and\_reduce}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{compare_valid}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{rdata_valid_flag_reg}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      pnf_persist_compare}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00772         \textcolor{vhdlchar}{pnf_persist1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00773       \textcolor{keywordflow}{else}
00774         \textcolor{vhdlchar}{pnf_persist1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00775       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00776 \textcolor{keyword}{      --Extra register stage to help Tco / Fmax on comparator output pins}
00777       \textcolor{vhdlchar}{compare_valid_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{compare_valid};
00778       \textcolor{vhdlchar}{pnf_persist} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pnf_persist1};
00779     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00780 
00781   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00782 
00783 \textcolor{keyword}{  --vhdl renameroo for output signals}
00784   \textcolor{vhdlchar}{test_complete} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{internal_test_complete};
00785 
00786 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{europa};
00787 
\end{DoxyCode}
