# ðŸ“† Course Schedule

```{note}
This schedule is subject to change as appropriate.
```
**Last Updated: 12 December 2025**


| Lsn    | Topic                                               | Reading Assignment   | Homework: default due BOC        | Handouts             |
|:------:|----------------------------------------------|----------------------|--------------------------|-------------------------------------|
| 1   | Course Introduction                                    | 1.1 - 1.5            | [Skills Review](skillsreview.md) (due lsn 4) | <ul><li>lesson slides are on course TEAMs site</li><li>[Syllabus](syllabus.md)</li></ul>              |      
| 2   | Skill Review Day [Single-Cycle RISC-V architecture]    | [Microarchitecture](skills_review/Microarchitecture.pdf)         | CPH1  | <ul><li>lesson slides are on course TEAMs site </li><li> [R and I](skills_review/RandI.pdf) </li><li>[Registers](skills_review/Registers.pdf) </li><li>[Branching](skills_review/Branching.pdf) </li><li>[Microarchitecture](skills_review/Microarchitecture.pdf) </li></ul>   |
| 3   | Trends in Computer Technology                                       | 1.6 - 1.7                                  | CPH2   |   <ul><li>lesson slides are on course TEAMs site </li></ul>    |
| 4   | Price vs Performance                                                | 1.8 - 1.9        | [skills Review](skillsreview.md)  |   <ul><li>lesson slides are on course TEAMs site </li></ul>     |
| 5   | Performance, Metrics, Benchmarks, Amdahl's Law    | 1.10-1.12; benchmarking articles in CPH4   | CPH4     | <ul><li>lesson slides are on course TEAMs site </li><li> [SingleNumber](benchmark/PerformanceSingleNumber.pdf) </li><li>[MeasuringPerformance](benchmark/MeasuringPerformance.pdf) </li><li>[BenchmarkDescriptions](benchmark/BenchmarkDescriptions.pdf)  </li></ul>  |           
| 6   | Metrics and Benchmarks                     | 1.10-1.12; Quiz Today?                   | CPH5                  |   <ul><li>lesson slides are on course TEAMs site </li></ul>    |
| 7   | Instruction Set design, memory addressing, operations, operands     | A.1 - A.9    | CPH6                  | <ul><li>lesson slides are on course TEAMs site </li><li> [CaseforRISC](handouts/CaseforRISC.pdf) </li></ul>     |
| 8   | CISC vs RISC Debate                        |                                      | CPH7                   | [RISCvsCISCDebate](handouts/RISCvsCISCDebate.docx)  |     
| 9   | Compiler Technology, RISC-V architecture                            | A.8 - A.9   | Sorry, no CPH8 this year   |   <ul><li>lesson slides are on course TEAMs site </li></ul>      |  
| 10  | Pipeline Introduction & Hazards                                     | C.1 - C.5, C.8   | CPH9                  |   <ul><li>lesson slides are on course TEAMs site </li></ul>      |   
| 11  | Data Hazards, Control Hazards, Pipeline Implementation, ILP         | C.3 - C.5, C.8, 3.1 | CPH10              | <ul><li>lesson slides are on course TEAMs site </li><li> [L10_Worksheet](handouts/L10_Worksheet.docx)  </li></ul>   |    
| 12  | Overcoming Hazards: forwarding and branch fix                       | C.3 - C.5, C.8, 3.1  | CPH11             | <ul><li> [RISCV_Assignment](RISCV_Exercise/RISCV_assignment.md) due lesson 13 </li><li> [L11_Worksheet](handouts/L11_Worksheet.docx)</li></ul> | 
| 13  | Work on RISC-V Exercise (due lesson 13)                             |                      | CPH12             | [RISCV_Assignment](RISCV_Exercise/RISCV_assignment.md) due lesson 13            |     
| 14  | Dependencies: Data, Name, Control                                   | C.7, 3.4             | Sorry, no CPH13 this year | <ul><li> [PipelineAndSuperscalar](handouts/PipeliningandSuperscalarExecution.docx) </li><li> [L12_Worksheet](handouts/L12_Worksheet.docx)</li></ul> |       
| 15  | Overcoming Hazards - Dynamic Scheduling & Tomasulo's Algorithm      | <ul><li> 3.5 </li><li> [Efficient Multiple Arithmetic Units](handouts/MultipleArithmeticUnits.pdf)  </li></ul> | CPH14    | <ul><li>post lesson slides </li><li> [L14_Worksheet](handouts/L14_Worksheet.docx) </li><li> [L15_Worksheet](handouts/L15_Worksheet.docx) </li><li> [TomasuloExample](handouts/TomasuloExample.pdf) </li><li> [AFIT_Tomasulo](handouts/AFIT_Tomasulo.ppt) </li></ul> |                                     
| 16  | Tomasulo's Algorithm & Dynamic Branch Prediction                    | 3.3, 3.6             | CPH16; Sorry, no CPH15 this year   |  <ul><li>lesson slides are on course TEAMs site </li></ul>   |   
| 17  | Branch Target Buffers, Speculation                                  | 3.7 - 3.9, 3.12-3.14, 5.8  | CPH17       | <ul><li>lesson slides are on course TEAMs site </li><li>[L17_Worksheet](handouts/L17_Worksheet.docx) </li></ul>   |   
| 18  | GR#1                                                                 |                      |                                    |         |
| 19  | Final Project Stage1                              |                      |                   |   [Stage1 Assignment](finalproject/finalprojectstage1.md)       |
| 20  | Final Project Stage1                              |                      | Final Project Stage 1, due lesson 21  |     [Stage1 Assignment](finalproject/finalprojectstage1.md)       |
| 21  | VLIW & Superscalar, SIMD?   | <ul><li> 4.3 </li><li> [MultiscalarProcessors](handouts/MultiscalarProcessors.pdf)  </li></ul> |     | <ul><li>lesson slides are on course TEAMs site </li></ul> |
| skip | Data-Level Parallelism in Vector, SIMD, GPU Architectures          | <ul><li> 4.1, 4.2, 4.3, (skim 4.4) </li><li> [MorphologyVLIW_MAP1000](handouts/MorphologyVLIW_MAP1000.pdf)  </li></ul> |   
| 22  | Memory Hierarchy Design: Cache Memory                               | 2.1, B.1, B.2       | CPH20   | <ul><li>lesson slides are on course TEAMs site </li><li>[L20_Worksheet](handouts/L20_Worksheet.docx) </li></ul>  |
| 23  | Memory Hierarchy Design: Cache Memory                               | 2.1, B.1, B.2       | CPH21   | <ul><li>lesson slides are on course TEAMs site </li><li>[L21_Worksheet](handouts/L21_Worksheet.docx) </li></ul>  |    
| 24  | Improving Cache Performance; QUIZ TODAY!                            | 2.1, B.1, B.2, B.3, B.4  | CPH22         |   <ul><li>lesson slides are on course TEAMs site </li></ul>  |
| 25  | Improving Cache Performance; Main Memory                            | 2.2, B.3, B.4      | CPH25    | <ul><li>post lesson slides </li><li>[L22_Worksheet](handouts/L22_Worksheet.docx) </li></ul>  |
| 26  | Final Project Stage2                                               |                    |                      |    [Stage2 Assignment](finalproject/finalprojectstage2.md)   |
| 27  | Final Project Stage2                                               |                    | Final Project Stage 2, due lesson 27  |  [Stage2 Assignment](finalproject/finalprojectstage2.md)   |
| 28  | Virtual Memory                                                      | 2.4                | CPH26                |  <ul><li>lesson slides are on course TEAMs site </li></ul>     |       
| 29  | Storage Devices: RAID                                               | D.1 - D.3; skim D.4, D.7 | CPH27          |  <ul><li>lesson slides are on course TEAMs site </li><li>  [Online Appendice D](handouts/append_d.pdf) </li></ul>         |                           
| 30  | I/O Interfacing & Performance, Interconnection Networks             | F.1, F.2; skim F.5, F.6  | CPH29          |  <ul><li>lesson slides are on course TEAMs site </li><li>  [Online Appendice F](handouts/append_f.pdf)  </li></ul>        |     
| 31  | LAN Topologies, Routers/Gateways, Flynn's Taxonomy; Memory Arch     | F.1, F.2; skim F.5, F.6  | CPH30          | <ul><li>lesson slides are on course TEAMs site </li><li>[L29 Worksheet](handouts/L29_Worksheet.docx) </li></ul>           |   
| 32  | Introduction to Multiprocessors                                     | page 10; 5.1             |                | <ul><li>lesson slides are on course TEAMs site </li><li>[L30 Worksheet](handouts/L30_Worksheet.docx) </li></ul>           | 
| 33  | Symmetric Shared Memory Architectures                               | 5.2                      | CPH31          | <ul><li>lesson slides are on course TEAMs site </li><li>[L31 Worksheet](handouts/L31_Worksheet.docx) </li></ul>           | 
| 34  | Distributed Memory Coherence                                        | 5.4 (maybe 5.5, 5.6)     | CPH32          | <ul><li>lesson slides are on course TEAMs site </li><li>[L32 Worksheet](handouts/L32_Worksheet.docx)  </li></ul>          |  
| skip | Clusters, Example: Google Cluster, LAN Example                     | 6.5 - 6.8; L29 Google Arch.pdf  |         | [GoogleArchitecture](handouts/GoogleArchitecture.pdf)   |
| 35  | GR#2                                                                |                          |                |                                                         |
| skip | Lead a 6-minute discussion on computing laws <ul><li> Moore's Law </li><li> Metcalfe's Law </li><li> Yules Law </li><li> Hoff' Law </li><li> Evan's Law  </li><li> Law of Digitiplication </li></ul> |    |    |  <ul><li>  [4 new laws beyond Moore's](https://spectrum.ieee.org/on-beyond-moores-law-4-new-laws-of-computing) </li><li> [Myths about AI processors](https://www.electronicdesign.com/technologies/embedded/machine-learning/article/55307254/vsora-11-myths-about-ai-processors) </li></ul>    |  
| 36  | Final Project Stage3                                               |                          |                |   [Stage3 Assignment](finalproject/finalprojectstage3.md)   |             
| 37  | Final Project Stage3                                               |                          | Final Project Stage 3, due lesson 38  | [Stage3 Assignment](finalproject/finalprojectstage3.md)   |         
| 38  | Final Project Stage4                                               |                          |                |    [Stage4 Assignment](finalproject/finalprojectstage4.md)  |    
| 39  | Final Project Stage4                                               |                          |                |    [Stage4 Assignment](finalproject/finalprojectstage4.md)    |
| 40  | Final Project Quiz (worth 2 quiz grades)                            |                          | Final Project Stage 4, due lesson 40  |   [Stage4 Assignment](finalproject/finalprojectstage4.md)    |

