// Seed: 3197257378
module module_0;
  parameter id_1 = 1 - 1;
  wire id_2 = 1;
  parameter id_3 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd77,
    parameter id_10 = 32'd62
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  inout wire id_9;
  and primCall (id_2, id_4, id_6, id_7, id_8, id_9);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [7:0][-1 'b0 : 1] id_11;
  module_0 modCall_1 ();
  logic [-1 : id_10] id_12;
  logic id_13;
  ;
  assign id_11[id_1+id_10] = -1'b0;
endmodule
