
*** Running vivado
    with args -log design_1_AXI_Converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_Converter_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_Converter_0_0.tcl -notrace
Command: synth_design -top design_1_AXI_Converter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14280 
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_Converter_v1_0_M00_AXI with formal parameter declaration list [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:196]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 404.629 ; gain = 114.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_Converter_0_0' [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_AXI_Converter_0_0/synth/design_1_AXI_Converter_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'AXI_Converter_v1_0' [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_Converter_v1_0_M00_AXI' [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 0 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:783]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:454]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:635]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:670]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:730]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:750]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Converter_v1_0_M00_AXI' (1#1) [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Converter_v1_0' (2#1) [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/9594/hdl/AXI_Converter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_Converter_0_0' (3#1) [c:/Users/alexasu/Desktop/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_AXI_Converter_0_0/synth/design_1_AXI_Converter_0_0.v:56]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[31]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[30]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[29]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[28]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[27]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[26]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[25]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[24]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[23]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[22]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[21]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[20]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[19]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[18]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[17]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[16]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[15]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[14]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[13]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[12]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[11]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[10]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[9]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[8]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[7]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[6]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[5]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[4]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design AXI_Converter_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 439.719 ; gain = 149.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 439.719 ; gain = 149.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 439.719 ; gain = 149.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 792.438 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 792.438 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 792.438 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 792.438 ; gain = 502.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'AXI_Converter_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'AXI_Converter_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 792.438 ; gain = 502.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_Converter_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Converter_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[31]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[30]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[29]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[28]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[27]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[26]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[25]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[24]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[23]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[22]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[21]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[20]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[19]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[18]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[17]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[16]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[15]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[14]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[13]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[12]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[11]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[10]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[9]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[8]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[7]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[6]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[5]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[4]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[3]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[2]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[1]
WARNING: [Synth 8-3331] design design_1_AXI_Converter_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3332] Sequential element (inst/AXI_Converter_v1_0_M00_AXI_inst/read_index_reg[0]) is unused and will be removed from module design_1_AXI_Converter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 792.438 ; gain = 502.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 793.934 ; gain = 503.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 794.008 ; gain = 503.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     5|
|4     |LUT3   |     5|
|5     |LUT4   |     2|
|6     |LUT5   |     6|
|7     |LUT6   |     8|
|8     |FDRE   |   146|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   184|
|2     |  inst                              |AXI_Converter_v1_0         |   184|
|3     |    AXI_Converter_v1_0_M00_AXI_inst |AXI_Converter_v1_0_M00_AXI |   184|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 804.234 ; gain = 514.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 804.234 ; gain = 161.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 804.234 ; gain = 514.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.461 ; gain = 540.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexasu/Desktop/lab2/lab2.runs/design_1_AXI_Converter_0_0_synth_1/design_1_AXI_Converter_0_0.dcp' has been generated.
