Write Verilog code where a task can call both a task and a function.

ANSWER : 

module simple;

  reg [7:0] number;
  reg [7:0] result;
  function [7:0] double;
    input [7:0] x;
    begin
      double = x * 2;
    end
  endfunction
  task show_result;
    input [7:0] value;
    begin
      $display("Result is: %d", value);
    end
  endtask
  initial begin
    number = 6;
    result = double(number);   // Call function
    show_result(result);       // Call task
  end

endmodule
