{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662888511174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662888511175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 11:28:31 2022 " "Processing started: Sun Sep 11 11:28:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662888511175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888511175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_4_bit -c multiplier_4_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_4_bit -c multiplier_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888511175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662888512583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662888512583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527099 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder/cla_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder/cla_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4_bit-rtl " "Found design unit 1: CLA_4_bit-rtl" {  } { { "components/adder/CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527104 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4_bit " "Found entity 1: CLA_4_bit" {  } { { "components/adder/CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequential_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequential_multiplier-rtl " "Found design unit 1: sequential_multiplier-rtl" {  } { { "sequential_multiplier.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527110 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequential_multiplier " "Found entity 1: sequential_multiplier" {  } { { "sequential_multiplier.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "components/register/register_1_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_1_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527115 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "components/register/register_1_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register/register_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register/register_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4_bit-rtl " "Found design unit 1: register_4_bit-rtl" {  } { { "components/register/register_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_4_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527120 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4_bit " "Found entity 1: register_4_bit" {  } { { "components/register/register_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/register_1_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/register_1_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit_tb-behave " "Found design unit 1: register_1_bit_tb-behave" {  } { { "tests/register_1_bit_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/register_1_bit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527125 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit_tb " "Found entity 1: register_1_bit_tb" {  } { { "tests/register_1_bit_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/register_1_bit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller/state_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller/state_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-rtl " "Found design unit 1: state_register-rtl" {  } { { "components/controller/state_register.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/state_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527129 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "components/controller/state_register.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/state_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-rtl " "Found design unit 1: ROM-rtl" {  } { { "components/controller/ROM.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527134 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "components/controller/ROM.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "components/controller/controller.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527139 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller/controller.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/rom_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/rom_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_tb-behave " "Found design unit 1: ROM_tb-behave" {  } { { "tests/ROM_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/ROM_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "tests/ROM_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/ROM_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_tb-behave " "Found design unit 1: controller_tb-behave" {  } { { "tests/controller_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/controller_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527149 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "tests/controller_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662888527149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888527149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequential_multiplier " "Elaborating entity \"sequential_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662888527261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "sequential_multiplier.vhd" "controller" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register controller:controller\|state_register:state_register_ins " "Elaborating entity \"state_register\" for hierarchy \"controller:controller\|state_register:state_register_ins\"" {  } { { "components/controller/controller.vhd" "state_register_ins" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4_bit controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit " "Elaborating entity \"register_4_bit\" for hierarchy \"controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\"" {  } { { "components/controller/state_register.vhd" "register_4_bit" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/state_register.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1 " "Elaborating entity \"register_1_bit\" for hierarchy \"controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\"" {  } { { "components/register/register_4_bit.vhd" "register_1_bit_ins1" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_4_bit.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM controller:controller\|ROM:ROM_ins " "Elaborating entity \"ROM\" for hierarchy \"controller:controller\|ROM:ROM_ins\"" {  } { { "components/controller/controller.vhd" "ROM_ins" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4_bit CLA_4_bit:adder " "Elaborating entity \"CLA_4_bit\" for hierarchy \"CLA_4_bit:adder\"" {  } { { "sequential_multiplier.vhd" "adder" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder CLA_4_bit:adder\|full_adder:full_adder_ins_1 " "Elaborating entity \"full_adder\" for hierarchy \"CLA_4_bit:adder\|full_adder:full_adder_ins_1\"" {  } { { "components/adder/CLA_4_bit.vhd" "full_adder_ins_1" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888527452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662888528655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662888529404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662888529404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662888529668 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662888529668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662888529668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662888529668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662888529707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 11:28:49 2022 " "Processing ended: Sun Sep 11 11:28:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662888529707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662888529707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662888529707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662888529707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662888532275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662888532276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 11:28:50 2022 " "Processing started: Sun Sep 11 11:28:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662888532276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662888532276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiplier_4_bit -c multiplier_4_bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiplier_4_bit -c multiplier_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662888532276 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662888532626 ""}
{ "Info" "0" "" "Project  = multiplier_4_bit" {  } {  } 0 0 "Project  = multiplier_4_bit" 0 0 "Fitter" 0 0 1662888532627 ""}
{ "Info" "0" "" "Revision = multiplier_4_bit" {  } {  } 0 0 "Revision = multiplier_4_bit" 0 0 "Fitter" 0 0 1662888532627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662888532852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662888532853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplier_4_bit 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"multiplier_4_bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662888532873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662888532955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662888532955 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662888533767 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662888533921 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662888534756 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1662888535231 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1662888548336 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662888548493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662888548538 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662888548540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662888548541 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662888548541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662888548542 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662888548542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662888548543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662888548544 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662888548544 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662888548578 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1662888559197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier_4_bit.sdc " "Synopsys Design Constraints File file not found: 'multiplier_4_bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662888559199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662888559200 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|datab " "Node \"controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|combout " "Node \"controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559207 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "_~1\|combout " "Node \"_~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "_~1\|dataa " "Node \"_~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559207 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|datae " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559207 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559207 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|datae " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559208 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|datae " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559208 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|dataa " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|datae " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559208 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559208 ""}
{ "Warning" "WSTA_SCC_LOOP" "42 " "Found combinational loop of 42 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|g~2\|dataa " "Node \"adder\|g~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|g~2\|combout " "Node \"adder\|g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datac " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_4\|prop\|dataa " "Node \"adder\|full_adder_ins_4\|prop\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_4\|prop\|combout " "Node \"adder\|full_adder_ins_4\|prop\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datab " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|g~2\|datab " "Node \"adder\|g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_2\|s\|datab " "Node \"adder\|full_adder_ins_2\|s\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_2\|s\|combout " "Node \"adder\|full_adder_ins_2\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|datag " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_2\|s\|dataa " "Node \"adder\|full_adder_ins_2\|s\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559209 ""}  } { { "components/adder/CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 11 -1 0 } } { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 12 -1 0 } } { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins4\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559211 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q2~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins4\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559211 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins2\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q2~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins2\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins3\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q2~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins3\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559212 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559213 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559213 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins1\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559213 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q2~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins1\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559213 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559213 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888559213 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662888559213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662888559237 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1662888559238 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662888559242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662888559257 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1662888559373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662888561311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662888562292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662888564955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662888564955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662888567789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "D:/VHDL/projects/sequential-multiplier/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662888579341 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662888579341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662888581838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662888581838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662888581845 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.35 " "Total time spent on timing analysis during the Fitter is 1.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662888587582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662888587646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662888588445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662888588445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662888590264 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662888596185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/projects/sequential-multiplier/output_files/multiplier_4_bit.fit.smsg " "Generated suppressed messages file D:/VHDL/projects/sequential-multiplier/output_files/multiplier_4_bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662888596864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 107 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6682 " "Peak virtual memory: 6682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662888597955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 11:29:57 2022 " "Processing ended: Sun Sep 11 11:29:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662888597955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662888597955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662888597955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662888597955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662888599970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662888599971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 11:29:59 2022 " "Processing started: Sun Sep 11 11:29:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662888599971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662888599971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiplier_4_bit -c multiplier_4_bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiplier_4_bit -c multiplier_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662888599972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1662888601555 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662888619832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662888620744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 11:30:20 2022 " "Processing ended: Sun Sep 11 11:30:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662888620744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662888620744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662888620744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662888620744 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662888621502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662888623054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662888623055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 11:30:22 2022 " "Processing started: Sun Sep 11 11:30:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662888623055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662888623055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiplier_4_bit -c multiplier_4_bit " "Command: quartus_sta multiplier_4_bit -c multiplier_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662888623055 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662888623392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662888624735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662888624735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888624806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888624806 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1662888625727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplier_4_bit.sdc " "Synopsys Design Constraints File file not found: 'multiplier_4_bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662888625772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888625772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " "create_clock -period 1.000 -name controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662888625773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662888625773 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|dataf " "Node \"controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|combout " "Node \"controller\|state_register_ins\|register_4_bit\|register_1_bit_ins2\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625774 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "_~1\|combout " "Node \"_~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "_~1\|dataf " "Node \"_~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625774 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|datad " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q1_not~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins1\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625774 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q1_not~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins2\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625774 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625774 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q1_not~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins3\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625775 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|datad " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|datac " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|combout " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q1_not~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""} { "Warning" "WSTA_SCC_NODE" "product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|dataf " "Node \"product_register_3_to_0\|register_1_bit_ins4\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625775 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625775 ""}
{ "Warning" "WSTA_SCC_LOOP" "42 " "Found combinational loop of 42 nodes" { { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_2\|s\|dataf " "Node \"adder\|full_adder_ins_2\|s\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_2\|s\|combout " "Node \"adder\|full_adder_ins_2\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datab " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_2\|s\|datad " "Node \"adder\|full_adder_ins_2\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|g~2\|dataf " "Node \"adder\|g~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|g~2\|combout " "Node \"adder\|g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|dataa " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datac " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datac " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datae " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|combout " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|datac " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_4\|prop\|datac " "Node \"adder\|full_adder_ins_4\|prop\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|full_adder_ins_4\|prop\|combout " "Node \"adder\|full_adder_ins_4\|prop\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|datad " "Node \"product_register_7_to_4\|register_1_bit_ins3\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datac " "Node \"product_register_7_to_4\|register_1_bit_ins2\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|dataf " "Node \"product_register_7_to_4\|register_1_bit_ins4\|Q1_not~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|datag " "Node \"product_register_7_to_4\|register_1_bit_ins1\|Q1_not~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""} { "Warning" "WSTA_SCC_NODE" "adder\|g~2\|datad " "Node \"adder\|g~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625776 ""}  } { { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 10 -1 0 } } { "components/adder/CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 11 -1 0 } } { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625776 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins4\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q2~0\|dataa " "Node \"multiplicand_register\|register_1_bit_ins4\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|datac " "Node \"multiplicand_register\|register_1_bit_ins4\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins3\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q2~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins3\|Q2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins3\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins2\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q2~0\|datac " "Node \"multiplicand_register\|register_1_bit_ins2\|Q2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|datac " "Node \"multiplicand_register\|register_1_bit_ins2\|Q1_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625778 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q2~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins1\|Q2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625779 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q2~0\|dataa " "Node \"multiplicand_register\|register_1_bit_ins1\|Q2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625779 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625779 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|combout " "Node \"multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625779 ""} { "Warning" "WSTA_SCC_NODE" "multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|datad " "Node \"multiplicand_register\|register_1_bit_ins1\|Q1_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662888625779 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662888625779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662888625792 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662888625792 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662888625795 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662888625818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662888625865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662888625865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.708 " "Worst-case setup slack is -12.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.708             -14.903 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "  -12.708             -14.903 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888625874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.760 " "Worst-case hold slack is 0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.760               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888625880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888625890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888625913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.267 " "Worst-case minimum pulse width slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.267               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888625915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888625915 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662888625942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662888626013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662888628778 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662888628946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662888628953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662888628953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.640 " "Worst-case setup slack is -12.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.640             -14.756 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "  -12.640             -14.756 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888628961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.641 " "Worst-case hold slack is 0.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.641               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888628966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888628975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888628980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.325               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888628989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888628989 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662888629015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662888629497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662888630715 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662888630809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662888630812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662888630812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.146 " "Worst-case setup slack is -5.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.146              -5.693 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "   -5.146              -5.693 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888630815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.431               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888630825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888630830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888630840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.440 " "Worst-case minimum pulse width slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.440               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888630845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888630845 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662888630859 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1662888631145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662888631147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662888631147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.617 " "Worst-case setup slack is -4.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.617              -5.090 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "   -4.617              -5.090 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888631150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.367 " "Worst-case hold slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.367               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888631161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888631168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662888631176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.445 " "Worst-case minimum pulse width slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0  " "    0.445               0.000 controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\|Q2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662888631179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662888631179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662888633543 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662888633544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 108 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662888633644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 11:30:33 2022 " "Processing ended: Sun Sep 11 11:30:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662888633644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662888633644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662888633644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662888633644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1662888635385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662888635386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 11:30:35 2022 " "Processing started: Sun Sep 11 11:30:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662888635386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662888635386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiplier_4_bit -c multiplier_4_bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiplier_4_bit -c multiplier_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662888635386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1662888637482 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplier_4_bit.vho D:/VHDL/projects/sequential-multiplier/simulation/modelsim/ simulation " "Generated file multiplier_4_bit.vho in folder \"D:/VHDL/projects/sequential-multiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662888637611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662888637676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 11:30:37 2022 " "Processing ended: Sun Sep 11 11:30:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662888637676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662888637676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662888637676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662888637676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 218 s " "Quartus Prime Full Compilation was successful. 0 errors, 218 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662888638445 ""}
