{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749756405737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749756405738 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aesa_radar 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"aesa_radar\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749756405965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749756405995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749756405995 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK aesa_radar_hps:u0\|aesa_radar_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"aesa_radar_hps:u0\|aesa_radar_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1749756406071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749756406919 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749756406968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1749756408503 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1749756410268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 108 " "No exact pin location assignment(s) for 72 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1749756410811 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1749756410842 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1749756410842 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1749756419140 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749756420119 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "aesa_radar_hps:u0\|aesa_radar_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 5212 global CLKCTRL_G3 " "aesa_radar_hps:u0\|aesa_radar_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 5212 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749756420119 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1749756420119 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2347 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 2347 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749756420119 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "aesa_radar_hps:u0\|aesa_radar_hps_hps_register:hps_register\|data_out\[1\]~CLKENA0 2887 global CLKCTRL_G2 " "aesa_radar_hps:u0\|aesa_radar_hps_hps_register:hps_register\|data_out\[1\]~CLKENA0 with 2887 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1749756420119 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749756420119 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1749756420119 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749756420121 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_a2v1 " "Entity dcfifo_a2v1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749756426561 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749756426561 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749756426561 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pq12 " "Entity dcfifo_pq12" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749756426561 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749756426561 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749756426561 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1749756426561 ""}
{ "Info" "ISTA_SDC_FOUND" "aesa_radar.SDC " "Reading SDC File: 'aesa_radar.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749756426714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 9 CLOCK2_50 port " "Ignored filter at aesa_radar.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock aesa_radar.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at aesa_radar.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426715 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 10 CLOCK3_50 port " "Ignored filter at aesa_radar.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock aesa_radar.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at aesa_radar.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426715 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 11 CLOCK4_50 port " "Ignored filter at aesa_radar.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock aesa_radar.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at aesa_radar.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426715 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at aesa_radar.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock aesa_radar.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at aesa_radar.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426716 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 16 altera_reserved_tdi port " "Ignored filter at aesa_radar.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 16 altera_reserved_tck clock " "Ignored filter at aesa_radar.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay aesa_radar.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at aesa_radar.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426716 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay aesa_radar.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at aesa_radar.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 17 altera_reserved_tms port " "Ignored filter at aesa_radar.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay aesa_radar.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at aesa_radar.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426717 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay aesa_radar.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at aesa_radar.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar.sdc 18 altera_reserved_tdo port " "Ignored filter at aesa_radar.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay aesa_radar.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at aesa_radar.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426717 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay aesa_radar.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at aesa_radar.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426717 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749756426721 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749756426721 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1749756426721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1749756426721 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/david/documents/universidad/master/thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc " "Reading SDC File: 'c:/users/david/documents/universidad/master/thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749756426721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426722 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426722 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426722 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426722 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426722 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426722 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426723 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426724 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426725 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426726 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 47 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 48 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426727 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "aesa_radar_hps_hps_0_hps_io_border.sdc 49 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at aesa_radar_hps_hps_0_hps_io_border.sdc(49): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756426727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426728 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path aesa_radar_hps_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at aesa_radar_hps_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756426728 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/aesa_radar_hps_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756426728 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/david/documents/universidad/master/thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/david/documents/universidad/master/thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749756426728 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/david/documents/universidad/master/thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/users/david/documents/universidad/master/thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749756426793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1749756426809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756427277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756427277 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756427277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749756427284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749756427284 ""}  } { { "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/db/ip/aesa_radar_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749756427284 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749756427408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749756427408 "|aesa_radar|HPS_USB_CLKOUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749756427428 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1749756427428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1749756427765 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1749756427765 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1749756427776 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1749756427776 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1749756427779 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749756427780 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1749756427780 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749756428972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749756429236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749756429247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749756429256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749756429277 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749756429295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749756429298 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749756429306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749756429310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1749756429321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749756429321 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749756430596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749756434572 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1749756439822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:08 " "Fitter placement preparation operations ending: elapsed time is 00:03:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749756623215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749756952942 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749757002305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749757002305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749757009211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1749757038080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1749757041458 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749757041458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1749757084398 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749757084398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749757084417 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 64.26 " "Total time spent on timing analysis during the Fitter is 64.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1749757119706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749757120158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749757126633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749757126648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749757133001 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:51 " "Fitter post-fit operations ending: elapsed time is 00:00:51" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749757170129 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1749757171417 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: aesa_radar_hps:u0\|aesa_radar_hps_hps_0:hps_0\|aesa_radar_hps_hps_0_hps_io:hps_io\|aesa_radar_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "aesa_radar.vhd" "" { Text "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1749757171494 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1749757171494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.fit.smsg " "Generated suppressed messages file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749757173353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 115 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9434 " "Peak virtual memory: 9434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749757181358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 21:39:41 2025 " "Processing ended: Thu Jun 12 21:39:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749757181358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:57 " "Elapsed time: 00:12:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749757181358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:13 " "Total CPU time (on all processors): 00:16:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749757181358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749757181358 ""}
