// Copyright (c) 2025 0x676e616c63
// SPDX-License-Identifier: MIT

#pragma once
#ifndef GNALC_CONFIG_CONFIG_HPP
#define GNALC_CONFIG_CONFIG_HPP

namespace Config::SIR {
// Loop Interchange
// We interchange loops if we gain more than this threshold.
constexpr auto LOOP_INTERCHANGE_BENEFIT_THRESHOLD = 0;

// Early Inline
constexpr auto EARLY_INLINE_INST_THRESHOLD = 64;

// Relayout
constexpr auto RELAYOUT_TRANSPOSE_COST_THRESHOLD = -1;
}

namespace Config::IR {
// IRGenerator
constexpr auto REGISTER_TEMP_NAME = "%%__GNALC_IR_TEMP_NAME"; // deprecated
// For a local array, if it is initialized with more than such size,
// we will memset it to zero, rather than emitting too much store.
constexpr auto LOCAL_ARRAY_MEMSET_THRESHOLD = 32;

// Intrinsics
// We use llvm toolchain (lli/llc) to test our optimizer. So intrinsic names
// are the same as LLVM if possible.
// Intrinsic for local array initialization or global variable internalization
constexpr auto MEMSET_INTRINSIC_NAME = "@llvm.memset.p0i8.i32";
// Intrinsic for global variable internalization
constexpr auto MEMCPY_INTRINSIC_NAME = "@llvm.memcpy.p0.p0.i32";
// Intrinsic for SCEV Expansion
constexpr auto SCEV_INT_POW_INTRINSIC_NAME = "@gnalc.ipow";


// Memoization
constexpr auto MEMOIZATION_LUT_SIZE = 65536;
constexpr auto MEMOIZATION_LUT_NAME_PREFIX = "@memo.lut";

// Globalize
constexpr auto GLOBALIZE_NAME_PREFIX = "@globalize";

// GVN-PRE
// Some operations in GVN-PRE are time-consuming,
// so we set some thresholds to ensure acceptable compilation times.
// Maximum number of blocks
constexpr auto GVNPRE_SKIP_BLOCK_THRESHOLD = 1000;
// Maximum allowed expression nesting depth
constexpr auto GVNPRE_SKIP_NESTED_EXPR_THRESHOLD = 128;

// Loop Elimination
// LoopElim attempts to expand SCEVExpr to make loops trivially eliminable.
// However, excessive expansion can be a pessimization.
// Therefore, we apply a cost threshold:
// If the number of instructions expansion will generate > COST_RATIO * loop instruction count,
// we will skip the expansion.
constexpr auto LOOP_ELIMINATION_EXPANSION_COST_RATIO = 10;

// Loop Strength Reduce
// LSR attempts to expand AddRec to reduce multiple to addition.
// We don't expand if that will insert more than `THRESHOLD` instructions.
// a base + a step + an update + a phi
constexpr auto LSR_MULTIPLY_EXPANSION_THRESHOLD = 8;
constexpr auto LSR_GEP_REDUCTION_COST_THRESHOLD = -1000000; // no threshold

// Loop Unroll
constexpr unsigned LOOP_UNROLLING_PEEL_COUNT = 1;
constexpr unsigned LOOP_UNROLLING_PEEL_SIZE = -1;
constexpr unsigned LOOP_UNROLLING_FULLY_UNROLL_SIZE = 400;
constexpr unsigned LOOP_UNROLLING_FULLY_UNROLL_COUNT = 16;
constexpr unsigned LOOP_UNROLLING_PARTIALLY_UNROLL_SIZE = 200;
constexpr unsigned LOOP_UNROLLING_PARTIALLY_UNROLL_COUNT = 8;
constexpr unsigned LOOP_UNROLLING_RUNTIME_UNROLL_SIZE = 200;
constexpr unsigned LOOP_UNROLLING_RUNTIME_UNROLL_COUNT = 8;
constexpr unsigned LOOP_UNROLLING_MAX_PROCESS_SIZE = 100;

// If Conversion
constexpr auto IF_CONVERSION_DUPLICATION_THRESHOLD = 4;

// Range Analysis
constexpr auto RANGE_ANALYSIS_MAX_PROCESS_CNT = 32;

// Range Aware Simplify
constexpr auto RANGE_AWARE_SIMPLIFY_SKIP_BLOCK_THRESHOLD = 1000;

// Vectorizer
// We vectorize trees if we gain more than this threshold.
constexpr auto SLP_COST_THRESHOLD = -15;
constexpr auto SLP_BUILD_TREE_RECURSION_THRESHOLD = 12;
constexpr auto SLP_SCHEDULER_MAX_REGION_SIZE = 100000;

// Loop Parallel
constexpr auto LOOP_PARALLEL_FOR_FUNCTION_NAME = "@gnalc_parallel_for";
constexpr auto LOOP_PARALLEL_ATOMIC_ADD_I32 = "@gnalc_atomic_add_i32";
constexpr auto LOOP_PARALLEL_ATOMIC_ADD_F32 = "@gnalc_atomic_add_f32";
constexpr auto LOOP_PARALLEL_GLOBALVAR_NAME_PREFIX = "@parallel.global";
constexpr auto LOOP_PARALLEL_BODY_FUNCTION_NAME_PREFIX = "@parallel.fn";
constexpr auto LOOP_PARALLEL_MAX_DEPTH = 0;
constexpr auto LOOP_PARALLEL_SMALL_TASK_THRESHOLD = 32;

// Run Test Pass
constexpr auto RUN_TEST_TEMP_DIR = "gnalc_run_test_pass";
} // namespace Config::IR

// This is only for LegacyMIR. For MIR, see mir/<arch>/register.hpp
namespace Config::LegacyMIR {
// Register Allocation
constexpr auto CORE_REGISTER_MAX_NUM = 12; // r0 ~ r10 , with ip. most probably fp(r11), sometimes lr(r14)
constexpr auto FPU_REGISTER_MAX_NUM = 32;
} // namespace Config::MIR

#endif