Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: STMTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "STMTest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "STMTest"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : STMTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/sw_repo/Soft/WIP/STMTest.vhd" in Library work.
Entity <stmtest> compiled.
Entity <stmtest> (Architecture <stmtest_a>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <STMTest> in library <work> (architecture <stmtest_a>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <STMTest> in library <work> (Architecture <stmtest_a>).
INFO:Xst:2679 - Register <a_trigger> in unit <STMTest> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <STMTest> analyzed. Unit <STMTest> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <STMTest>.
    Related source file is "C:/sw_repo/Soft/WIP/STMTest.vhd".
WARNING:Xst:1780 - Signal <sample> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 23x1-bit ROM for signal <TMS$rom0000> created at line 63.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TDI_jtag>.
    Found 1-bit register for signal <TMS>.
    Found 5-bit register for signal <bit_count>.
    Found 5-bit adder for signal <bit_count$addsub0000> created at line 116.
    Found 6-bit up counter for signal <clk_prescaler>.
    Found 6-bit comparator less for signal <sTCK$cmp_lt0000> created at line 184.
    Found 1-bit register for signal <trigger_strobe>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <STMTest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 23x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 3
 5-bit register                                        : 1
# Comparators                                          : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sreset   | 00
 srun     | 01
 sdatareg | 10
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 23x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <STMTest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block STMTest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : STMTest.ngr
Top Level Output File Name         : STMTest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 34
#      INV                         : 2
#      LUT2                        : 4
#      LUT2_L                      : 2
#      LUT3                        : 6
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 12
#      LUT4_D                      : 1
#      LUT4_L                      : 3
# FlipFlops/Latches                : 16
#      FDC                         : 10
#      FDCE                        : 5
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       17  out of   4656     0%  
 Number of Slice Flip Flops:             16  out of   9312     0%  
 Number of 4 input LUTs:                 34  out of   9312     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
TRST_inv(TRST_inv1_INV_0:O)        | NONE(TDI_jtag)         | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.153ns (Maximum Frequency: 240.790MHz)
   Minimum input arrival time before clock: 2.412ns
   Maximum output required time after clock: 5.621ns
   Maximum combinational path delay: 4.726ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.153ns (frequency: 240.790MHz)
  Total number of paths / destination ports: 134 / 20
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 3)
  Source:            clk_prescaler_1 (FF)
  Destination:       state_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_prescaler_1 to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.721  clk_prescaler_1 (clk_prescaler_1)
     LUT3:I0->O            1   0.612   0.360  state_cmp_eq0000_SW0 (N2)
     LUT4_D:I3->O          3   0.612   0.454  state_cmp_eq0000 (state_cmp_eq0000)
     LUT4:I3->O            1   0.612   0.000  Mcount_clk_prescaler_xor<4>11 (Mcount_clk_prescaler4)
     FDC:D                     0.268          clk_prescaler_4
    ----------------------------------------
    Total                      4.153ns (2.618ns logic, 1.535ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.412ns (Levels of Logic = 2)
  Source:            button (PAD)
  Destination:       TDI_jtag (FF)
  Destination Clock: clk rising

  Data Path: button to TDI_jtag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  button_IBUF (button_IBUF)
     LUT3:I1->O            1   0.612   0.000  TDI_jtag_mux00021 (TDI_jtag_mux0002)
     FDC:D                     0.268          TDI_jtag
    ----------------------------------------
    Total                      2.412ns (1.986ns logic, 0.426ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              5.621ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       state_led3 (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to state_led3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.514   0.969  state_FSM_FFd2 (state_FSM_FFd2)
     LUT2:I0->O            1   0.612   0.357  state_FSM_FFd2-In21 (state_led3_OBUF)
     OBUF:I->O                 3.169          state_led3_OBUF (state_led3)
    ----------------------------------------
    Total                      5.621ns (4.295ns logic, 1.326ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               4.726ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       reset_led (PAD)

  Data Path: reset to reset_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  reset_IBUF (TRST_OBUF)
     OBUF:I->O                 3.169          reset_led_OBUF (reset_led)
    ----------------------------------------
    Total                      4.726ns (4.275ns logic, 0.451ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.12 secs
 
--> 

Total memory usage is 255816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

