#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/CBM.bcm
5.2883726666666664E7,5.6324248666666664E7,-1.0,2.722222333333333E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (p:INT) & (T1_state=T1_CALC)
5.4340546E7,5.8557935E7,-1.0,2.2216428533333334E8:not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)
5.3216776333333336E7,5.8678784333333336E7,-1.0,9.2452609E7:not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.2207639333333336E7,6.0743478666666664E7,6.0104617E7,1.5614297066666666E8:not(not((T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))) => not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))
5.3813803E7,7.466836433333333E7,4.6727240666666664E7,1.37370821E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((T1_state=T1_WAIT) => not((T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)))
5.3617572666666664E7,7.068301033333333E7,4.7418041E7,1.0585459233333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) => not((T2_state=T2_WAIT)))
5.4257644666666664E7,7.3489094E7,-1.0,1.4414053633333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (not((T2_state=T2_WAIT)) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN))
5.3384186333333336E7,7.201430166666667E7,5.9194283E7,1.1668094533333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & (T2_state=T2_CALC)
