<dec f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='35' type='static llvm::X86GenRegisterBankInfo::PartialMappingIdx llvm::X86GenRegisterBankInfo::getPartialMappingIdx(const llvm::LLT &amp; Ty, bool isFP)'/>
<def f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='62' ll='106' type='static X86GenRegisterBankInfo::PartialMappingIdx llvm::X86GenRegisterBankInfo::getPartialMappingIdx(const llvm::LLT &amp; Ty, bool isFP)'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='118' u='c' c='_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='154' u='c' c='_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='188' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='217' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='218' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='232' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
