#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun  3 15:48:00 2023
# Process ID: 25388
# Current directory: D:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.runs/design_1_eFPGA_AXI_Core1_0_0_synth_1
# Command line: vivado.exe -log design_1_eFPGA_AXI_Core1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eFPGA_AXI_Core1_0_0.tcl
# Log file: D:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.runs/design_1_eFPGA_AXI_Core1_0_0_synth_1/design_1_eFPGA_AXI_Core1_0_0.vds
# Journal file: D:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.runs/design_1_eFPGA_AXI_Core1_0_0_synth_1\vivado.jou
# Running On: DESKTOP-89VC88I, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 17033 MB
#-----------------------------------------------------------
source design_1_eFPGA_AXI_Core1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.012 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC/PYNQ-Z2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_eFPGA_AXI_Core1_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1251.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_eFPGA_AXI_Core1_0_0' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ip/design_1_eFPGA_AXI_Core1_0_0/synth/design_1_eFPGA_AXI_Core1_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'eFPGA_AXI_Core1_v1_0' declared at 'd:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0.vhd:5' bound to instance 'U0' of component 'eFPGA_AXI_Core1_v1_0' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ip/design_1_eFPGA_AXI_Core1_0_0/synth/design_1_eFPGA_AXI_Core1_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'eFPGA_AXI_Core1_v1_0' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0.vhd:51]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'eFPGA_AXI_Core1_v1_0_S00_AXI' declared at 'd:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:5' bound to instance 'eFPGA_AXI_Core1_v1_0_S00_AXI_inst' of component 'eFPGA_AXI_Core1_v1_0_S00_AXI' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'eFPGA_AXI_Core1_v1_0_S00_AXI' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-226] default block is never used [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-226] default block is never used [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'resultaat_i' is read in the process but is not in the sensitivity list [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-3491] module 'eFPGA_Core1' declared at 'd:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd:34' bound to instance 'Core1' of component 'eFPGA_Core1' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'eFPGA_Core1' [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'eFPGA_Core1' (0#1) [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'eFPGA_AXI_Core1_v1_0_S00_AXI' (0#1) [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'eFPGA_AXI_Core1_v1_0' (0#1) [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_eFPGA_AXI_Core1_0_0' (0#1) [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ip/design_1_eFPGA_AXI_Core1_0_0/synth/design_1_eFPGA_AXI_Core1_0_0.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-3848] Net resultaat in module/entity eFPGA_AXI_Core1_v1_0_S00_AXI does not have driver. [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:20]
WARNING: [Synth 8-3848] Net resultaat in module/entity eFPGA_AXI_Core1_v1_0_S00_AXI does not have driver. [d:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.gen/sources_1/bd/design_1/ipshared/490d/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:128]
WARNING: [Synth 8-7129] Port resultaat[3] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port resultaat[2] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port resultaat[1] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port resultaat[0] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[3] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[2] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[1] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[0] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module eFPGA_AXI_Core1_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1254.605 ; gain = 3.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1254.605 ; gain = 3.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1254.605 ; gain = 3.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1300.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1300.520 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port resultaat[3] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resultaat[2] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resultaat[1] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resultaat[0] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[3] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[2] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[1] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port getal2[0] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_eFPGA_AXI_Core1_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \U0/eFPGA_AXI_Core1_v1_0_S00_AXI_inst/Core1  of module eFPGA_Core1 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    18|
|5     |LUT5 |    32|
|6     |LUT6 |     4|
|7     |FDRE |   135|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1300.520 ; gain = 3.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1300.520 ; gain = 49.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1304.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1318.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 480896d7
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:34 . Memory (MB): peak = 1318.734 ; gain = 67.723
INFO: [Common 17-1381] The checkpoint 'D:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.runs/design_1_eFPGA_AXI_Core1_0_0_synth_1/design_1_eFPGA_AXI_Core1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_eFPGA_AXI_Core1_0_0, cache-ID = 60704b04e9058044
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/SoC/PYNQ-Z2/eFPGA_AXI/eFPGA_AXI.runs/design_1_eFPGA_AXI_Core1_0_0_synth_1/design_1_eFPGA_AXI_Core1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_eFPGA_AXI_Core1_0_0_utilization_synth.rpt -pb design_1_eFPGA_AXI_Core1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 15:50:02 2023...
