<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — chip stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="system.html">system</a></span> (9)
<br/><span class="tag"><a href="network.html">network</a></span> (8)
<br/><span class="tag"><a href="design.html">design</a></span> (7)
<br/><span class="tag"><a href="applic.html">applic</a></span> (5)
<br/><span class="tag"><a href="model.html">model</a></span> (5)
</div>
<h2><span class="ttl">Stem</span> chip$ (<a href="../words.html">all stems</a>)</h2>
<h3>41 papers:</h3>
<dl class="toc"><dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2015-KriouileS.html">TACAS-2015-KriouileS</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using a Formal Model to Improve Verification of a Cache-Coherent System-on-Chip (<abbr title="Abderahman Kriouile">AK</abbr>, <abbr title="Wendelin Serwe">WS</abbr>), pp. 708–722.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-DingTKZK.html">PLDI-2015-DingTKZK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing off-chip accesses in multicores (<abbr title="Wei Ding">WD</abbr>, <abbr title="Xulong Tang">XT</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Emre Kultursay">EK</abbr>), pp. 131–142.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LongfieldNMT.html">PLDI-2015-LongfieldNMT</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Preventing glitches and short circuits in high-level self-timed chip specifications (<abbr title="Stephen Longfield Jr.">SLJ</abbr>, <abbr title="Brittany Nkounkou">BN</abbr>, <abbr title="Rajit Manohar">RM</abbr>, <abbr title="Ross Tate">RT</abbr>), pp. 270–279.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2015-KuritaIA.html">FM-2015-KuritaIA</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Practices for Formal Models as Documents: Evolution of VDM Application to “Mobile FeliCa” IC Chip Firmware (<abbr title="Taro Kurita">TK</abbr>, <abbr title="Fuyuki Ishikawa">FI</abbr>, <abbr title="Keijiro Araki">KA</abbr>), pp. 593–596.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-ChangTK.html">SAC-2014-ChangTK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>A traffic-balanced routing scheme for heat balance in 3D networks-on-chip (<abbr title="Wan-Chi Chang">WCC</abbr>, <abbr title="Hsueh-Wen Tseng">HWT</abbr>, <abbr title="Chin-Fu Kuo">CFK</abbr>), pp. 1437–1442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-TsaiC.html">SAC-2014-TsaiC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>A thermal-throttling server in 3D multicore chips (<abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>), pp. 1425–1430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-MbarekKPA.html">SAC-2012-MbarekKPA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using model driven engineering to reliably accelerate early Low Power Intent Exploration for a system-on-chip design (<abbr title="Ons Mbarek">OM</abbr>, <abbr title="Amani Khecharem">AK</abbr>, <abbr title="Alain Pegatoquet">AP</abbr>, <abbr title="Michel Auguin">MA</abbr>), pp. 1580–1587.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-TsaiC.html">SAC-2012-TsaiC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Thermal-aware real-time task scheduling for three-dimensional multicore chip (<abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>), pp. 1618–1624.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-ZhongGHCW.html">SAC-2012-ZhongGHCW</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Affinity-aware DMA buffer management for reducing off-chip memory access (<abbr title="Qi Zhong">QZ</abbr>, <abbr title="Xuetao Guan">XG</abbr>, <abbr title="Tao Huang">TH</abbr>, <abbr title="Xu Cheng">XC</abbr>, <abbr title="Keyi Wang">KW</abbr>), pp. 1588–1593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-DaniAS.html">SAC-2011-DaniAS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Applying genetic algorithms to optimize the power in tiled SNUCA chip multicore architectures (<abbr title="Aparna Mandke Dani">AMD</abbr>, <abbr title="Bharadwaj Amrutur">BA</abbr>, <abbr title="Y. N. Srikant">YNS</abbr>), pp. 1090–1091.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-JiangZTS.html">CC-2010-JiangZTS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Is Reuse Distance Applicable to Data Locality Analysis on Chip Multiprocessors? (<abbr title="Yunlian Jiang">YJ</abbr>, <abbr title="Eddy Z. Zhang">EZZ</abbr>, <abbr title="Kai Tian">KT</abbr>, <abbr title="Xipeng Shen">XS</abbr>), pp. 264–282.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/mbt.png" alt="MBT"/><a href="../MBT-2009-TsiopoulosS.html">MBT-2009-TsiopoulosS</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Model Based Testing of a Network-on-Chip Component (<abbr title="Leonidas Tsiopoulos">LT</abbr>, <abbr title="Manoranjan Satpathy">MS</abbr>), pp. 101–116.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2008-KuritaCN.html">FM-2008-KuritaCN</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Application of a Formal Specification Language in the Development of the “Mobile FeliCa” IC Chip Firmware for Embedding in Mobile Phone (<abbr title="Taro Kurita">TK</abbr>, <abbr title="Miki Chiba">MC</abbr>, <abbr title="Yasumasa Nakatsugawa">YN</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-CoopriderR.html">PLDI-2007-CoopriderR</a></dt><dd>Offline compression for on-chip ram (<abbr title="Nathan Cooprider">NC</abbr>, <abbr title="John Regehr">JR</abbr>), pp. 363–372.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-LiCKK.html">PLDI-2007-LiCKK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Profile-driven energy reduction in network-on-chips (<abbr title="Feihui Li">FL</abbr>, <abbr title="Guangyu Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 394–404.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2007-Watson.html">CIAA-2007-Watson</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata Applications in Chip-Design Software (<abbr title="Bruce W. Watson">BWW</abbr>), pp. 24–26.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/gttse.png" alt="GTTSE"/><a href="../GTTSE-2007-PielMD.html">GTTSE-2007-PielMD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/model%20transformation.html" title="model transformation">#model transformation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Model Transformations for the Compilation of Multi-processor Systems-on-Chip (<abbr title="Éric Piel">ÉP</abbr>, <abbr title="Philippe Marquet">PM</abbr>, <abbr title="Jean-Luc Dekeyser">JLD</abbr>), pp. 459–473.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AS-2007-ZhangLL.html">HCI-AS-2007-ZhangLL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>A Routing Algorithm for Random Error Tolerance in Network-on-Chip (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1210–1219.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-ChenTL.html">SAC-2007-ChenTL</a></dt><dd>A priority assignment strategy of processing elements over an on-chip bus (<abbr title="Ya-Shu Chen">YSC</abbr>, <abbr title="Song-Jian Tang">SJT</abbr>, <abbr title="Shi-Wu Lo">SWL</abbr>), pp. 1176–1180.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-HungCYCS.html">SAC-2007-HungCYCS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>An architectural co-synthesis algorithm for energy-aware network-on-chip design (<abbr title="Wei-Hsuan Hung">WHH</abbr>, <abbr title="Yi-Jung Chen">YJC</abbr>, <abbr title="Chia-Lin Yang">CLY</abbr>, <abbr title="Yen-Sheng Chang">YSC</abbr>, <abbr title="Alan P. Su">APS</abbr>), pp. 680–684.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-MoreiraMB.html">SAC-2007-MoreiraMB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Online resource management in a multiprocessor with a network-on-chip (<abbr title="Orlando Moreira">OM</abbr>, <abbr title="Jacob Jan-David Mol">JJDM</abbr>, <abbr title="Marco Bekooij">MB</abbr>), pp. 1557–1564.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2006-SchattkowskyHE.html">MoDELS-2006-SchattkowskyHE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using UML Activities for System-on-Chip Design and Synthesis (<abbr title="Tim Schattkowsky">TS</abbr>, <abbr title="Jan Hendrik Hausmann">JHH</abbr>, <abbr title="Gregor Engels">GE</abbr>), pp. 737–752.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2006-ChenLK.html">POPL-2006-ChenLK</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Compiler-directed channel allocation for saving power in on-chip networks (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 194–205.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-OrshanskyWCX.html">SAC-2006-OrshanskyWCX</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Interval-based robust statistical techniques for non-negative convex functions, with application to timing analysis of computer chips (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="Wei-Shen Wang">WSW</abbr>, <abbr title="Martine Ceberio">MC</abbr>, <abbr title="Gang Xiang">GX</abbr>), pp. 1645–1649.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2005-NaeserAF.html">SIGAda-2005-NaeserAF</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SafetyChip: a time monitoring and policing device (<abbr title="Gustaf Naeser">GN</abbr>, <abbr title="Lars Asplund">LA</abbr>, <abbr title="Johan Furunäs">JF</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-MengC.html">SAC-2004-MengC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Bio-sequence analysis with cradle’s 3SoC<sup>TM</sup> software scalable system on chip (<abbr title="Xiandong Meng">XM</abbr>, <abbr title="Vipin Chaudhary">VC</abbr>), pp. 202–206.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-MortonL.html">SAC-2004-MortonL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span></dt><dd>A hardware/software kernel for system on chip designs (<abbr title="Andrew Morton">AM</abbr>, <abbr title="Wayne M. Loucks">WML</abbr>), pp. 869–875.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-WangTP.html">CC-2000-WangTP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Framework for Loop Distribution on Limited On-Chip Memory Processors (<abbr title="Lei Wang">LW</abbr>, <abbr title="Waibhav Tembe">WT</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 141–156.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1999-Mermet.html">AdaEurope-1999-Mermet</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>System on Chip Specification and Design Languages Standardization (<abbr title="Jean Mermet">JM</abbr>), pp. 371–384.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-1998-FujitaRH.html">FM-1998-FujitaRH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Two Real Formal Verification Experiences: ATM Switch Chip and Parallel Cache Protocol (<abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Sreeranga P. Rajan">SPR</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 281–295.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-1998-GeserK.html">FM-1998-GeserK</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Structured Formal Verification of a Fragment of the IBM S/390 Clock Chip (<abbr title="Alfons Geser">AG</abbr>, <abbr title="Wolfgang Küchlin">WK</abbr>), pp. 92–106.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1996-GabrielliGM.html">SAC-1996-GabrielliGM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>VLSI design of a fuzzy chip that processes 2-4 inputs every 160-320 ns whichever is the fuzzy system (<abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Massimo Masetti">MM</abbr>), pp. 590–594.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-KumblaJB.html">SAC-1995-KumblaJB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Implementation of fuzzy logic and neural networks control algorithm using a digital signal processing chip (<abbr title="Kishan Kumar Kumbla">KKK</abbr>, <abbr title="Mohammad Jamshidi">MJ</abbr>, <abbr title="Jorge Benitez-Read">JBR</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1993-BisdorffL.html">ICLP-1993-BisdorffL</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Industrial Disposing Problem Solved in CHIP (<abbr title="Raymond Bisdorff">RB</abbr>, <abbr title="Sophie Laurent">SL</abbr>), p. 831.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPS-1993-BoizumaultDP.html">ILPS-1993-BoizumaultDP</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Solving a real life exams problem using CHIP (<abbr title="Patrice Boizumault">PB</abbr>, <abbr title="Yan Delon">YD</abbr>, <abbr title="Laurent Péridy">LP</abbr>), p. 661.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1991-AggounB.html">ICLP-1991-AggounB</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Overview of the CHIP Compiler System (<abbr title="Abderrahmane Aggoun">AA</abbr>, <abbr title="Nicolas Beldiceanu">NB</abbr>), pp. 775–789.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-DurisG.html">ICALP-1991-DurisG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On the Power of Multiple Reads in a Chip (<abbr title="Pavol Duris">PD</abbr>, <abbr title="Zvi Galil">ZG</abbr>), pp. 697–706.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../ALP-1990-SimonisD.html">ALP-1990-SimonisD</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Propositional Calculus Problems in CHIP (<abbr title="Helmut Simonis">HS</abbr>, <abbr title="Mehmet Dincbas">MD</abbr>), pp. 189–203.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1987-MukherjeeB.html">SIGIR-1987-MukherjeeB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>A VLSI Chip for Efficient Transmission and Retrieval of Information (<abbr title="Amar Mukherjee">AM</abbr>, <abbr title="Mostafa A. Bassiouni">MAB</abbr>), pp. 208–216.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-Ramsdell.html">LFP-1986-Ramsdell</a></dt><dd>The CURRY Chip (<abbr title="John D. Ramsdell">JDR</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-BrentK.html">STOC-1980-BrentK</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>The Chip Complexity of Binary Arithmetic (<abbr title="Richard P. Brent">RPB</abbr>, <abbr title="H. T. Kung">HTK</abbr>), pp. 190–200.</dd> <div class="pagevis" style="width:10px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>