
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.4 Build EDK_P.49d
# Wed Jan 02 16:07:24 2013
# Target Board:  xilinx.com zc702 Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT fmc_imageon_iic_0_Reset_pin = fmc_imageon_iic_0_Gpo, DIR = O
 PORT fmc_imageon_iic_0_Sda_pin = fmc_imageon_iic_0_Sda, DIR = IO
 PORT fmc_imageon_iic_0_Scl_pin = fmc_imageon_iic_0_Scl, DIR = IO
 PORT fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin = fmc_imageon_hdmi_in_0_io_hdmii_spdif, DIR = I
 PORT fmc_imageon_hdmi_in_0_io_hdmii_video_pin = fmc_imageon_hdmi_in_0_io_hdmii_video, DIR = I, VEC = [15:0]
 PORT fmc_imageon_hdmi_out_0_io_hdmio_spdif_pin = fmc_imageon_hdmi_out_0_io_hdmio_spdif, DIR = O
 PORT fmc_imageon_hdmi_out_0_io_hdmio_video_pin = fmc_imageon_hdmi_out_0_io_hdmio_video, DIR = O, VEC = [15:0]
 PORT fmc_imageon_hdmi_out_0_io_hdmio_clk_pin = fmc_imageon_hdmi_out_0_io_hdmio_clk, DIR = O
 PORT fmc_imageon_hdmi_in_0_clk_pin = net_fmc_imageon_hdmi_in_0_clk_pin, DIR = I, SIGIS = CLK, CLK_FREQ = 148500000
 PORT fmc_imageon_video_clk1_pin = fmc_imageon_video_clk1, DIR = I, SIGIS = CLK, CLK_FREQ = 148500000


BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 50000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 200000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S & axi_vdma_0.M_AXI_S2MM
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N_0
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK1
 PORT FCLK_RESET1_N = processing_system7_0_FCLK_RESET1_N
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT FCLK_RESET2_N = processing_system7_0_FCLK_RESET2_N_0
 PORT FCLK_CLK3 = processing_system7_0_FCLK_CLK3
 PORT FCLK_RESET3_N = processing_system7_0_FCLK_RESET3_N_0
END

BEGIN axi_iic
 PARAMETER INSTANCE = fmc_imageon_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT Gpo = fmc_imageon_iic_0_Gpo
 PORT Sda = fmc_imageon_iic_0_Sda
 PORT Scl = fmc_imageon_iic_0_Scl
END

BEGIN fmc_imageon_hdmi_in
 PARAMETER INSTANCE = fmc_imageon_hdmi_in_0
 PARAMETER HW_VER = 2.01.a
 PORT io_hdmii_spdif = fmc_imageon_hdmi_in_0_io_hdmii_spdif
 PORT io_hdmii_video = fmc_imageon_hdmi_in_0_io_hdmii_video
 PORT clk = fmc_imageon_video_clk1
 PORT audio_spdif = fmc_imageon_hdmi_in_0_audio_spdif
 PORT video_data = fmc_imageon_hdmi_in_0_video_data
 PORT video_vblank = fmc_imageon_hdmi_in_0_video_vblank
 PORT video_hblank = fmc_imageon_hdmi_in_0_video_hblank
 PORT video_de = fmc_imageon_hdmi_in_0_video_de
END

BEGIN fmc_imageon_hdmi_out
 PARAMETER INSTANCE = fmc_imageon_hdmi_out_0
 PARAMETER HW_VER = 2.02.a
 PORT io_hdmio_spdif = fmc_imageon_hdmi_out_0_io_hdmio_spdif
 PORT io_hdmio_video = fmc_imageon_hdmi_out_0_io_hdmio_video
 PORT io_hdmio_clk = fmc_imageon_hdmi_out_0_io_hdmio_clk
 PORT audio_spdif = fmc_imageon_hdmi_in_0_audio_spdif
 PORT video_data = v_axi4s_vid_out_0_video_data
 PORT video_vblank = v_axi4s_vid_out_0_video_vblank
 PORT video_hblank = v_axi4s_vid_out_0_video_hblank
 PORT video_de = v_axi4s_vid_out_0_video_de
 PORT clk = fmc_imageon_video_clk1
 PORT reset = net_gnd
 PORT oe = net_vcc
 PORT embed_syncs = net_vcc
END

BEGIN v_tc
 PARAMETER INSTANCE = v_tc_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_DETECT_EN = 1
 PARAMETER C_DET_VSYNC_EN = 0
 PARAMETER C_DET_HSYNC_EN = 0
 PARAMETER C_GENERATE_EN = 0
 PARAMETER C_BASEADDR = 0x76800000
 PARAMETER C_HIGHADDR = 0x7680ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE VTIMING_IN = v_vid_in_axi4s_0_VTIMING_OUT
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_aclken = net_vcc
 PORT resetn = net_vcc
 PORT clken = net_vcc
 PORT det_clken = net_vcc
 PORT clk = fmc_imageon_video_clk1
END

BEGIN v_vid_in_axi4s
 PARAMETER INSTANCE = v_vid_in_axi4s_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_M_AXIS_VIDEO_FORMAT = 0
 BUS_INTERFACE VTIMING_OUT = v_vid_in_axi4s_0_VTIMING_OUT
 BUS_INTERFACE M_AXIS_VIDEO = v_vid_in_axi4s_0_M_AXIS_VIDEO
 PORT vid_in_clk = fmc_imageon_video_clk1
 PORT rst = net_gnd
 PORT vid_de = fmc_imageon_hdmi_in_0_video_de
 PORT vid_vblank = fmc_imageon_hdmi_in_0_video_vblank
 PORT vid_hblank = fmc_imageon_hdmi_in_0_video_hblank
 PORT vid_data = fmc_imageon_hdmi_in_0_video_data
 PORT aresetn = net_vcc
 PORT aclken = net_vcc
 PORT axis_enable = net_vcc
 PORT aclk = processing_system7_0_FCLK_CLK1
END

BEGIN v_axi4s_vid_out
 PARAMETER INSTANCE = v_axi4s_vid_out_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 0
 PARAMETER VTG_MASTER_SLAVE = 1
 BUS_INTERFACE VTIMING_IN = v_tc_1_VTIMING_OUT
 BUS_INTERFACE S_AXIS_VIDEO = axi_vdma_0_M_AXIS_MM2S
 PORT rst = net_gnd
 PORT aresetn = net_vcc
 PORT aclken = net_vcc
 PORT video_out_clk = fmc_imageon_video_clk1
 PORT video_de = v_axi4s_vid_out_0_video_de
 PORT video_vblank = v_axi4s_vid_out_0_video_vblank
 PORT video_hblank = v_axi4s_vid_out_0_video_hblank
 PORT video_data = v_axi4s_vid_out_0_video_data
 PORT aclk = processing_system7_0_FCLK_CLK1
 PORT vtg_ce = v_axi4s_vid_out_0_vtg_ce
END

BEGIN v_tc
 PARAMETER INSTANCE = v_tc_1
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_BASEADDR = 0x76820000
 PARAMETER C_HIGHADDR = 0x7682ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE VTIMING_OUT = v_tc_1_VTIMING_OUT
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_aclken = net_vcc
 PORT resetn = net_vcc
 PORT clken = net_vcc
 PORT gen_clken = v_axi4s_vid_out_0_vtg_ce
 PORT clk = fmc_imageon_video_clk1
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 3
 PARAMETER C_FLUSH_ON_FSYNC = 3
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 16
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_MM2S_LINEBUFFER_DEPTH = 4096
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 16
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_S2MM_LINEBUFFER_DEPTH = 4096
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_1
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_1
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 BUS_INTERFACE S_AXIS_S2MM = v_vid_in_axi4s_0_M_AXIS_VIDEO
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK1
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK1
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK1
 PORT s_axis_s2mm_aclk = processing_system7_0_FCLK_CLK1
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK1
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

