[2025-09-17 01:24:45] START suite=qualcomm_srv trace=srv645_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv645_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2824426 heartbeat IPC: 3.541 cumulative IPC: 3.541 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5432553 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5432553 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5432554 heartbeat IPC: 3.834 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11143221 heartbeat IPC: 1.751 cumulative IPC: 1.751 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 16781042 heartbeat IPC: 1.774 cumulative IPC: 1.762 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 22375229 heartbeat IPC: 1.788 cumulative IPC: 1.771 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 28017894 heartbeat IPC: 1.772 cumulative IPC: 1.771 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 33561393 heartbeat IPC: 1.804 cumulative IPC: 1.778 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 39130292 heartbeat IPC: 1.796 cumulative IPC: 1.781 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 44643909 heartbeat IPC: 1.814 cumulative IPC: 1.785 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 50187761 heartbeat IPC: 1.804 cumulative IPC: 1.788 (Simulation time: 00 hr 08 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv645_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 55901924 heartbeat IPC: 1.75 cumulative IPC: 1.783 (Simulation time: 00 hr 09 min 44 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 56129637 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 38 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56129637 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv645_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.782 instructions: 100000003 cycles: 56129637
CPU 0 Branch Prediction Accuracy: 96.92% MPKI: 5.29 Average ROB Occupancy at Mispredict: 71.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00029
BRANCH_INDIRECT: 0.0606
BRANCH_CONDITIONAL: 4.907
BRANCH_DIRECT_CALL: 0.00065
BRANCH_INDIRECT_CALL: 0.3032
BRANCH_RETURN: 0.01806


====Backend Stall Breakdown====
ROB_STALL: 625824
LQ_STALL: 0
SQ_STALL: 73136


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 155.47552
REPLAY_LOAD: 49.6976
NON_REPLAY_LOAD: 25.886583

== Total ==
ADDR_TRANS: 44466
REPLAY_LOAD: 31061
NON_REPLAY_LOAD: 550297

== Counts ==
ADDR_TRANS: 286
REPLAY_LOAD: 625
NON_REPLAY_LOAD: 21258

cpu0->cpu0_STLB TOTAL        ACCESS:    2203162 HIT:    2191991 MISS:      11171 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2203162 HIT:    2191991 MISS:      11171 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 256.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9010961 HIT:    8632107 MISS:     378854 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8429137 HIT:    8128784 MISS:     300353 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     108853 HIT:      54719 MISS:      54134 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     448250 HIT:     445740 MISS:       2510 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24721 HIT:       2864 MISS:      21857 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17257006 HIT:    6363894 MISS:   10893112 MSHR_MERGE:    3199011
cpu0->cpu0_L1I LOAD         ACCESS:   17257006 HIT:    6363894 MISS:   10893112 MSHR_MERGE:    3199011
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26890955 HIT:   25405852 MISS:    1485103 MSHR_MERGE:     616484
cpu0->cpu0_L1D LOAD         ACCESS:   14681726 HIT:   13527240 MISS:    1154486 MSHR_MERGE:     419441
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12182957 HIT:   11877798 MISS:     305159 MSHR_MERGE:     196306
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26272 HIT:        814 MISS:      25458 MSHR_MERGE:        737
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13892273 HIT:   11191647 MISS:    2700626 MSHR_MERGE:    1494861
cpu0->cpu0_ITLB LOAD         ACCESS:   13892273 HIT:   11191647 MISS:    2700626 MSHR_MERGE:    1494861
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.026 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25148824 HIT:   23608665 MISS:    1540159 MSHR_MERGE:     542763
cpu0->cpu0_DTLB LOAD         ACCESS:   25148824 HIT:   23608665 MISS:    1540159 MSHR_MERGE:     542763
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.82 cycles
cpu0->LLC TOTAL        ACCESS:     582461 HIT:     527390 MISS:      55071 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     300353 HIT:     269245 MISS:      31108 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54134 HIT:      42574 MISS:      11560 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     206117 HIT:     205660 MISS:        457 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21857 HIT:       9911 MISS:      11946 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.01 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        986
  ROW_BUFFER_MISS:      53616
  AVG DBUS CONGESTED CYCLE: 5.121
Channel 0 WQ ROW_BUFFER_HIT:       1117
  ROW_BUFFER_MISS:      14354
  FULL:          0
Channel 0 REFRESHES ISSUED:       4678

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1034650       153896        75005        13690
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          249          357          469
  STLB miss resolved @ L2C                0          121          441         1058         2842
  STLB miss resolved @ LLC                0           59          852         2669         7701
  STLB miss resolved @ MEM                0            2          985         5407        10878

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             256295        39891      1792738         8426           70
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          162           16           12
  STLB miss resolved @ L2C                0           83          194           20            4
  STLB miss resolved @ LLC                0           31          163          111           24
  STLB miss resolved @ MEM                0            1           16           55           35
[2025-09-17 01:35:23] END   suite=qualcomm_srv trace=srv645_ap (rc=0)
