

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Sat Nov  6 09:15:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VIP
* Solution:       VIP
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.936|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080081|  2777761|  2080081|  2777761|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_AXIvideo2Mat2_fu_273  |AXIvideo2Mat2  |  645|  646|  645|  646|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+
        |               |      Latency      |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- loop_height  |  2080080|  2777760| 1926 ~ 2572 |          -|          -|  1080|    no    |
        | + loop_width  |     1922|     1922|            4|          1|          1|  1920|    yes   |
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 9 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = alloca i8"   --->   Operation 10 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_9 = alloca i8"   --->   Operation 11 'alloca' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_10 = alloca i8"   --->   Operation 12 'alloca' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([129600 x i32]* %mask2, [1 x i8]* @p_str, [12 x i8]* @p_str17, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([129600 x i32]* %mask2, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 129600, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %src_axi0_V_dest_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_user_V, i3* %src_axi0_V_strb_V, i3* %src_axi0_V_keep_V, i24* %src_axi0_V_data_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%imag0_0_data_stream_s = alloca i8, align 1" [VIP/vip.cpp:292]   --->   Operation 22 'alloca' 'imag0_0_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag0_0_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1920, i32 1920, i8* %imag0_0_data_stream_s, i8* %imag0_0_data_stream_s)"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imag0_0_data_stream_1 = alloca i8, align 1" [VIP/vip.cpp:292]   --->   Operation 25 'alloca' 'imag0_0_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag0_0_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1920, i32 1920, i8* %imag0_0_data_stream_1, i8* %imag0_0_data_stream_1)"   --->   Operation 26 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imag0_0_data_stream_2 = alloca i8, align 1" [VIP/vip.cpp:292]   --->   Operation 28 'alloca' 'imag0_0_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag0_0_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1920, i32 1920, i8* %imag0_0_data_stream_2, i8* %imag0_0_data_stream_2)"   --->   Operation 29 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "br label %0" [VIP/vip.cpp:320]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %newFuncRoot ], [ %i_V, %loop_height_end ]"   --->   Operation 32 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%k_0 = phi i21 [ 0, %newFuncRoot ], [ %k, %loop_height_end ]"   --->   Operation 33 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.07ns)   --->   "%icmp_ln887 = icmp eq i11 %t_V, -968" [VIP/vip.cpp:320]   --->   Operation 34 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 35 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.35ns)   --->   "%i_V = add i11 %t_V, 1" [VIP/vip.cpp:320]   --->   Operation 36 'add' 'i_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.exitStub, label %loop_height_begin" [VIP/vip.cpp:320]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [VIP/vip.cpp:320]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [VIP/vip.cpp:320]   --->   Operation 39 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.07ns)   --->   "%icmp_ln887_1 = icmp ult i11 %t_V, 480" [VIP/vip.cpp:322]   --->   Operation 40 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln887)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %2, label %._crit_edge380" [VIP/vip.cpp:322]   --->   Operation 41 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [VIP/vip.cpp:322]   --->   Operation 42 'load' 'sof_1_load' <Predicate = (!icmp_ln887 & icmp_ln887_1)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.86ns)   --->   "%sof = call fastcc i1 @AXIvideo2Mat2(i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V, i8* %imag0_0_data_stream_s, i8* %imag0_0_data_stream_1, i8* %imag0_0_data_stream_2, i11 %t_V, i1 %sof_1_load)" [VIP/vip.cpp:322]   --->   Operation 43 'call' 'sof' <Predicate = (!icmp_ln887 & icmp_ln887_1)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%sof = call fastcc i1 @AXIvideo2Mat2(i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V, i8* %imag0_0_data_stream_s, i8* %imag0_0_data_stream_1, i8* %imag0_0_data_stream_2, i11 %t_V, i1 %sof_1_load)" [VIP/vip.cpp:322]   --->   Operation 45 'call' 'sof' <Predicate = (icmp_ln887_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "store i1 %sof, i1* %sof_1" [VIP/vip.cpp:322]   --->   Operation 46 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge380" [VIP/vip.cpp:322]   --->   Operation 47 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.39ns)   --->   "%k = add i21 %k_0, 1920" [VIP/vip.cpp:324]   --->   Operation 48 'add' 'k' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "br label %1" [VIP/vip.cpp:324]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.87>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %._crit_edge380 ], [ %j_V, %loop_width_end ]"   --->   Operation 50 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%op2_assign = phi i21 [ %k_0, %._crit_edge380 ], [ %add_ln324, %loop_width_end ]" [VIP/vip.cpp:324]   --->   Operation 51 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.07ns)   --->   "%icmp_ln887_2 = icmp eq i11 %t_V_1, -128" [VIP/vip.cpp:324]   --->   Operation 52 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.35ns)   --->   "%j_V = add i11 %t_V_1, 1" [VIP/vip.cpp:324]   --->   Operation 54 'add' 'j_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %loop_height_end, label %loop_width_begin" [VIP/vip.cpp:324]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln = call i17 @_ssdm_op_PartSelect.i17.i21.i32.i32(i21 %op2_assign, i32 4, i32 20)" [VIP/vip.cpp:330]   --->   Operation 56 'partselect' 'lshr_ln' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i17 %lshr_ln to i64" [VIP/vip.cpp:330]   --->   Operation 57 'zext' 'zext_ln330' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%mask2_addr = getelementptr [129600 x i32]* %mask2, i64 0, i64 %zext_ln330" [VIP/vip.cpp:330]   --->   Operation 58 'getelementptr' 'mask2_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.26ns)   --->   "%mask2_load = load i32* %mask2_addr, align 4" [VIP/vip.cpp:330]   --->   Operation 59 'load' 'mask2_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.26> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129600> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln330 = trunc i21 %op2_assign to i4" [VIP/vip.cpp:330]   --->   Operation 60 'trunc' 'trunc_ln330' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.39ns)   --->   "%add_ln324 = add i21 %op2_assign, 1" [VIP/vip.cpp:324]   --->   Operation 61 'add' 'add_ln324' <Predicate = (!icmp_ln887_2)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.84>
ST_5 : Operation 62 [1/2] (2.26ns)   --->   "%mask2_load = load i32* %mask2_addr, align 4" [VIP/vip.cpp:330]   --->   Operation 62 'load' 'mask2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129600> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln330, i1 false)" [VIP/vip.cpp:330]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln330_1 = zext i5 %shl_ln to i32" [VIP/vip.cpp:330]   --->   Operation 64 'zext' 'zext_ln330_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln330)   --->   "%shl_ln330 = shl i32 3, %zext_ln330_1" [VIP/vip.cpp:330]   --->   Operation 65 'shl' 'shl_ln330' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln330)   --->   "%and_ln330 = and i32 %mask2_load, %shl_ln330" [VIP/vip.cpp:330]   --->   Operation 66 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.58ns) (out node of the LUT)   --->   "%icmp_ln330 = icmp eq i32 %and_ln330, 0" [VIP/vip.cpp:330]   --->   Operation 67 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln330, label %hls_label_2_begin, label %hls_label_0" [VIP/vip.cpp:330]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln334)   --->   "%shl_ln334 = shl i32 2, %zext_ln330_1" [VIP/vip.cpp:334]   --->   Operation 69 'shl' 'shl_ln334' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln334)   --->   "%and_ln334 = and i32 %mask2_load, %shl_ln334" [VIP/vip.cpp:334]   --->   Operation 70 'and' 'and_ln334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.58ns) (out node of the LUT)   --->   "%icmp_ln334 = icmp eq i32 %and_ln334, 0" [VIP/vip.cpp:334]   --->   Operation 71 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.46>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 72 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 73 'specprotocol' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.46ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_s)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 74 'read' 'tmp_19' <Predicate = (!icmp_ln330)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 75 [1/1] (2.46ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_1)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 75 'read' 'tmp_20' <Predicate = (!icmp_ln330)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (2.46ns)   --->   "%tmp_21 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_2)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 76 'read' 'tmp_21' <Predicate = (!icmp_ln330)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp_7)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 77 'specregionend' 'empty_39' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "store i8 %tmp_19, i8* %tmp_10" [VIP/vip.cpp:333]   --->   Operation 78 'store' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %tmp_20, i8* %tmp_9" [VIP/vip.cpp:333]   --->   Operation 79 'store' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %tmp_21, i8* %tmp" [VIP/vip.cpp:333]   --->   Operation 80 'store' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %hls_label_2_begin" [VIP/vip.cpp:333]   --->   Operation 81 'br' <Predicate = (!icmp_ln330)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [VIP/vip.cpp:324]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16)" [VIP/vip.cpp:324]   --->   Operation 83 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:327]   --->   Operation 84 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 85 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 86 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (2.46ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imagSrc_data_stream_0_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 87 'read' 'tmp_17' <Predicate = true> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 88 [1/1] (2.46ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imagSrc_data_stream_1_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 88 'read' 'tmp_18' <Predicate = true> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 89 [1/1] (2.46ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imagSrc_data_stream_2_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 89 'read' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_6)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 90 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str40)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 91 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 92 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln334, label %hls_label_2_end1, label %hls_label_2_end" [VIP/vip.cpp:334]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%ms_val_2_0116_load = load i8* %tmp" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 94 'load' 'ms_val_2_0116_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9_load = load i8* %tmp_9" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 95 'load' 'tmp_9_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_10_load = load i8* %tmp_10" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 96 'load' 'tmp_10_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_0_V, i8 %tmp_10_load)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 97 'write' <Predicate = (!icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 98 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_1_V, i8 %tmp_9_load)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 98 'write' <Predicate = (!icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 99 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_2_V, i8 %ms_val_2_0116_load)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 99 'write' <Predicate = (!icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_8)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 100 'specregionend' 'empty_37' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br label %loop_width_end" [VIP/vip.cpp:337]   --->   Operation 101 'br' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_0_V, i8 %tmp_17)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 102 'write' <Predicate = (icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 103 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_1_V, i8 %tmp_18)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 103 'write' <Predicate = (icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 104 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_2_V, i8 %tmp_13)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 104 'write' <Predicate = (icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_8)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 105 'specregionend' 'empty_40' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br label %loop_width_end"   --->   Operation 106 'br' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_5)" [VIP/vip.cpp:342]   --->   Operation 107 'specregionend' 'empty_36' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [VIP/vip.cpp:324]   --->   Operation 108 'br' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_3)" [VIP/vip.cpp:344]   --->   Operation 109 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br label %0" [VIP/vip.cpp:320]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imag_1_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag_1_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag_1_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imagSrc_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imagSrc_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imagSrc_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mask2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ src_axi0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axi0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sof_1                 (alloca           ) [ 001111111]
tmp                   (alloca           ) [ 001111111]
tmp_9                 (alloca           ) [ 001111111]
tmp_10                (alloca           ) [ 001111111]
specmemcore_ln0       (specmemcore      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
imag0_0_data_stream_s (alloca           ) [ 011111111]
empty                 (specchannel      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
imag0_0_data_stream_1 (alloca           ) [ 011111111]
empty_33              (specchannel      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
imag0_0_data_stream_2 (alloca           ) [ 011111111]
empty_34              (specchannel      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
br_ln320              (br               ) [ 011111111]
t_V                   (phi              ) [ 001100000]
k_0                   (phi              ) [ 001111110]
icmp_ln887            (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
i_V                   (add              ) [ 011111111]
br_ln320              (br               ) [ 000000000]
specloopname_ln320    (specloopname     ) [ 000000000]
tmp_3                 (specregionbegin  ) [ 000111111]
icmp_ln887_1          (icmp             ) [ 001111111]
br_ln322              (br               ) [ 000000000]
sof_1_load            (load             ) [ 000100000]
ret_ln0               (ret              ) [ 000000000]
sof                   (call             ) [ 000000000]
store_ln322           (store            ) [ 000000000]
br_ln322              (br               ) [ 000000000]
k                     (add              ) [ 011011111]
br_ln324              (br               ) [ 001111111]
t_V_1                 (phi              ) [ 000010000]
op2_assign            (phi              ) [ 000010000]
icmp_ln887_2          (icmp             ) [ 001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
j_V                   (add              ) [ 001111111]
br_ln324              (br               ) [ 000000000]
lshr_ln               (partselect       ) [ 000000000]
zext_ln330            (zext             ) [ 000000000]
mask2_addr            (getelementptr    ) [ 000011000]
trunc_ln330           (trunc            ) [ 000011000]
add_ln324             (add              ) [ 001111111]
mask2_load            (load             ) [ 000000000]
shl_ln                (bitconcatenate   ) [ 000000000]
zext_ln330_1          (zext             ) [ 000000000]
shl_ln330             (shl              ) [ 000000000]
and_ln330             (and              ) [ 000000000]
icmp_ln330            (icmp             ) [ 000010100]
br_ln330              (br               ) [ 000000000]
shl_ln334             (shl              ) [ 000000000]
and_ln334             (and              ) [ 000000000]
icmp_ln334            (icmp             ) [ 000010110]
tmp_7                 (specregionbegin  ) [ 000000000]
specprotocol_ln676    (specprotocol     ) [ 000000000]
tmp_19                (read             ) [ 000000000]
tmp_20                (read             ) [ 000000000]
tmp_21                (read             ) [ 000000000]
empty_39              (specregionend    ) [ 000000000]
store_ln333           (store            ) [ 000000000]
store_ln333           (store            ) [ 000000000]
store_ln333           (store            ) [ 000000000]
br_ln333              (br               ) [ 000000000]
specloopname_ln324    (specloopname     ) [ 000000000]
tmp_5                 (specregionbegin  ) [ 000000000]
specpipeline_ln327    (specpipeline     ) [ 000000000]
tmp_6                 (specregionbegin  ) [ 000000000]
specprotocol_ln676    (specprotocol     ) [ 000000000]
tmp_17                (read             ) [ 000000000]
tmp_18                (read             ) [ 000000000]
tmp_13                (read             ) [ 000000000]
empty_38              (specregionend    ) [ 000000000]
tmp_8                 (specregionbegin  ) [ 000000000]
specprotocol_ln700    (specprotocol     ) [ 000000000]
br_ln334              (br               ) [ 000000000]
ms_val_2_0116_load    (load             ) [ 000000000]
tmp_9_load            (load             ) [ 000000000]
tmp_10_load           (load             ) [ 000000000]
write_ln703           (write            ) [ 000000000]
write_ln703           (write            ) [ 000000000]
write_ln703           (write            ) [ 000000000]
empty_37              (specregionend    ) [ 000000000]
br_ln337              (br               ) [ 000000000]
write_ln703           (write            ) [ 000000000]
write_ln703           (write            ) [ 000000000]
write_ln703           (write            ) [ 000000000]
empty_40              (specregionend    ) [ 000000000]
br_ln0                (br               ) [ 000000000]
empty_36              (specregionend    ) [ 000000000]
br_ln324              (br               ) [ 001111111]
empty_35              (specregionend    ) [ 000000000]
br_ln320              (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imag_1_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_1_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imag_1_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imagSrc_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSrc_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imagSrc_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSrc_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imagSrc_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imagSrc_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mask2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_axi0_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_axi0_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_axi0_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_axi0_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_axi0_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_axi0_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_axi0_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_OC_data_stre_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_OC_data_stre_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="sof_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_10_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="imag0_0_data_stream_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag0_0_data_stream_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="imag0_0_data_stream_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag0_0_data_stream_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="imag0_0_data_stream_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag0_0_data_stream_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_19_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="5"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_20_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="5"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_21_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="5"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_17_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_18_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_13_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/7 write_ln703/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/7 write_ln703/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/7 write_ln703/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mask2_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="17" slack="0"/>
<pin id="219" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask2_addr/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask2_load/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="t_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="1"/>
<pin id="230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="t_V_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="k_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="21" slack="1"/>
<pin id="242" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="k_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="21" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="t_V_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="t_V_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="op2_assign_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="21" slack="2147483647"/>
<pin id="265" dir="1" index="1" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="op2_assign_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="21" slack="2"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="21" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_AXIvideo2Mat2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="0" index="3" bw="3" slack="0"/>
<pin id="278" dir="0" index="4" bw="1" slack="0"/>
<pin id="279" dir="0" index="5" bw="1" slack="0"/>
<pin id="280" dir="0" index="6" bw="1" slack="0"/>
<pin id="281" dir="0" index="7" bw="1" slack="0"/>
<pin id="282" dir="0" index="8" bw="8" slack="1"/>
<pin id="283" dir="0" index="9" bw="8" slack="1"/>
<pin id="284" dir="0" index="10" bw="8" slack="1"/>
<pin id="285" dir="0" index="11" bw="11" slack="0"/>
<pin id="286" dir="0" index="12" bw="1" slack="0"/>
<pin id="287" dir="1" index="13" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sof/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln887_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln887_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sof_1_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln322_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="2"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="k_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="21" slack="1"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln887_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="lshr_ln_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="0"/>
<pin id="344" dir="0" index="1" bw="21" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln330_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln330_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="21" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln330/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln324_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="21" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="1"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln330_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330_1/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln330_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln330/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln330_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln330_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln334_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln334/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln334_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln334/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln334_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln334/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln333_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="5"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln333_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="5"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln333_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="5"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="ms_val_2_0116_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="6"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ms_val_2_0116_load/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_9_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="6"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_9_load/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_10_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="6"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_10_load/7 "/>
</bind>
</comp>

<comp id="441" class="1005" name="sof_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="5"/>
<pin id="449" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_9_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="5"/>
<pin id="455" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_10_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="5"/>
<pin id="461" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="465" class="1005" name="imag0_0_data_stream_s_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imag0_0_data_stream_s "/>
</bind>
</comp>

<comp id="471" class="1005" name="imag0_0_data_stream_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imag0_0_data_stream_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="imag0_0_data_stream_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imag0_0_data_stream_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_V_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln887_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="sof_1_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_1_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="k_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="21" slack="1"/>
<pin id="502" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="505" class="1005" name="icmp_ln887_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="3"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="j_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="0"/>
<pin id="511" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="mask2_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="1"/>
<pin id="516" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mask2_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="trunc_ln330_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln330 "/>
</bind>
</comp>

<comp id="524" class="1005" name="add_ln324_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="21" slack="0"/>
<pin id="526" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln324 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln330_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="533" class="1005" name="icmp_ln334_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="2"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln334 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="116" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="116" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="116" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="116" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="116" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="116" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="128" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="128" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="128" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="173" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="213"><net_src comp="179" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="214"><net_src comp="185" pin="2"/><net_sink comp="205" pin=2"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="102" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="272"><net_src comp="240" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="288"><net_src comp="88" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="273" pin=5"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="273" pin=6"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="273" pin=7"/></net>

<net id="296"><net_src comp="232" pin="4"/><net_sink comp="273" pin=11"/></net>

<net id="301"><net_src comp="232" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="72" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="232" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="232" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="86" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="273" pin=12"/></net>

<net id="323"><net_src comp="273" pin="13"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="240" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="90" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="256" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="92" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="256" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="78" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="96" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="266" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="98" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="100" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="342" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="360"><net_src comp="266" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="266" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="104" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="106" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="108" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="110" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="222" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="374" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="222" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="158" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="163" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="168" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="444"><net_src comp="130" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="450"><net_src comp="134" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="456"><net_src comp="138" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="462"><net_src comp="142" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="468"><net_src comp="146" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="273" pin=8"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="474"><net_src comp="150" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="273" pin=9"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="480"><net_src comp="154" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="273" pin=10"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="489"><net_src comp="303" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="494"><net_src comp="309" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="315" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="273" pin=12"/></net>

<net id="503"><net_src comp="324" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="508"><net_src comp="330" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="336" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="517"><net_src comp="215" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="522"><net_src comp="357" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="527"><net_src comp="361" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="532"><net_src comp="390" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="408" pin="2"/><net_sink comp="533" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imag_1_data_stream_0_V | {7 }
	Port: imag_1_data_stream_1_V | {7 }
	Port: imag_1_data_stream_2_V | {7 }
 - Input state : 
	Port: Loop_loop_height_pro : imagSrc_data_stream_0_V | {7 }
	Port: Loop_loop_height_pro : imagSrc_data_stream_1_V | {7 }
	Port: Loop_loop_height_pro : imagSrc_data_stream_2_V | {7 }
	Port: Loop_loop_height_pro : mask2 | {4 5 }
	Port: Loop_loop_height_pro : src_axi0_V_data_V | {2 3 }
	Port: Loop_loop_height_pro : src_axi0_V_keep_V | {2 3 }
	Port: Loop_loop_height_pro : src_axi0_V_strb_V | {2 3 }
	Port: Loop_loop_height_pro : src_axi0_V_user_V | {2 3 }
	Port: Loop_loop_height_pro : src_axi0_V_last_V | {2 3 }
	Port: Loop_loop_height_pro : src_axi0_V_id_V | {2 3 }
	Port: Loop_loop_height_pro : src_axi0_V_dest_V | {2 3 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_33 : 1
		specinterface_ln0 : 1
		empty_34 : 1
		specinterface_ln0 : 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln320 : 2
		icmp_ln887_1 : 1
		br_ln322 : 2
		sof : 1
	State 3
		store_ln322 : 1
	State 4
		icmp_ln887_2 : 1
		j_V : 1
		br_ln324 : 2
		lshr_ln : 1
		zext_ln330 : 2
		mask2_addr : 3
		mask2_load : 4
		trunc_ln330 : 1
		add_ln324 : 1
	State 5
		zext_ln330_1 : 1
		shl_ln330 : 2
		and_ln330 : 3
		icmp_ln330 : 3
		br_ln330 : 4
		shl_ln334 : 2
		and_ln334 : 3
		icmp_ln334 : 3
	State 6
		empty_39 : 1
	State 7
		empty_38 : 1
		write_ln703 : 1
		write_ln703 : 1
		write_ln703 : 1
		empty_37 : 1
		empty_40 : 1
		empty_36 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_AXIvideo2Mat2_fu_273 |  0.872  |   105   |    54   |
|----------|--------------------------|---------|---------|---------|
|          |        i_V_fu_303        |    0    |    0    |    18   |
|    add   |         k_fu_324         |    0    |    0    |    28   |
|          |        j_V_fu_336        |    0    |    0    |    18   |
|          |     add_ln324_fu_361     |    0    |    0    |    28   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln887_fu_297    |    0    |    0    |    13   |
|          |    icmp_ln887_1_fu_309   |    0    |    0    |    13   |
|   icmp   |    icmp_ln887_2_fu_330   |    0    |    0    |    13   |
|          |     icmp_ln330_fu_390    |    0    |    0    |    18   |
|          |     icmp_ln334_fu_408    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln330_fu_384     |    0    |    0    |    32   |
|          |     and_ln334_fu_402     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln330_fu_378     |    0    |    0    |    12   |
|          |     shl_ln334_fu_396     |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_19_read_fu_158    |    0    |    0    |    0    |
|          |    tmp_20_read_fu_163    |    0    |    0    |    0    |
|   read   |    tmp_21_read_fu_168    |    0    |    0    |    0    |
|          |    tmp_17_read_fu_173    |    0    |    0    |    0    |
|          |    tmp_18_read_fu_179    |    0    |    0    |    0    |
|          |    tmp_13_read_fu_185    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     grp_write_fu_191     |    0    |    0    |    0    |
|   write  |     grp_write_fu_198     |    0    |    0    |    0    |
|          |     grp_write_fu_205     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      lshr_ln_fu_342      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln330_fu_352    |    0    |    0    |    0    |
|          |    zext_ln330_1_fu_374   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln330_fu_357    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_367      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  0.872  |   105   |   309   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln324_reg_524      |   21   |
|         i_V_reg_486         |   11   |
|      icmp_ln330_reg_529     |    1   |
|      icmp_ln334_reg_533     |    1   |
|     icmp_ln887_1_reg_491    |    1   |
|     icmp_ln887_2_reg_505    |    1   |
|imag0_0_data_stream_1_reg_471|    8   |
|imag0_0_data_stream_2_reg_477|    8   |
|imag0_0_data_stream_s_reg_465|    8   |
|         j_V_reg_509         |   11   |
|         k_0_reg_240         |   21   |
|          k_reg_500          |   21   |
|      mask2_addr_reg_514     |   17   |
|      op2_assign_reg_263     |   21   |
|      sof_1_load_reg_495     |    1   |
|        sof_1_reg_441        |    1   |
|        t_V_1_reg_252        |   11   |
|         t_V_reg_228         |   11   |
|        tmp_10_reg_459       |    8   |
|        tmp_9_reg_453        |    8   |
|         tmp_reg_447         |    8   |
|     trunc_ln330_reg_519     |    4   |
+-----------------------------+--------+
|            Total            |   203  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_191     |  p2  |   2  |   8  |   16   ||    9    |
|     grp_write_fu_198     |  p2  |   2  |   8  |   16   ||    9    |
|     grp_write_fu_205     |  p2  |   2  |   8  |   16   ||    9    |
|     grp_access_fu_222    |  p0  |   2  |  17  |   34   ||    9    |
|        t_V_reg_228       |  p0  |   2  |  11  |   22   ||    9    |
|        k_0_reg_240       |  p0  |   2  |  21  |   42   ||    9    |
| grp_AXIvideo2Mat2_fu_273 |  p12 |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   148  ||  6.104  ||    63   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   105  |   309  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   63   |
|  Register |    -   |   203  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   308  |   372  |
+-----------+--------+--------+--------+
