{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683376334668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376334668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:14 2023 " "Processing started: Sat May 06 18:02:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376334668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376334668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE309_Pipeline -c EE309_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376334668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683376334903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683376334903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-beh " "Found design unit 1: converter-beh" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1-beh " "Found design unit 1: adder1-beh" {  } { { "adder1.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adder1.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-beh " "Found design unit 1: SE10-beh" {  } { { "SE10.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-beh " "Found design unit 1: SE7-beh" {  } { { "SE7.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-beh " "Found design unit 1: imem-beh" {  } { { "imem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-beh " "Found design unit 1: dmem-beh" {  } { { "dmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/dmem.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/dmem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiles.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfiles.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfiles-beh " "Found design unit 1: registerfiles-beh" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfiles " "Found entity 1: registerfiles" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-beh " "Found design unit 1: pc-beh" {  } { { "pc.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ifid.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifid-beh " "Found design unit 1: ifid-beh" {  } { { "ifid.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifid " "Found entity 1: ifid" {  } { { "ifid.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idrr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file idrr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idrr-beh " "Found design unit 1: idrr-beh" {  } { { "idrr.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 idrr " "Found entity 1: idrr" {  } { { "idrr.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rrex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rrex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rrex-beh " "Found design unit 1: rrex-beh" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 rrex " "Found entity 1: rrex" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmem-beh " "Found design unit 1: exmem-beh" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 exmem " "Found entity 1: exmem" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memwb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memwb-beh " "Found design unit 1: memwb-beh" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""} { "Info" "ISGN_ENTITY_NAME" "1 memwb " "Found entity 1: memwb" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-beh " "Found design unit 1: alu2-beh" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contorller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file contorller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-beh " "Found design unit 1: controller-beh" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cz-beh " "Found design unit 1: cz-beh" {  } { { "cz.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""} { "Info" "ISGN_ENTITY_NAME" "1 cz " "Found entity 1: cz" {  } { { "cz.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complimentor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file complimentor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complimentor-beh " "Found design unit 1: complimentor-beh" {  } { { "complimentor.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/complimentor.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""} { "Info" "ISGN_ENTITY_NAME" "1 complimentor " "Found entity 1: complimentor" {  } { { "complimentor.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/complimentor.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376340916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:add_instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "converterout datapath.vhdl(248) " "Verilog HDL or VHDL warning at datapath.vhdl(248): object \"converterout\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:add_instance\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"datapath:add_instance\|pc:pc1\"" {  } { { "datapath.vhdl" "pc1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc1 pc.vhdl(55) " "VHDL Process Statement warning at pc.vhdl(55): signal \"pc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem datapath:add_instance\|imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"datapath:add_instance\|imem:imem1\"" {  } { { "datapath.vhdl" "imem1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 datapath:add_instance\|adder1:adder11 " "Elaborating entity \"adder1\" for hierarchy \"datapath:add_instance\|adder1:adder11\"" {  } { { "datapath.vhdl" "adder11" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "disp adder1.vhdl(19) " "VHDL Signal Declaration warning at adder1.vhdl(19): used explicit default value for signal \"disp\" because signal was never assigned a value" {  } { { "adder1.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|adder1:adder11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "disp adder1.vhdl(48) " "VHDL Process Statement warning at adder1.vhdl(48): signal \"disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder1.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|adder1:adder11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter datapath:add_instance\|converter:converter1 " "Elaborating entity \"converter\" for hierarchy \"datapath:add_instance\|converter:converter1\"" {  } { { "datapath.vhdl" "converter1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst11 converter.vhdl(151) " "VHDL Process Statement warning at converter.vhdl(151): signal \"inst11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check11 converter.vhdl(152) " "VHDL Process Statement warning at converter.vhdl(152): signal \"check11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter converter.vhdl(153) " "VHDL Process Statement warning at converter.vhdl(153): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm converter.vhdl(154) " "VHDL Process Statement warning at converter.vhdl(154): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|converter:converter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr converter.vhdl(155) " "VHDL Process Statement warning at converter.vhdl(155): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "converter.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|converter:converter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifid datapath:add_instance\|ifid:ifid1 " "Elaborating entity \"ifid\" for hierarchy \"datapath:add_instance\|ifid:ifid1\"" {  } { { "datapath.vhdl" "ifid1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg ifid.vhdl(62) " "VHDL Process Statement warning at ifid.vhdl(62): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ifid.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|ifid:ifid1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 datapath:add_instance\|SE7:se71 " "Elaborating entity \"SE7\" for hierarchy \"datapath:add_instance\|SE7:se71\"" {  } { { "datapath.vhdl" "se71" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones SE7.vhd(14) " "VHDL Signal Declaration warning at SE7.vhd(14): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "SE7.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|SE7:se71"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones SE7.vhd(27) " "VHDL Process Statement warning at SE7.vhd(27): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SE7.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|SE7:se71"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 datapath:add_instance\|SE10:se101 " "Elaborating entity \"SE10\" for hierarchy \"datapath:add_instance\|SE10:se101\"" {  } { { "datapath.vhdl" "se101" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones SE10.vhd(14) " "VHDL Signal Declaration warning at SE10.vhd(14): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "SE10.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|SE10:se101"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones SE10.vhd(27) " "VHDL Process Statement warning at SE10.vhd(27): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SE10.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 "|DUT|datapath:add_instance|SE10:se101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idrr datapath:add_instance\|idrr:idrr1 " "Elaborating entity \"idrr\" for hierarchy \"datapath:add_instance\|idrr:idrr1\"" {  } { { "datapath.vhdl" "idrr1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg idrr.vhdl(57) " "VHDL Process Statement warning at idrr.vhdl(57): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idrr.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|idrr:idrr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfiles datapath:add_instance\|registerfiles:registerfiles1 " "Elaborating entity \"registerfiles\" for hierarchy \"datapath:add_instance\|registerfiles:registerfiles1\"" {  } { { "datapath.vhdl" "registerfiles1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegisterF registerfiles.vhdl(59) " "VHDL Process Statement warning at registerfiles.vhdl(59): inferring latch(es) for signal or variable \"RegisterF\", which holds its previous value in one or more paths through the process" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[1\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[1\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[2\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[2\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[3\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[3\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[4\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[4\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[5\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[5\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[6\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[6\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[0\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[0\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[1\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[1\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[2\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[2\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[3\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[3\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[4\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[4\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[5\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[5\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[6\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[6\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[7\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[7\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[8\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[8\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[9\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[9\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[10\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[10\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[11\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[11\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[12\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[12\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[13\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[13\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[14\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[14\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegisterF\[7\]\[15\] registerfiles.vhdl(59) " "Inferred latch for \"RegisterF\[7\]\[15\]\" at registerfiles.vhdl(59)" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|registerfiles:registerfiles1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rrex datapath:add_instance\|rrex:rrex1 " "Elaborating entity \"rrex\" for hierarchy \"datapath:add_instance\|rrex:rrex1\"" {  } { { "datapath.vhdl" "rrex1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg rrex.vhdl(76) " "VHDL Process Statement warning at rrex.vhdl(76): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|rrex:rrex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 datapath:add_instance\|alu2:alu21 " "Elaborating entity \"alu2\" for hierarchy \"datapath:add_instance\|alu2:alu21\"" {  } { { "datapath.vhdl" "alu21" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dis alu2.vhd(135) " "VHDL Process Statement warning at alu2.vhd(135): signal \"dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dis0 alu2.vhd(135) " "VHDL Process Statement warning at alu2.vhd(135): signal \"dis0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu2.vhd(145) " "VHDL Process Statement warning at alu2.vhd(145): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu2.vhd(146) " "VHDL Process Statement warning at alu2.vhd(146): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu2.vhd(147) " "VHDL Process Statement warning at alu2.vhd(147): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2c1 alu2.vhd(131) " "VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable \"alu2c1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry1 alu2.vhd(131) " "VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable \"carry1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero1 alu2.vhd(131) " "VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable \"zero1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero1 alu2.vhd(131) " "Inferred latch for \"zero1\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry1 alu2.vhd(131) " "Inferred latch for \"carry1\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[0\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[0\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[1\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[1\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[2\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[2\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[3\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[3\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[4\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[4\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[5\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[5\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[6\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[6\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[7\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[7\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[8\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[8\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[9\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[9\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[10\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[10\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[11\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[11\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[12\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[12\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[13\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[13\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[14\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[14\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2c1\[15\] alu2.vhd(131) " "Inferred latch for \"alu2c1\[15\]\" at alu2.vhd(131)" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|alu2:alu21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller datapath:add_instance\|controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"datapath:add_instance\|controller:controller1\"" {  } { { "datapath.vhdl" "controller1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(116) " "VHDL Process Statement warning at contorller.vhdl(116): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(117) " "VHDL Process Statement warning at contorller.vhdl(117): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr11 contorller.vhdl(129) " "VHDL Process Statement warning at contorller.vhdl(129): signal \"wr11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr21 contorller.vhdl(130) " "VHDL Process Statement warning at contorller.vhdl(130): signal \"wr21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr11 contorller.vhdl(135) " "VHDL Process Statement warning at contorller.vhdl(135): signal \"wr11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr21 contorller.vhdl(136) " "VHDL Process Statement warning at contorller.vhdl(136): signal \"wr21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr11 contorller.vhdl(154) " "VHDL Process Statement warning at contorller.vhdl(154): signal \"wr11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr21 contorller.vhdl(155) " "VHDL Process Statement warning at contorller.vhdl(155): signal \"wr21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr11 contorller.vhdl(160) " "VHDL Process Statement warning at contorller.vhdl(160): signal \"wr11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr21 contorller.vhdl(161) " "VHDL Process Statement warning at contorller.vhdl(161): signal \"wr21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(169) " "VHDL Process Statement warning at contorller.vhdl(169): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(170) " "VHDL Process Statement warning at contorller.vhdl(170): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(171) " "VHDL Process Statement warning at contorller.vhdl(171): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(172) " "VHDL Process Statement warning at contorller.vhdl(172): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(177) " "VHDL Process Statement warning at contorller.vhdl(177): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(178) " "VHDL Process Statement warning at contorller.vhdl(178): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(179) " "VHDL Process Statement warning at contorller.vhdl(179): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(180) " "VHDL Process Statement warning at contorller.vhdl(180): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(206) " "VHDL Process Statement warning at contorller.vhdl(206): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(207) " "VHDL Process Statement warning at contorller.vhdl(207): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(213) " "VHDL Process Statement warning at contorller.vhdl(213): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datadep1 contorller.vhdl(214) " "VHDL Process Statement warning at contorller.vhdl(214): signal \"datadep1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contorller.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|controller:controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exmem datapath:add_instance\|exmem:exmem1 " "Elaborating entity \"exmem\" for hierarchy \"datapath:add_instance\|exmem:exmem1\"" {  } { { "datapath.vhdl" "exmem1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg exmem.vhdl(57) " "VHDL Process Statement warning at exmem.vhdl(57): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|exmem:exmem1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg exmem.vhdl(29) " "VHDL Process Statement warning at exmem.vhdl(29): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|exmem:exmem1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[42\] exmem.vhdl(29) " "Inferred latch for \"reg\[42\]\" at exmem.vhdl(29)" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|exmem:exmem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem datapath:add_instance\|dmem:dmem1 " "Elaborating entity \"dmem\" for hierarchy \"datapath:add_instance\|dmem:dmem1\"" {  } { { "datapath.vhdl" "dmem1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memwb datapath:add_instance\|memwb:memwb1 " "Elaborating entity \"memwb\" for hierarchy \"datapath:add_instance\|memwb:memwb1\"" {  } { { "datapath.vhdl" "memwb1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg memwb.vhdl(48) " "VHDL Process Statement warning at memwb.vhdl(48): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|memwb:memwb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cz datapath:add_instance\|cz:cz1 " "Elaborating entity \"cz\" for hierarchy \"datapath:add_instance\|cz:cz1\"" {  } { { "datapath.vhdl" "cz1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst cz.vhdl(32) " "VHDL Process Statement warning at cz.vhdl(32): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cz.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|cz:cz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 cz.vhdl(46) " "VHDL Process Statement warning at cz.vhdl(46): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cz.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|cz:cz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero1 cz.vhdl(47) " "VHDL Process Statement warning at cz.vhdl(47): signal \"zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cz.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 "|DUT|datapath:add_instance|cz:cz1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complimentor datapath:add_instance\|complimentor:complimentor1 " "Elaborating entity \"complimentor\" for hierarchy \"datapath:add_instance\|complimentor:complimentor1\"" {  } { { "datapath.vhdl" "complimentor1" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376340979 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "datapath:add_instance\|imem:imem1\|instr " "RAM logic \"datapath:add_instance\|imem:imem1\|instr\" is uninferred because MIF is not supported for the selected family" {  } { { "imem.vhdl" "instr" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1683376341276 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683376341276 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:add_instance\|dmem:dmem1\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:add_instance\|dmem:dmem1\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:add_instance\|ifid:ifid1\|reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:add_instance\|ifid:ifid1\|reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683376341434 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341434 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683376341434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0 " "Elaborated megafunction instantiation \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376341512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0 " "Instantiated megafunction \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376341512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p1m " "Found entity 1: shift_taps_p1m" {  } { { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nj51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nj51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nj51 " "Found entity 1: altsyncram_nj51" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oed " "Found entity 1: add_sub_oed" {  } { { "db/add_sub_oed.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/add_sub_oed.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/cntr_s3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjg " "Found entity 1: cntr_fjg" {  } { { "db/cntr_fjg.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/cntr_fjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376341715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0 " "Instantiated megafunction \"datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376341715 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376341715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n371 " "Found entity 1: altsyncram_n371" {  } { { "db/altsyncram_n371.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_n371.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376341746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376341746 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a0 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a0\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 42 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a1 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a1\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 72 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a2 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a2\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 102 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a3 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a3\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 132 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a4 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a4\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 162 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a5 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a5\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 192 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a6 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a6\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 222 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a7 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a7\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 252 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a8 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 282 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a9 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 312 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a10 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 342 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a11 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 372 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a12 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 402 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a13 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 432 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a14 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 462 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a15 " "Synthesized away node \"datapath:add_instance\|ifid:ifid1\|altshift_taps:reg_rtl_0\|shift_taps_p1m:auto_generated\|altsyncram_nj51:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_nj51.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf" 492 2 0 } } { "db/shift_taps_p1m.tdf" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_p1m.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "datapath.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl" 261 0 0 } } { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376341762 "|DUT|datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_p1m:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683376341762 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683376341762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[0\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[1\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[2\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[3\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[4\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[5\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[6\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[7\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[8\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[9\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[10\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[11\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[12\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[13\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[14\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|alu2c1\[15\] " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|carry1 " "Latch datapath:add_instance\|alu2:alu21\|carry1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[56\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[56\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[0\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu2:alu21\|zero1 " "Latch datapath:add_instance\|alu2:alu21\|zero1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[75\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[75\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[1\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[2\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[3\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[4\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[5\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[6\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[7\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[8\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[9\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[10\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[11\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[12\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[13\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[14\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[15\] " "Latch datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376341919 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 36 -1 0 } } { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } } { "idrr.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl" 39 -1 0 } } { "ifid.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683376341919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[16\] GND " "Pin \"output_vector\[16\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[17\] GND " "Pin \"output_vector\[17\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[18\] GND " "Pin \"output_vector\[18\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[19\] GND " "Pin \"output_vector\[19\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[20\] GND " "Pin \"output_vector\[20\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[21\] GND " "Pin \"output_vector\[21\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[22\] GND " "Pin \"output_vector\[22\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[23\] GND " "Pin \"output_vector\[23\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[24\] GND " "Pin \"output_vector\[24\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[25\] GND " "Pin \"output_vector\[25\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[26\] GND " "Pin \"output_vector\[26\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[27\] GND " "Pin \"output_vector\[27\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[28\] GND " "Pin \"output_vector\[28\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[29\] GND " "Pin \"output_vector\[29\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[30\] GND " "Pin \"output_vector\[30\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[31\] GND " "Pin \"output_vector\[31\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[32\] GND " "Pin \"output_vector\[32\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[33\] GND " "Pin \"output_vector\[33\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[34\] GND " "Pin \"output_vector\[34\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[35\] GND " "Pin \"output_vector\[35\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[36\] GND " "Pin \"output_vector\[36\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[37\] GND " "Pin \"output_vector\[37\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[38\] GND " "Pin \"output_vector\[38\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[39\] GND " "Pin \"output_vector\[39\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[40\] GND " "Pin \"output_vector\[40\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[41\] GND " "Pin \"output_vector\[41\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[42\] GND " "Pin \"output_vector\[42\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[43\] GND " "Pin \"output_vector\[43\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[44\] GND " "Pin \"output_vector\[44\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[45\] GND " "Pin \"output_vector\[45\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[46\] GND " "Pin \"output_vector\[46\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[47\] GND " "Pin \"output_vector\[47\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[48\] GND " "Pin \"output_vector\[48\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376342154 "|DUT|output_vector[48]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683376342154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683376342201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683376343219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683376343344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376343344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1010 " "Implemented 1010 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683376343392 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683376343392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "943 " "Implemented 943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683376343392 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683376343392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683376343392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 366 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 366 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376343422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:23 2023 " "Processing ended: Sat May 06 18:02:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376343422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376343422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376343422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376343422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683376344395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376344395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:24 2023 " "Processing started: Sat May 06 18:02:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376344395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683376344395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683376344395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683376344458 ""}
{ "Info" "0" "" "Project  = EE309_Pipeline" {  } {  } 0 0 "Project  = EE309_Pipeline" 0 0 "Fitter" 0 0 1683376344458 ""}
{ "Info" "0" "" "Revision = EE309_Pipeline" {  } {  } 0 0 "Revision = EE309_Pipeline" 0 0 "Fitter" 0 0 1683376344458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683376344520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683376344520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EE309_Pipeline 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"EE309_Pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683376344520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683376344554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683376344554 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0\|altsyncram_n371:auto_generated\|ram_block1a0 " "Atom \"datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0\|altsyncram_n371:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1683376344583 "|DUT|datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_n371:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1683376344583 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683376344661 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683376344677 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683376344724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376344739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376344739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683376344739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683376344755 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683376344882 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "130 " "The Timing Analyzer is analyzing 130 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683376345257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EE309_Pipeline.sdc " "Synopsys Design Constraints File file not found: 'EE309_Pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683376345257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683376345273 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~2\|combout " "Node \"add_instance\|controller1\|wr11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~0\|datab " "Node \"add_instance\|controller1\|wr11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~0\|combout " "Node \"add_instance\|controller1\|wr11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~1\|datab " "Node \"add_instance\|controller1\|wr11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~1\|combout " "Node \"add_instance\|controller1\|wr11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~2\|datab " "Node \"add_instance\|controller1\|wr11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1683376345273 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~2\|combout " "Node \"add_instance\|controller1\|wr21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~1\|dataa " "Node \"add_instance\|controller1\|wr21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~1\|combout " "Node \"add_instance\|controller1\|wr21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~2\|datab " "Node \"add_instance\|controller1\|wr21~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376345273 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1683376345273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683376345273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683376345273 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683376345273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_vector\[1\]~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node input_vector\[1\]~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|rrex:rrex1\|reg\[17\] " "Destination node datapath:add_instance\|rrex:rrex1\|reg\[17\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|rrex:rrex1\|reg\[18\] " "Destination node datapath:add_instance\|rrex:rrex1\|reg\[18\]" {  } { { "rrex.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|exmem:exmem1\|reg\[16\] " "Destination node datapath:add_instance\|exmem:exmem1\|reg\[16\]" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|exmem:exmem1\|reg\[17\] " "Destination node datapath:add_instance\|exmem:exmem1\|reg\[17\]" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|exmem:exmem1\|reg\[18\] " "Destination node datapath:add_instance\|exmem:exmem1\|reg\[18\]" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|exmem:exmem1\|reg\[40\] " "Destination node datapath:add_instance\|exmem:exmem1\|reg\[40\]" {  } { { "exmem.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|memwb:memwb1\|reg\[0\] " "Destination node datapath:add_instance\|memwb:memwb1\|reg\[0\]" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|memwb:memwb1\|reg\[1\] " "Destination node datapath:add_instance\|memwb:memwb1\|reg\[1\]" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|memwb:memwb1\|reg\[2\] " "Destination node datapath:add_instance\|memwb:memwb1\|reg\[2\]" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|memwb:memwb1\|reg\[19\] " "Destination node datapath:add_instance\|memwb:memwb1\|reg\[19\]" {  } { { "memwb.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683376345335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|alu2:alu21\|alu2c1\[15\]~41  " "Automatically promoted node datapath:add_instance\|alu2:alu21\|alu2c1\[15\]~41 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|alu2:alu21\|carry1~1 " "Destination node datapath:add_instance\|alu2:alu21\|carry1~1" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|alu2:alu21\|zero1~20 " "Destination node datapath:add_instance\|alu2:alu21\|zero1~20" {  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "alu2.vhd" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[15\]~2  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[1\]\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[0\]~63  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[2\]\[0\]~63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[0\]~66  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[3\]\[0\]~66 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[0\]~57  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[4\]\[0\]~57 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[0\]~51  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[5\]\[0\]~51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[0\]~54  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[6\]\[0\]~54 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[0\]~60  " "Automatically promoted node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[7\]\[0\]~60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_vector\[0\]~input (placed in PIN 57 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node input_vector\[0\]~input (placed in PIN 57 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|Mux31~0 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|Mux31~0" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[0\]~33 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[0\]~33" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[1\]~34 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[1\]~34" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|Mux30~0 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|Mux30~0" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|Mux29~0 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|Mux29~0" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[2\]~35 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[2\]~35" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|Mux28~0 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|Mux28~0" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[3\]~36 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[3\]~36" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|Mux27~0 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|Mux27~0" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[4\]~37 " "Destination node datapath:add_instance\|registerfiles:registerfiles1\|RegisterF\[0\]\[4\]~37" {  } { { "registerfiles.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683376345335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683376345335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683376345335 ""}  } { { "DUT.vhdl" "" { Text "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683376345335 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683376345680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683376345680 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683376345680 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 0 49 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 0 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683376345696 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683376345696 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683376345696 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 17 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376345696 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683376345696 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683376345696 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376345743 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683376345743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683376346434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376346591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683376346607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683376348973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376348973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683376349444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.7% " "1e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1683376350431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X12_Y12 X23_Y23 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y12 to location X23_Y23" {  } { { "loc" "" { Generic "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y12 to location X23_Y23"} { { 12 { 0 ""} 12 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683376350759 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683376350759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683376355393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683376355393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376355393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.85 " "Total time spent on timing analysis during the Fitter is 0.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683376355596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683376355596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683376356192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683376356192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683376356914 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376357367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/output_files/EE309_Pipeline.fit.smsg " "Generated suppressed messages file D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/output_files/EE309_Pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683376357555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5613 " "Peak virtual memory: 5613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376357948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:37 2023 " "Processing ended: Sat May 06 18:02:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376357948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376357948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376357948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683376357948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683376358811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376358811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:38 2023 " "Processing started: Sat May 06 18:02:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376358811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683376358811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683376358811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683376358998 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683376359687 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683376359734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376360172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:40 2023 " "Processing ended: Sat May 06 18:02:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376360172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376360172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376360172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683376360172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683376360985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376360985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:40 2023 " "Processing started: Sat May 06 18:02:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376360985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1683376360985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline " "Command: quartus_pow --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1683376360985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1683376361179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683376361179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683376361179 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "130 " "The Timing Analyzer is analyzing 130 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1683376361472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EE309_Pipeline.sdc " "Synopsys Design Constraints File file not found: 'EE309_Pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1683376361487 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~2\|combout " "Node \"add_instance\|controller1\|wr11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~0\|datad " "Node \"add_instance\|controller1\|wr11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~0\|combout " "Node \"add_instance\|controller1\|wr11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~1\|datad " "Node \"add_instance\|controller1\|wr11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~1\|combout " "Node \"add_instance\|controller1\|wr11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~2\|datab " "Node \"add_instance\|controller1\|wr11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1683376361487 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~2\|combout " "Node \"add_instance\|controller1\|wr21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~1\|dataa " "Node \"add_instance\|controller1\|wr21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~1\|combout " "Node \"add_instance\|controller1\|wr21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~2\|datab " "Node \"add_instance\|controller1\|wr21~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376361487 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1683376361487 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_vector\[1\] " "Node: input_vector\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0\|altsyncram_n371:auto_generated\|ram_block1a0~porta_datain_reg0 input_vector\[1\] " "Register datapath:add_instance\|dmem:dmem1\|altsyncram:data_rtl_0\|altsyncram_n371:auto_generated\|ram_block1a0~porta_datain_reg0 is being clocked by input_vector\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683376361487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1683376361487 "|DUT|input_vector[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "datapath:add_instance\|cz:cz1\|carry1 " "Node: datapath:add_instance\|cz:cz1\|carry1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[0\] datapath:add_instance\|cz:cz1\|carry1 " "Latch datapath:add_instance\|alu2:alu21\|alu2c1\[0\] is being clocked by datapath:add_instance\|cz:cz1\|carry1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683376361487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1683376361487 "|DUT|datapath:add_instance|cz:cz1|carry1"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1683376361487 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683376361503 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1683376361503 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683376361503 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1683376361629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1683376361661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1683376362412 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683376362928 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "230.05 mW " "Total thermal power estimate for the design is 230.05 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683376362975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376363132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:43 2023 " "Processing ended: Sat May 06 18:02:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376363132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376363132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376363132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1683376363132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1683376364101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376364101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:43 2023 " "Processing started: Sat May 06 18:02:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376364101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683376364101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EE309_Pipeline -c EE309_Pipeline " "Command: quartus_sta EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683376364101 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683376364163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683376364274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683376364274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376364289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376364289 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "130 " "The Timing Analyzer is analyzing 130 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1683376364430 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EE309_Pipeline.sdc " "Synopsys Design Constraints File file not found: 'EE309_Pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\] " "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|cz:cz1\|carry1 datapath:add_instance\|cz:cz1\|carry1 " "create_clock -period 1.000 -name datapath:add_instance\|cz:cz1\|carry1 datapath:add_instance\|cz:cz1\|carry1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683376364461 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~2\|combout " "Node \"add_instance\|controller1\|wr11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~0\|datad " "Node \"add_instance\|controller1\|wr11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~0\|combout " "Node \"add_instance\|controller1\|wr11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~1\|datad " "Node \"add_instance\|controller1\|wr11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~1\|combout " "Node \"add_instance\|controller1\|wr11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr11~2\|datab " "Node \"add_instance\|controller1\|wr11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~2\|combout " "Node \"add_instance\|controller1\|wr21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~1\|dataa " "Node \"add_instance\|controller1\|wr21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~1\|combout " "Node \"add_instance\|controller1\|wr21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|controller1\|wr21~2\|datab " "Node \"add_instance\|controller1\|wr21~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376364461 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376364461 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683376364461 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683376364461 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683376364477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683376364477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.686 " "Worst-case setup slack is -11.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.686           -1042.216 datapath:add_instance\|cz:cz1\|carry1  " "  -11.686           -1042.216 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.696            -776.536 input_vector\[1\]  " "   -7.696            -776.536 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376364477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 datapath:add_instance\|cz:cz1\|carry1  " "   -0.005              -0.005 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 input_vector\[1\]  " "    0.187               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376364493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376364493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376364493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -296.306 input_vector\[1\]  " "   -3.901            -296.306 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 datapath:add_instance\|cz:cz1\|carry1  " "   -0.006              -0.006 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376364493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376364493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683376364508 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376364508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683376364508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683376364524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683376365276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376365354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683376365370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.128 " "Worst-case setup slack is -11.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.128           -1023.050 datapath:add_instance\|cz:cz1\|carry1  " "  -11.128           -1023.050 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.163            -720.923 input_vector\[1\]  " "   -7.163            -720.923 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376365370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 datapath:add_instance\|cz:cz1\|carry1  " "    0.015               0.000 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 input_vector\[1\]  " "    0.213               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376365370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376365386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376365386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -296.320 input_vector\[1\]  " "   -3.901            -296.320 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455             -59.773 datapath:add_instance\|cz:cz1\|carry1  " "   -0.455             -59.773 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376365386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683376365386 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376365386 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683376365402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376365527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683376365527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.166 " "Worst-case setup slack is -4.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.166            -352.916 datapath:add_instance\|cz:cz1\|carry1  " "   -4.166            -352.916 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.374            -205.536 input_vector\[1\]  " "   -2.374            -205.536 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376365527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.282 " "Worst-case hold slack is -0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -0.559 datapath:add_instance\|cz:cz1\|carry1  " "   -0.282              -0.559 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 input_vector\[1\]  " "    0.014               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376365543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376365543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376365543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -211.207 input_vector\[1\]  " "   -3.000            -211.207 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 datapath:add_instance\|cz:cz1\|carry1  " "    0.128               0.000 datapath:add_instance\|cz:cz1\|carry1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683376365543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376365543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683376365558 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683376365558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683376366215 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683376366215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376366263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:46 2023 " "Processing ended: Sat May 06 18:02:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376366263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376366263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376366263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683376366263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683376367389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376367389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:47 2023 " "Processing started: Sat May 06 18:02:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376367389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376367389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EE309_Pipeline -c EE309_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376367389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683376367641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE309_Pipeline.vho D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/simulation/modelsim/ simulation " "Generated file EE309_Pipeline.vho in folder \"D:/study/4th_sem/ee_309/EE309_project/Quartus_code_and_simulation/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683376367781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376367797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:47 2023 " "Processing ended: Sat May 06 18:02:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376367797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376367797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376367797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376367797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1683376368626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376368626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:48 2023 " "Processing started: Sat May 06 18:02:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376368626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376368626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp EE309_Pipeline -c EE309_Pipeline --netlist_type=sgate " "Command: quartus_npp EE309_Pipeline -c EE309_Pipeline --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376368626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683376368751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376368813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:48 2023 " "Processing ended: Sat May 06 18:02:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376368813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376368813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376368813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376368813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376369594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376369594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:49 2023 " "Processing started: Sat May 06 18:02:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376369594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376369594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp EE309_Pipeline -c EE309_Pipeline --netlist_type=atom_map " "Command: quartus_npp EE309_Pipeline -c EE309_Pipeline --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376369594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683376369704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376369735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:49 2023 " "Processing ended: Sat May 06 18:02:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376369735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376369735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376369735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376369735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376370517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376370517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:02:50 2023 " "Processing started: Sat May 06 18:02:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376370517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376370517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp EE309_Pipeline -c EE309_Pipeline --netlist_type=atom_fit " "Command: quartus_npp EE309_Pipeline -c EE309_Pipeline --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376370517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683376370627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376370673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:02:50 2023 " "Processing ended: Sat May 06 18:02:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376370673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376370673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376370673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376370673 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 428 s " "Quartus Prime Full Compilation was successful. 0 errors, 428 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376371237 ""}
