Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6dab08c82698490ebc5458a817e49974 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.SRA_SHF
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(A_INPUT="CASCADE",BCASCR...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,BCASCR...
Compiling module xil_defaultlib.signed_mul
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,A_INPU...
Compiling module xil_defaultlib.signed_mulh
Compiling module xil_defaultlib.unsigned_mulh
Compiling module xil_defaultlib.signed_unsigned_mulh
Compiling module xil_defaultlib.MUL
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Dividers
Compiling module xil_defaultlib.Divideru
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.DROM
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.seg_7
Compiling module xil_defaultlib.led_24
Compiling module xil_defaultlib.Input_sw
Compiling module xil_defaultlib.BPP
Compiling module xil_defaultlib.IPCP
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
