Warning (10268): Verilog HDL information at alu.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/alu.sv Line: 52
