Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:09:41 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.440ns (17.507%)  route 2.073ns (82.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.881     1.677    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.047     1.724 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27/O
                         net (fo=4, routed)           0.578     2.302    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27_n_0
    SLICE_X14Y158        LUT6 (Prop_lut6_I1_O)        0.134     2.436 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_12/O
                         net (fo=2, routed)           0.614     3.050    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[4]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.450ns (18.011%)  route 2.048ns (81.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.804     1.600    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.053     1.653 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28/O
                         net (fo=4, routed)           0.528     2.181    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I0_O)        0.138     2.319 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_15/O
                         net (fo=2, routed)           0.717     3.035    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[1]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.450ns (18.271%)  route 2.013ns (81.729%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.804     1.600    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.053     1.653 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28/O
                         net (fo=4, routed)           0.543     2.196    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I1_O)        0.138     2.334 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_13/O
                         net (fo=2, routed)           0.666     3.000    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[3]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.434ns (17.880%)  route 1.993ns (82.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[27]
                         net (fo=5, routed)           0.840     1.725    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_78
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19/O
                         net (fo=2, routed)           0.438     2.207    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I0_O)        0.043     2.250 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_6/O
                         net (fo=2, routed)           0.715     2.964    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[10]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[10])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.440ns (18.360%)  route 1.956ns (81.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.881     1.677    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.047     1.724 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27/O
                         net (fo=4, routed)           0.578     2.302    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_27_n_0
    SLICE_X14Y158        LUT6 (Prop_lut6_I1_O)        0.134     2.436 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_12/O
                         net (fo=2, routed)           0.497     2.933    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[4]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.434ns (18.767%)  route 1.879ns (81.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[29]
                         net (fo=7, routed)           0.668     1.553    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_76
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.596 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_29/O
                         net (fo=4, routed)           0.553     2.149    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_29_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I1_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_14/O
                         net (fo=2, routed)           0.658     2.850    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[2]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.442ns (20.019%)  route 1.766ns (79.981%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[27]
                         net (fo=5, routed)           0.840     1.725    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_78
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19/O
                         net (fo=2, routed)           0.438     2.207    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I2_O)        0.051     2.258 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_5/O
                         net (fo=2, routed)           0.487     2.745    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[11]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -1.252     9.223    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.450ns (19.761%)  route 1.827ns (80.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[27]/Q
                         net (fo=19, routed)          0.804     1.600    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[3]
    SLICE_X12Y158        LUT5 (Prop_lut5_I3_O)        0.053     1.653 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28/O
                         net (fo=4, routed)           0.528     2.181    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_28_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I0_O)        0.138     2.319 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_15/O
                         net (fo=2, routed)           0.496     2.814    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[1]
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y63          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.345ns (15.269%)  route 1.915ns (84.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y152        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/r_V_reg_911_pp0_iter8_reg_reg[26]/Q
                         net (fo=19, routed)          0.808     1.604    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/zext_ln1386_fu_740_p1[2]
    SLICE_X13Y157        LUT4 (Prop_lut4_I1_O)        0.043     1.647 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_23/O
                         net (fo=2, routed)           0.439     2.086    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_23_n_0
    SLICE_X13Y158        LUT6 (Prop_lut6_I0_O)        0.043     2.129 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_9/O
                         net (fo=2, routed)           0.667     2.797    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[7]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.442ns (20.468%)  route 1.718ns (79.532%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/ap_clk
    DSP48_X0Y62          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/P[27]
                         net (fo=5, routed)           0.840     1.725    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg_n_78
    SLICE_X12Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19/O
                         net (fo=2, routed)           0.438     2.207    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_19_n_0
    SLICE_X15Y158        LUT3 (Prop_lut3_I2_O)        0.051     2.258 r  bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/dout_i_5/O
                         net (fo=2, routed)           0.439     2.697    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/D[11]
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=216, unset)          0.510    10.510    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/ap_clk
    DSP48_X1Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -1.252     9.223    bd_0_i/hls_inst/inst/mul_17s_32ns_43_1_1_U2/dout__0
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  6.526    




