

================================================================
== Synthesis Summary Report of 'MNIST'
================================================================
+ General Information: 
    * Date:           Tue Jul 23 22:32:14 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        MNIST
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |                                     Modules                                     |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |           |             |             |     |
    |                                     & Loops                                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |+ MNIST*                                                                         |  Timing|  -0.03|     1735|  1.735e+04|         -|     1297|     -|  dataflow|  30 (10%)|  156 (12%)|  30761 (13%)|  28244 (24%)|    -|
    | + LoadWeights                                                                   |       -|   4.92|      438|  4.380e+03|         -|      438|     -|        no|         -|          -|    111 (~0%)|    712 (~0%)|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_138_1                                        |       -|   5.90|       11|    110.000|         -|       11|     -|        no|         -|          -|      6 (~0%)|     61 (~0%)|    -|
    |   o VITIS_LOOP_138_1                                                            |       -|   7.30|        9|     90.000|         1|        1|     9|       yes|         -|          -|            -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_144_2                                        |       -|   6.04|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     59 (~0%)|    -|
    |   o VITIS_LOOP_144_2                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_150_3                                        |       -|   5.28|       38|    380.000|         -|       38|     -|        no|         -|          -|      8 (~0%)|     63 (~0%)|    -|
    |   o VITIS_LOOP_150_3                                                            |       -|   7.30|       36|    360.000|         1|        1|    36|       yes|         -|          -|            -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_156_4                                        |       -|   4.92|       50|    500.000|         -|       50|     -|        no|         -|          -|     26 (~0%)|    156 (~0%)|    -|
    |   o VITIS_LOOP_156_4                                                            |       -|   7.30|       48|    480.000|         1|        1|    48|       yes|         -|          -|            -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_162_5                                        |       -|   5.77|      194|  1.940e+03|         -|      194|     -|        no|         -|          -|     10 (~0%)|     66 (~0%)|    -|
    |   o VITIS_LOOP_162_5                                                            |       -|   7.30|      192|  1.920e+03|         1|        1|   192|       yes|         -|          -|            -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_168_6                                        |       -|   4.92|      122|  1.220e+03|         -|      122|     -|        no|         -|          -|     31 (~0%)|    162 (~0%)|    -|
    |   o VITIS_LOOP_168_6                                                            |       -|   7.30|      120|  1.200e+03|         1|        1|   120|       yes|         -|          -|            -|            -|    -|
    | + LoadInput                                                                     |       -|   5.46|      786|  7.860e+03|         -|      786|     -|        no|         -|          -|     87 (~0%)|    137 (~0%)|    -|
    |  o VITIS_LOOP_181_1                                                             |       -|   7.30|      784|  7.840e+03|         2|        1|   784|       yes|         -|          -|            -|            -|    -|
    | + DepthwiseConv2d_28_10_1_3_s                                                   |       -|   0.28|     1296|  1.296e+04|         -|     1296|     -|        no|         -|    15 (1%)|    3002 (1%)|    3083 (2%)|    -|
    |  o py                                                                           |       -|   7.30|     1290|  1.290e+04|       129|        -|    10|        no|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_28_10_1_3_Pipeline_px                                       |       -|   0.28|       70|    700.000|         -|       70|     -|        no|         -|    15 (1%)|    2483 (1%)|    1798 (1%)|    -|
    |    o px                                                                         |      II|   7.30|       68|    680.000|        42|        3|    10|       yes|         -|          -|            -|            -|    -|
    | + PointwiseConv2d_10_1_4_s                                                      |       -|   0.28|      414|  4.140e+03|         -|      414|     -|        no|         -|    5 (~0%)|    828 (~0%)|    972 (~0%)|    -|
    |  + PointwiseConv2d_10_1_4_Pipeline_py_px                                        |       -|   0.28|      411|  4.110e+03|         -|      411|     -|        no|         -|    5 (~0%)|    694 (~0%)|    889 (~0%)|    -|
    |   o py_px                                                                       |      II|   7.30|      409|  4.090e+03|        14|        4|   100|       yes|         -|          -|            -|            -|    -|
    | + DepthwiseConv2d_10_4_4_3_s                                                    |  Timing|  -0.03|     1127|  1.127e+04|         -|     1127|     -|        no|   2 (~0%)|    15 (1%)|    6017 (2%)|    6542 (5%)|    -|
    |  o py                                                                           |       -|   7.30|     1108|  1.108e+04|       277|        -|     4|        no|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_5                           |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_2                           |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_22                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_23                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_24                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_25                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     80 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_26                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_27                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_28                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_29                          |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     81 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_210                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_50_2                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_511                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     50 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_512                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_513                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     50 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_514                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_515                         |       -|   5.27|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     58 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_516                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_517                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     50 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_518                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_519                         |       -|   5.28|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     59 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_520                         |       -|   5.48|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_521                         |       -|   5.28|        6|     60.000|         -|        6|     -|        no|         -|          -|      5 (~0%)|     59 (~0%)|    -|
    |    o VITIS_LOOP_60_5                                                            |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_7                           |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_722                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_723                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_724                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_725                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     80 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_726                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_727                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_728                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_729                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     81 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_730                         |       -|   4.22|        6|     60.000|         -|        6|     -|        no|         -|          -|      9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_69_7                                                            |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|         -|          -|            -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_px                                        |  Timing|  -0.03|       82|    820.000|         -|       82|     -|        no|         -|    15 (1%)|    4466 (1%)|    2717 (2%)|    -|
    |    o px                                                                         |      II|   7.30|       80|    800.000|        45|       12|     4|       yes|         -|          -|            -|            -|    -|
    | + PointwiseConv2d_4_4_12_s                                                      |       -|   0.28|      642|  6.420e+03|         -|      642|     -|        no|         -|    20 (1%)|    3393 (1%)|    3895 (3%)|    -|
    |  o py_px                                                                        |       -|   7.30|      640|  6.400e+03|        40|        -|    16|        no|         -|          -|            -|            -|    -|
    |   + PointwiseConv2d_4_4_12_Pipeline_ic                                          |       -|   0.28|       21|    210.000|         -|       21|     -|        no|         -|    20 (1%)|    2955 (1%)|    3150 (2%)|    -|
    |    o ic                                                                         |      II|   7.30|       19|    190.000|        11|        3|     4|       yes|         -|          -|            -|            -|    -|
    |   + PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2                             |       -|   2.23|       14|    140.000|         -|       14|     -|        no|         -|          -|     39 (~0%)|    198 (~0%)|    -|
    |    o VITIS_LOOP_25_2                                                            |       -|   7.30|       12|    120.000|         2|        1|    12|       yes|         -|          -|            -|            -|    -|
    | + DepthwiseConv2dFinal_4_1_12_4_s                                               |       -|   0.28|      280|  2.800e+03|         -|      280|     -|        no|   24 (8%)|    80 (6%)|    9071 (3%)|    6817 (5%)|    -|
    |  + DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2  |       -|   3.40|      194|  1.940e+03|         -|      194|     -|        no|         -|          -|     28 (~0%)|    228 (~0%)|    -|
    |   o ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2                                        |       -|   7.30|      192|  1.920e+03|         2|        1|   192|       yes|         -|          -|            -|            -|    -|
    |  + DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv                                  |       -|   0.28|       82|    820.000|         -|       82|     -|        no|         -|    80 (6%)|    9035 (3%)|    6273 (5%)|    -|
    |   o conv                                                                        |       -|   7.30|       80|    800.000|        70|        1|    12|       yes|         -|          -|            -|            -|    -|
    | + PointwiseConv2d_1_12_10_s                                                     |       -|   0.28|       65|    650.000|         -|       65|     -|        no|         -|    21 (1%)|    2603 (1%)|    4201 (3%)|    -|
    |  + PointwiseConv2d_1_12_10_Pipeline_ic                                          |       -|   0.28|       49|    490.000|         -|       49|     -|        no|         -|    21 (1%)|    2556 (1%)|    3954 (3%)|    -|
    |   o ic                                                                          |      II|   7.30|       47|    470.000|        15|        3|    12|       yes|         -|          -|            -|            -|    -|
    |  + PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2                             |       -|   2.23|       12|    120.000|         -|       12|     -|        no|         -|          -|     39 (~0%)|    187 (~0%)|    -|
    |   o VITIS_LOOP_25_2                                                             |       -|   7.30|       10|    100.000|         2|        1|    10|       yes|         -|          -|            -|            -|    -|
    | + Loop_VITIS_LOOP_226_1_proc6                                                   |       -|   5.46|       13|    130.000|         -|       13|     -|        no|         -|          -|     31 (~0%)|     94 (~0%)|    -|
    |  o VITIS_LOOP_226_1                                                             |       -|   7.30|       11|    110.000|         3|        1|    10|       yes|         -|          -|            -|            -|    -|
    +---------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| s_axi_CONTROL_BUS | 32         | 4             |
+-------------------+------------+---------------+

* S_AXILITE Registers
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| istrm     | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ostrm     | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| wstrm     | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| istrm    | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| wstrm    | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| ostrm    | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| istrm    | istrm        | interface |
| wstrm    | wstrm        | interface |
| ostrm    | ostrm        | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------+-----+--------+---------------+------+---------+---------+
| Name                                                                            | DSP | Pragma | Variable      | Op   | Impl    | Latency |
+---------------------------------------------------------------------------------+-----+--------+---------------+------+---------+---------+
| + MNIST                                                                         | 156 |        |               |      |         |         |
|   pix_keep_V_U                                                                  | -   |        | pix_keep_V    | fifo | srl     | 0       |
|   pix_strb_V_U                                                                  | -   |        | pix_strb_V    | fifo | srl     | 0       |
|   pix_user_V_U                                                                  | -   |        | pix_user_V    | fifo | srl     | 0       |
|   pix_id_V_U                                                                    | -   |        | pix_id_V      | fifo | srl     | 0       |
|   pix_dest_V_U                                                                  | -   |        | pix_dest_V    | fifo | srl     | 0       |
|  + LoadWeights                                                                  | 0   |        |               |      |         |         |
|   + LoadWeights_Pipeline_VITIS_LOOP_138_1                                       | 0   |        |               |      |         |         |
|     add_ln138_fu_101_p2                                                         | -   |        | add_ln138     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_144_2                                       | 0   |        |               |      |         |         |
|     add_ln144_fu_101_p2                                                         | -   |        | add_ln144     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_150_3                                       | 0   |        |               |      |         |         |
|     add_ln150_fu_101_p2                                                         | -   |        | add_ln150     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_156_4                                       | 0   |        |               |      |         |         |
|     add_ln156_fu_335_p2                                                         | -   |        | add_ln156     | add  | fabric  | 0       |
|     add_ln160_fu_368_p2                                                         | -   |        | add_ln160     | add  | fabric  | 0       |
|     add_ln156_1_fu_408_p2                                                       | -   |        | add_ln156_1   | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_162_5                                       | 0   |        |               |      |         |         |
|     add_ln162_fu_226_p2                                                         | -   |        | add_ln162     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_168_6                                       | 0   |        |               |      |         |         |
|     add_ln168_fu_301_p2                                                         | -   |        | add_ln168     | add  | fabric  | 0       |
|     add_ln172_fu_332_p2                                                         | -   |        | add_ln172     | add  | fabric  | 0       |
|     add_ln168_1_fu_370_p2                                                       | -   |        | add_ln168_1   | add  | fabric  | 0       |
|  + LoadInput                                                                    | 0   |        |               |      |         |         |
|    i_6_fu_119_p2                                                                | -   |        | i_6           | add  | fabric  | 0       |
|  + DepthwiseConv2d_28_10_1_3_s                                                  | 15  |        |               |      |         |         |
|    py_2_fu_690_p2                                                               | -   |        | py_2          | add  | fabric  | 0       |
|   + DepthwiseConv2d_28_10_1_3_Pipeline_px                                       | 15  |        |               |      |         |         |
|     add_ln75_fu_291_p2                                                          | -   |        | add_ln75      | add  | fabric  | 0       |
|     empty_149_fu_313_p2                                                         | -   |        | empty_149     | sub  | fabric  | 0       |
|     empty_150_fu_354_p2                                                         | -   |        | empty_150     | add  | fabric  | 0       |
|     empty_151_fu_369_p2                                                         | -   |        | empty_151     | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U145                                          | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U142                                         | 2   |        | out           | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U145                                          | 3   |        | mul213_s      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U142                                         | 2   |        | out_16        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U145                                          | 3   |        | mul213_3      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U142                                         | 2   |        | out_17        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U146                                          | 3   |        | mul213_1      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U143                                         | 2   |        | out_18        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U146                                          | 3   |        | mul213_1_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U143                                         | 2   |        | out_19        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U146                                          | 3   |        | mul213_1_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U143                                         | 2   |        | out_20        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U147                                          | 3   |        | mul213_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U144                                         | 2   |        | out_21        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U147                                          | 3   |        | mul213_2_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U144                                         | 2   |        | out_22        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U147                                          | 3   |        | mul213_2_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U144                                         | 2   |        | out_23        | fadd | fulldsp | 3       |
|  + PointwiseConv2d_10_1_4_s                                                     | 5   |        |               |      |         |         |
|   + PointwiseConv2d_10_1_4_Pipeline_py_px                                       | 5   |        |               |      |         |         |
|     add_ln9_fu_141_p2                                                           | -   |        | add_ln9       | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U169                                          | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U168                                         | 2   |        | out_buf       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U169                                          | 3   |        | mul24_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U168                                         | 2   |        | out_buf_26    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U169                                          | 3   |        | mul24_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U168                                         | 2   |        | out_buf_27    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U169                                          | 3   |        | mul24_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U168                                         | 2   |        | out_buf_28    | fadd | fulldsp | 3       |
|  + DepthwiseConv2d_10_4_4_3_s                                                   | 15  |        |               |      |         |         |
|    py_4_fu_912_p2                                                               | -   |        | py_4          | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_5                           | 0   |        |               |      |         |         |
|     add_ln60_fu_62_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_2                           | 0   |        |               |      |         |         |
|     add_ln50_fu_75_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_22                          | 0   |        |               |      |         |         |
|     add_ln50_fu_79_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_23                          | 0   |        |               |      |         |         |
|     add_ln50_fu_75_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_24                          | 0   |        |               |      |         |         |
|     add_ln50_fu_79_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_25                          | 0   |        |               |      |         |         |
|     add_ln50_fu_77_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|     add_ln51_fu_91_p2                                                           | -   |        | add_ln51      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_26                          | 0   |        |               |      |         |         |
|     add_ln50_fu_79_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_27                          | 0   |        |               |      |         |         |
|     add_ln50_fu_75_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_28                          | 0   |        |               |      |         |         |
|     add_ln50_fu_77_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_29                          | 0   |        |               |      |         |         |
|     add_ln50_fu_77_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|     add_ln51_fu_91_p2                                                           | -   |        | add_ln51      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_50_210                         | 0   |        |               |      |         |         |
|     add_ln50_fu_79_p2                                                           | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_511                         | 0   |        |               |      |         |         |
|     add_ln60_fu_62_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_512                         | 0   |        |               |      |         |         |
|     add_ln60_fu_66_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_513                         | 0   |        |               |      |         |         |
|     add_ln60_fu_62_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_514                         | 0   |        |               |      |         |         |
|     add_ln60_fu_66_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_515                         | 0   |        |               |      |         |         |
|     add_ln60_fu_64_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|     add_ln61_fu_74_p2                                                           | -   |        | add_ln61      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_516                         | 0   |        |               |      |         |         |
|     add_ln60_fu_66_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_517                         | 0   |        |               |      |         |         |
|     add_ln60_fu_62_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_518                         | 0   |        |               |      |         |         |
|     add_ln60_fu_64_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_519                         | 0   |        |               |      |         |         |
|     add_ln60_fu_64_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|     add_ln61_fu_74_p2                                                           | -   |        | add_ln61      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_520                         | 0   |        |               |      |         |         |
|     add_ln60_fu_66_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_521                         | 0   |        |               |      |         |         |
|     add_ln60_fu_64_p2                                                           | -   |        | add_ln60      | add  | fabric  | 0       |
|     add_ln61_fu_74_p2                                                           | -   |        | add_ln61      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_7                           | 0   |        |               |      |         |         |
|     add_ln69_fu_75_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_722                         | 0   |        |               |      |         |         |
|     add_ln69_fu_79_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_723                         | 0   |        |               |      |         |         |
|     add_ln69_fu_75_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_724                         | 0   |        |               |      |         |         |
|     add_ln69_fu_79_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_725                         | 0   |        |               |      |         |         |
|     add_ln69_fu_77_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|     add_ln70_fu_91_p2                                                           | -   |        | add_ln70      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_726                         | 0   |        |               |      |         |         |
|     add_ln69_fu_79_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_727                         | 0   |        |               |      |         |         |
|     add_ln69_fu_75_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_728                         | 0   |        |               |      |         |         |
|     add_ln69_fu_77_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_729                         | 0   |        |               |      |         |         |
|     add_ln69_fu_77_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|     add_ln70_fu_91_p2                                                           | -   |        | add_ln70      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_69_730                         | 0   |        |               |      |         |         |
|     add_ln69_fu_79_p2                                                           | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_px                                        | 15  |        |               |      |         |         |
|     add_ln75_fu_916_p2                                                          | -   |        | add_ln75      | add  | fabric  | 0       |
|     empty_166_fu_938_p2                                                         | -   |        | empty_166     | sub  | fabric  | 0       |
|     empty_167_fu_1020_p2                                                        | -   |        | empty_167     | add  | fabric  | 0       |
|     empty_168_fu_1088_p2                                                        | -   |        | empty_168     | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out           | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_s      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_24        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_4      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_25        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_5      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_26        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_1123_1 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_27        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_1123_2 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_28        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_6      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_29        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_2129_1 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_30        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_2129_2 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_31        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_1      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_32        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_1_s    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_33        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_1_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_34        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_1_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_35        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_1_1_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_36        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_1_1_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_37        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_1_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_38        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_1_2_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_39        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_1_2_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_40        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_41        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_2_s    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_42        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U236                                          | 3   |        | mul213_2_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_43        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_2_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_44        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_2_1_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_45        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_2_1_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_46        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_2_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_47        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_2_2_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_48        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_2_2_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_49        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_3      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_50        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_3_s    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_51        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U237                                          | 3   |        | mul213_3_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U233                                         | 2   |        | out_52        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_3_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_53        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_3_1_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_54        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_3_1_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U234                                         | 2   |        | out_55        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_3_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_56        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_3_2_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_57        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U238                                          | 3   |        | mul213_3_2_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U235                                         | 2   |        | out_58        | fadd | fulldsp | 3       |
|  + PointwiseConv2d_4_4_12_s                                                     | 20  |        |               |      |         |         |
|    add_ln9_fu_376_p2                                                            | -   |        | add_ln9       | add  | fabric  | 0       |
|   + PointwiseConv2d_4_4_12_Pipeline_ic                                          | 20  |        |               |      |         |         |
|     add_ln16_fu_887_p2                                                          | -   |        | add_ln16      | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U289                                          | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U284                                           | -   |        | out_buf       | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U290                                          | 3   |        | mul24_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U285                                         | 2   |        | out_buf_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U291                                          | 3   |        | mul24_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U286                                         | 2   |        | out_buf_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U292                                          | 3   |        | mul24_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U287                                         | 2   |        | out_buf_3     | fadd | fulldsp | 3       |
|     add_ln22_3_fu_943_p2                                                        | -   |        | add_ln22_3    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U289                                          | 3   |        | mul24_4       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U285                                         | 2   |        | out_buf_4     | fadd | fulldsp | 3       |
|     add_ln22_fu_967_p2                                                          | -   |        | add_ln22      | add  | fabric  | 0       |
|     add_ln22_4_fu_997_p2                                                        | -   |        | add_ln22_4    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U290                                          | 3   |        | mul24_5       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U286                                         | 2   |        | out_buf_5     | fadd | fulldsp | 3       |
|     add_ln22_5_fu_1057_p2                                                       | -   |        | add_ln22_5    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U291                                          | 3   |        | mul24_6       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U287                                         | 2   |        | out_buf_6     | fadd | fulldsp | 3       |
|     add_ln22_6_fu_1119_p2                                                       | -   |        | add_ln22_6    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U292                                          | 3   |        | mul24_7       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U288                                         | 2   |        | out_buf_7     | fadd | fulldsp | 3       |
|     mul_6ns_8ns_13_1_1_U293                                                     | -   |        | mul_ln22      | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U289                                          | 3   |        | mul24_8       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U285                                         | 2   |        | out_buf_8     | fadd | fulldsp | 3       |
|     add_ln22_1_fu_1179_p2                                                       | -   |        | add_ln22_1    | add  | fabric  | 0       |
|     mul_6ns_8ns_13_1_1_U294                                                     | -   |        | mul_ln22_1    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U290                                          | 3   |        | mul24_9       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U286                                         | 2   |        | out_buf_9     | fadd | fulldsp | 3       |
|     mul_6ns_8ns_13_1_1_U304                                                     | -   |        | mul_ln22_2    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U291                                          | 3   |        | mul24_s       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U287                                         | 2   |        | out_buf_24    | fadd | fulldsp | 3       |
|     add_ln22_2_fu_1356_p2                                                       | -   |        | add_ln22_2    | add  | fabric  | 0       |
|     mul_6ns_8ns_13_1_1_U305                                                     | -   |        | mul_ln22_3    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U292                                          | 3   |        | mul24_10      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U288                                         | 2   |        | out_buf_25    | fadd | fulldsp | 3       |
|   + PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2                             | 0   |        |               |      |         |         |
|     add_ln25_fu_176_p2                                                          | -   |        | add_ln25      | add  | fabric  | 0       |
|  + DepthwiseConv2dFinal_4_1_12_4_s                                              | 80  |        |               |      |         |         |
|   + DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2 | 0   |        |               |      |         |         |
|     add_ln108_1_fu_188_p2                                                       | -   |        | add_ln108_1   | add  | fabric  | 0       |
|     add_ln108_fu_211_p2                                                         | -   |        | add_ln108     | add  | fabric  | 0       |
|     add_ln110_fu_261_p2                                                         | -   |        | add_ln110     | add  | fabric  | 0       |
|     add_ln112_fu_348_p2                                                         | -   |        | add_ln112     | add  | fabric  | 0       |
|     add_ln110_1_fu_354_p2                                                       | -   |        | add_ln110_1   | add  | fabric  | 0       |
|   + DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv                                 | 80  |        |               |      |         |         |
|     add_ln118_fu_622_p2                                                         | -   |        | add_ln118     | add  | fabric  | 0       |
|     add_ln126_fu_644_p2                                                         | -   |        | add_ln126     | add  | fabric  | 0       |
|     add_ln126_1_fu_658_p2                                                       | -   |        | add_ln126_1   | add  | fabric  | 0       |
|     add_ln126_2_fu_672_p2                                                       | -   |        | add_ln126_2   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U402                                          | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U386                                         | 2   |        | out           | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U403                                          | 3   |        | mul45_s       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U387                                         | 2   |        | out_1         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U404                                          | 3   |        | mul45_4       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U388                                         | 2   |        | out_2         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U405                                          | 3   |        | mul45_5       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U389                                         | 2   |        | out_3         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U406                                          | 3   |        | mul45_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U390                                         | 2   |        | out_4         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U407                                          | 3   |        | mul45_1_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U391                                         | 2   |        | out_5         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U408                                          | 3   |        | mul45_1_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U392                                         | 2   |        | out_6         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U409                                          | 3   |        | mul45_1_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U393                                         | 2   |        | out_7         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U410                                          | 3   |        | mul45_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U394                                         | 2   |        | out_8         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U411                                          | 3   |        | mul45_2_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U395                                         | 2   |        | out_9         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U412                                          | 3   |        | mul45_2_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U396                                         | 2   |        | out_10        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U413                                          | 3   |        | mul45_2_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U397                                         | 2   |        | out_11        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U414                                          | 3   |        | mul45_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U398                                         | 2   |        | out_12        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U415                                          | 3   |        | mul45_3_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U399                                         | 2   |        | out_13        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U416                                          | 3   |        | mul45_3_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U400                                         | 2   |        | out_14        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U417                                          | 3   |        | mul45_3_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U401                                         | 2   |        | out_15        | fadd | fulldsp | 3       |
|  + PointwiseConv2d_1_12_10_s                                                    | 21  |        |               |      |         |         |
|   + PointwiseConv2d_1_12_10_Pipeline_ic                                         | 21  |        |               |      |         |         |
|     add_ln16_fu_1327_p2                                                         | -   |        | add_ln16      | add  | fabric  | 0       |
|     add_ln22_9_fu_1347_p2                                                       | -   |        | add_ln22_9    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U446                                          | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U442                                           | -   |        | out_buf       | fadd | fabric  | 3       |
|     am_addmul_4ns_4ns_6ns_11_4_1_U466                                           | 1   |        | add_ln22      | add  | dsp48   | 3       |
|     am_addmul_4ns_4ns_6ns_11_4_1_U466                                           | 1   |        | mul_ln22      | mul  | dsp48   | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U446                                          | 3   |        | mul24_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U443                                         | 2   |        | out_buf_39    | fadd | fulldsp | 3       |
|     am_addmul_4ns_5ns_7ns_13_4_1_U467                                           | 1   |        | add_ln22_3    | add  | dsp48   | 3       |
|     am_addmul_4ns_5ns_7ns_13_4_1_U467                                           | 1   |        | mul_ln22_4    | mul  | dsp48   | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U449                                          | 3   |        | mul24_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U444                                         | 2   |        | out_buf_40    | fadd | fulldsp | 3       |
|     add_ln22_4_fu_1361_p2                                                       | -   |        | add_ln22_4    | add  | fabric  | 0       |
|     mul_6ns_8ns_13_1_1_U450                                                     | -   |        | mul_ln22_5    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U447                                          | 3   |        | mul24_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U443                                         | 2   |        | out_buf_41    | fadd | fulldsp | 3       |
|     mul_6ns_8ns_13_1_1_U451                                                     | -   |        | mul_ln22_6    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U448                                          | 3   |        | mul24_4       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U444                                         | 2   |        | out_buf_42    | fadd | fulldsp | 3       |
|     am_addmul_4ns_6ns_8ns_15_4_1_U468                                           | 1   |        | add_ln22_5    | add  | dsp48   | 3       |
|     am_addmul_4ns_6ns_8ns_15_4_1_U468                                           | 1   |        | mul_ln22_7    | mul  | dsp48   | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U447                                          | 3   |        | mul24_5       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U445                                         | 2   |        | out_buf_43    | fadd | fulldsp | 3       |
|     add_ln22_6_fu_1475_p2                                                       | -   |        | add_ln22_6    | add  | fabric  | 0       |
|     mul_7ns_9ns_15_1_1_U452                                                     | -   |        | mul_ln22_8    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U449                                          | 3   |        | mul24_6       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U445                                         | 2   |        | out_buf_44    | fadd | fulldsp | 3       |
|     add_ln22_7_fu_1516_p2                                                       | -   |        | add_ln22_7    | add  | fabric  | 0       |
|     mul_7ns_9ns_15_1_1_U453                                                     | -   |        | mul_ln22_9    | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U446                                          | 3   |        | mul24_7       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U443                                         | 2   |        | out_buf_45    | fadd | fulldsp | 3       |
|     mul_7ns_9ns_15_1_1_U459                                                     | -   |        | mul_ln22_10   | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U447                                          | 3   |        | mul24_8       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U444                                         | 2   |        | out_buf_46    | fadd | fulldsp | 3       |
|     add_ln22_8_fu_1738_p2                                                       | -   |        | add_ln22_8    | add  | fabric  | 0       |
|     mul_7ns_9ns_15_1_1_U460                                                     | -   |        | mul_ln22_11   | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U448                                          | 3   |        | mul24_9       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U445                                         | 2   |        | out_buf_47    | fadd | fulldsp | 3       |
|   + PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2                            | 0   |        |               |      |         |         |
|     add_ln25_fu_160_p2                                                          | -   |        | add_ln25      | add  | fabric  | 0       |
|  + Loop_VITIS_LOOP_226_1_proc6                                                  | 0   |        |               |      |         |         |
|    i_2_fu_154_p2                                                                | -   |        | i_2           | add  | fabric  | 0       |
+---------------------------------------------------------------------------------+-----+--------+---------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------+------+------+--------+-------------+---------+------+---------+
| Name                               | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------------------------+------+------+--------+-------------+---------+------+---------+
| + MNIST                            | 30   | 0    |        |             |         |      |         |
|   input_U                          | -    | -    |        | input       | fifo    | srl  | 0       |
|   depth1_o_U                       | -    | -    |        | depth1_o    | fifo    | srl  | 0       |
|   point1_o_U                       | -    | -    |        | point1_o    | fifo    | srl  | 0       |
|   depth2_o_U                       | -    | -    |        | depth2_o    | fifo    | srl  | 0       |
|   point2_o_U                       | -    | -    |        | point2_o    | fifo    | srl  | 0       |
|   depth3_o_U                       | -    | -    |        | depth3_o    | fifo    | srl  | 0       |
|   point3_o_U                       | -    | -    |        | point3_o    | fifo    | srl  | 0       |
|   depth1_w_U                       | -    | -    |        | depth1_w    | ram_s2p | auto | 1       |
|   point1_w_U                       | -    | -    |        | point1_w    | ram_s2p | auto | 1       |
|   depth2_w_U                       | 2    | -    |        | depth2_w    | ram_s2p | auto | 1       |
|   point2_w_U                       | -    | -    |        | point2_w    | ram_s2p | auto | 1       |
|   point2_w_1_U                     | -    | -    |        | point2_w_1  | ram_s2p | auto | 1       |
|   point2_w_2_U                     | -    | -    |        | point2_w_2  | ram_s2p | auto | 1       |
|   point2_w_3_U                     | -    | -    |        | point2_w_3  | ram_s2p | auto | 1       |
|   point2_w_4_U                     | -    | -    |        | point2_w_4  | ram_s2p | auto | 1       |
|   point2_w_5_U                     | -    | -    |        | point2_w_5  | ram_s2p | auto | 1       |
|   point2_w_6_U                     | -    | -    |        | point2_w_6  | ram_s2p | auto | 1       |
|   point2_w_7_U                     | -    | -    |        | point2_w_7  | ram_s2p | auto | 1       |
|   point2_w_8_U                     | -    | -    |        | point2_w_8  | ram_s2p | auto | 1       |
|   point2_w_9_U                     | -    | -    |        | point2_w_9  | ram_s2p | auto | 1       |
|   point2_w_10_U                    | -    | -    |        | point2_w_10 | ram_s2p | auto | 1       |
|   point2_w_11_U                    | -    | -    |        | point2_w_11 | ram_s2p | auto | 1       |
|   point2_w_12_U                    | -    | -    |        | point2_w_12 | ram_s2p | auto | 1       |
|   depth3_w_U                       | 2    | -    |        | depth3_w    | ram_s2p | auto | 1       |
|   depth3_w_1_U                     | 2    | -    |        | depth3_w_1  | ram_s2p | auto | 1       |
|   depth3_w_2_U                     | 2    | -    |        | depth3_w_2  | ram_s2p | auto | 1       |
|   depth3_w_3_U                     | 2    | -    |        | depth3_w_3  | ram_s2p | auto | 1       |
|   depth3_w_4_U                     | 2    | -    |        | depth3_w_4  | ram_s2p | auto | 1       |
|   depth3_w_5_U                     | 2    | -    |        | depth3_w_5  | ram_s2p | auto | 1       |
|   depth3_w_6_U                     | 2    | -    |        | depth3_w_6  | ram_s2p | auto | 1       |
|   depth3_w_7_U                     | 2    | -    |        | depth3_w_7  | ram_s2p | auto | 1       |
|   point3_w_U                       | -    | -    |        | point3_w    | ram_s2p | auto | 1       |
|   point3_w_1_U                     | -    | -    |        | point3_w_1  | ram_s2p | auto | 1       |
|   point3_w_2_U                     | -    | -    |        | point3_w_2  | ram_s2p | auto | 1       |
|   point3_w_3_U                     | -    | -    |        | point3_w_3  | ram_s2p | auto | 1       |
|   point3_w_4_U                     | -    | -    |        | point3_w_4  | ram_s2p | auto | 1       |
|   point3_w_5_U                     | -    | -    |        | point3_w_5  | ram_s2p | auto | 1       |
|   point3_w_6_U                     | -    | -    |        | point3_w_6  | ram_s2p | auto | 1       |
|   point3_w_7_U                     | -    | -    |        | point3_w_7  | ram_s2p | auto | 1       |
|   point3_w_8_U                     | -    | -    |        | point3_w_8  | ram_s2p | auto | 1       |
|   point3_w_9_U                     | -    | -    |        | point3_w_9  | ram_s2p | auto | 1       |
|   point3_w_10_U                    | -    | -    |        | point3_w_10 | ram_s2p | auto | 1       |
|  + DepthwiseConv2d_28_10_1_3_s     | 0    | 0    |        |             |         |      |         |
|    line_buf_U                      | -    | -    |        | line_buf    | rom_np  | auto | 1       |
|    line_buf_1_U                    | -    | -    |        | line_buf_1  | rom_np  | auto | 1       |
|  + DepthwiseConv2d_10_4_4_3_s      | 2    | 0    |        |             |         |      |         |
|    line_buf_U                      | 1    | -    |        | line_buf    | rom_np  | auto | 1       |
|    line_buf_1_U                    | 1    | -    |        | line_buf_1  | rom_np  | auto | 1       |
|  + DepthwiseConv2dFinal_4_1_12_4_s | 24   | 0    |        |             |         |      |         |
|    input_buf_U                     | 2    | -    |        | input_buf   | rom_np  | auto | 1       |
|    input_buf_1_U                   | 2    | -    |        | input_buf_1 | rom_np  | auto | 1       |
|    input_buf_2_U                   | 2    | -    |        | input_buf_2 | rom_np  | auto | 1       |
|    input_buf_3_U                   | 2    | -    |        | input_buf_3 | rom_np  | auto | 1       |
+------------------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                     | Messages                                                                                                                                                                           |
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | MNIST/mnist.cpp:210 in mnist | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------+--------------------------------------------------------+
| Type            | Options                                  | Location                                               |
+-----------------+------------------------------------------+--------------------------------------------------------+
| array_partition | variable=out_buf complete                | MNIST/mnist.cpp:8 in pointwiseconv2d, out_buf          |
| unroll          |                                          | MNIST/mnist.cpp:14 in pointwiseconv2d                  |
| pipeline        | II=1                                     | MNIST/mnist.cpp:18 in pointwiseconv2d                  |
| array_partition | variable=window_buf complete             | MNIST/mnist.cpp:37 in depthwiseconv2d, window_buf      |
| array_partition | variable=line_buf complete               | MNIST/mnist.cpp:38 in depthwiseconv2d, line_buf        |
| unroll          |                                          | MNIST/mnist.cpp:46 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:49 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:53 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:59 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:65 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:68 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:72 in depthwiseconv2d                  |
| pipeline        | II=1                                     | MNIST/mnist.cpp:77 in depthwiseconv2d                  |
| array_partition | variable=input_buf complete              | MNIST/mnist.cpp:107 in depthwiseconv2dfinal, input_buf |
| pipeline        | II=1                                     | MNIST/mnist.cpp:120 in depthwiseconv2dfinal            |
| interface       | s_axilite port=return bundle=CONTROL_BUS | MNIST/mnist.cpp:195 in mnist, return                   |
| interface       | axis port=istrm                          | MNIST/mnist.cpp:196 in mnist, istrm                    |
| interface       | axis port=ostrm                          | MNIST/mnist.cpp:197 in mnist, ostrm                    |
| interface       | axis port=wstrm                          | MNIST/mnist.cpp:198 in mnist, wstrm                    |
+-----------------+------------------------------------------+--------------------------------------------------------+

* Inferred Pragmas
+------------------------------+-----------------+-----------------------------------------------+----------------------------+
| Source Pragma                | Inferred Pragma | Options                                       | Location                   |
+------------------------------+-----------------+-----------------------------------------------+----------------------------+
| pipeline MNIST/mnist.cpp:18  | array_partition | dim=1 type=cyclic factor=13 variable=point2_w | variable point2_w in mnist |
| pipeline MNIST/mnist.cpp:18  | array_partition | dim=1 type=cyclic factor=11 variable=point3_w | variable point3_w in mnist |
| pipeline MNIST/mnist.cpp:120 | array_partition | dim=1 type=cyclic factor=8 variable=depth3_w  | variable depth3_w in mnist |
+------------------------------+-----------------+-----------------------------------------------+----------------------------+


