Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 20:17:52 2020
| Host         : DESKTOP-DQL28P8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CAN_rx (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resetn (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ds_impl/FSM_C/con/z_reg/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: sdp_impl/bsc/z_reg__0/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: sdp_impl/frame_in_progress_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 337 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.232        0.000                      0                  198        0.162        0.000                      0                  198        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.232        0.000                      0                  189        0.162        0.000                      0                  189        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.666        0.000                      0                    9        0.753        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/ireg0/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 1.624ns (21.324%)  route 5.992ns (78.676%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.632     5.235    crc_impl/fs/CLK
    SLICE_X42Y88         FDRE                                         r  crc_impl/fs/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  crc_impl/fs/i_reg[1]/Q
                         net (fo=16, routed)          1.175     6.887    crc_impl/fs/i_reg[1]
    SLICE_X40Y90         LUT3 (Prop_lut3_I2_O)        0.324     7.211 r  crc_impl/fs/Qt_i_3/O
                         net (fo=8, routed)           0.712     7.924    crc_impl/fs/Qt_i_3_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.326     8.250 r  crc_impl/fs/Qt_i_47/O
                         net (fo=19, routed)          1.118     9.368    crc_impl/preg/Qt_i_7[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.492 r  crc_impl/preg/Qt_i_28/O
                         net (fo=1, routed)           0.925    10.418    crc_impl/preg/Qt_i_28_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.542 r  crc_impl/preg/Qt_i_15/O
                         net (fo=1, routed)           0.857    11.398    crc_impl/fs/Qt_reg_2
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.522 r  crc_impl/fs/Qt_i_7/O
                         net (fo=1, routed)           0.580    12.102    crc_impl/fs/Qt_i_7_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124    12.226 r  crc_impl/fs/Qt_i_2/O
                         net (fo=2, routed)           0.625    12.850    crc_impl/ireg0/Qt_reg_0
    SLICE_X40Y91         FDCE                                         r  crc_impl/ireg0/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.940    crc_impl/ireg0/CLK
    SLICE_X40Y91         FDCE                                         r  crc_impl/ireg0/Qt_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y91         FDCE (Setup_fdce_C_D)       -0.081    15.082    crc_impl/ireg0/Qt_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg1/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 1.624ns (22.144%)  route 5.710ns (77.856%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.632     5.235    crc_impl/fs/CLK
    SLICE_X42Y88         FDRE                                         r  crc_impl/fs/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  crc_impl/fs/i_reg[1]/Q
                         net (fo=16, routed)          1.175     6.887    crc_impl/fs/i_reg[1]
    SLICE_X40Y90         LUT3 (Prop_lut3_I2_O)        0.324     7.211 r  crc_impl/fs/Qt_i_3/O
                         net (fo=8, routed)           0.712     7.924    crc_impl/fs/Qt_i_3_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.326     8.250 r  crc_impl/fs/Qt_i_47/O
                         net (fo=19, routed)          1.118     9.368    crc_impl/preg/Qt_i_7[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.492 r  crc_impl/preg/Qt_i_28/O
                         net (fo=1, routed)           0.925    10.418    crc_impl/preg/Qt_i_28_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.542 r  crc_impl/preg/Qt_i_15/O
                         net (fo=1, routed)           0.857    11.398    crc_impl/fs/Qt_reg_2
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.522 r  crc_impl/fs/Qt_i_7/O
                         net (fo=1, routed)           0.580    12.102    crc_impl/fs/Qt_i_7_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124    12.226 r  crc_impl/fs/Qt_i_2/O
                         net (fo=2, routed)           0.343    12.569    crc_impl/oreg1/Qt_reg_1
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg1/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.940    crc_impl/oreg1/CLK
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg1/Qt_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y92         FDCE (Setup_fdce_C_D)       -0.081    15.082    crc_impl/oreg1/Qt_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/fs/FSM_sequential_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.482ns (32.728%)  route 3.046ns (67.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.632     5.235    crc_impl/fs/CLK
    SLICE_X42Y88         FDRE                                         r  crc_impl/fs/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  crc_impl/fs/i_reg[1]/Q
                         net (fo=16, routed)          1.175     6.887    crc_impl/fs/i_reg[1]
    SLICE_X40Y90         LUT3 (Prop_lut3_I2_O)        0.324     7.211 r  crc_impl/fs/Qt_i_3/O
                         net (fo=8, routed)           1.014     8.225    crc_impl/fs/Qt_i_3_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I1_O)        0.352     8.577 r  crc_impl/fs/FSM_sequential_y[0]_i_2/O
                         net (fo=1, routed)           0.857     9.435    crc_impl/fs/FSM_sequential_y[0]_i_2_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.328     9.763 r  crc_impl/fs/FSM_sequential_y[0]_i_1/O
                         net (fo=1, routed)           0.000     9.763    crc_impl/fs/y__0[0]
    SLICE_X43Y89         FDCE                                         r  crc_impl/fs/FSM_sequential_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.513    14.936    crc_impl/fs/CLK
    SLICE_X43Y89         FDCE                                         r  crc_impl/fs/FSM_sequential_y_reg[0]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X43Y89         FDCE (Setup_fdce_C_D)        0.029    15.204    crc_impl/fs/FSM_sequential_y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 sevenseg_impl/gz/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_impl/gz/Qt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.925ns (43.678%)  route 2.482ns (56.322%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.238    sevenseg_impl/gz/CLK
    SLICE_X45Y93         FDCE                                         r  sevenseg_impl/gz/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  sevenseg_impl/gz/Qt_reg[7]/Q
                         net (fo=2, routed)           0.827     6.520    sevenseg_impl/gz/Qt_reg[7]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.644 f  sevenseg_impl/gz/y[2]_i_4/O
                         net (fo=1, routed)           0.800     7.444    sevenseg_impl/gz/y[2]_i_4_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.568 f  sevenseg_impl/gz/y[2]_i_2/O
                         net (fo=21, routed)          0.856     8.424    sevenseg_impl/gz/Es
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.548 r  sevenseg_impl/gz/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.548    sevenseg_impl/gz/Qt[0]_i_6_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.080 r  sevenseg_impl/gz/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    sevenseg_impl/gz/Qt_reg[0]_i_1_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  sevenseg_impl/gz/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.194    sevenseg_impl/gz/Qt_reg[4]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  sevenseg_impl/gz/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.308    sevenseg_impl/gz/Qt_reg[8]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  sevenseg_impl/gz/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.422    sevenseg_impl/gz/Qt_reg[12]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.645 r  sevenseg_impl/gz/Qt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.645    sevenseg_impl/gz/Qt_reg[16]_i_1_n_7
    SLICE_X45Y96         FDCE                                         r  sevenseg_impl/gz/Qt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.515    14.938    sevenseg_impl/gz/CLK
    SLICE_X45Y96         FDCE                                         r  sevenseg_impl/gz/Qt_reg[16]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y96         FDCE (Setup_fdce_C_D)        0.062    15.239    sevenseg_impl/gz/Qt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 sevenseg_impl/gz/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_impl/gz/Qt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.922ns (43.639%)  route 2.482ns (56.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.238    sevenseg_impl/gz/CLK
    SLICE_X45Y93         FDCE                                         r  sevenseg_impl/gz/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  sevenseg_impl/gz/Qt_reg[7]/Q
                         net (fo=2, routed)           0.827     6.520    sevenseg_impl/gz/Qt_reg[7]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.644 f  sevenseg_impl/gz/y[2]_i_4/O
                         net (fo=1, routed)           0.800     7.444    sevenseg_impl/gz/y[2]_i_4_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.568 f  sevenseg_impl/gz/y[2]_i_2/O
                         net (fo=21, routed)          0.856     8.424    sevenseg_impl/gz/Es
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.548 r  sevenseg_impl/gz/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.548    sevenseg_impl/gz/Qt[0]_i_6_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.080 r  sevenseg_impl/gz/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    sevenseg_impl/gz/Qt_reg[0]_i_1_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  sevenseg_impl/gz/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.194    sevenseg_impl/gz/Qt_reg[4]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  sevenseg_impl/gz/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.308    sevenseg_impl/gz/Qt_reg[8]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  sevenseg_impl/gz/Qt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.642    sevenseg_impl/gz/Qt_reg[12]_i_1_n_6
    SLICE_X45Y95         FDCE                                         r  sevenseg_impl/gz/Qt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.515    14.938    sevenseg_impl/gz/CLK
    SLICE_X45Y95         FDCE                                         r  sevenseg_impl/gz/Qt_reg[13]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y95         FDCE (Setup_fdce_C_D)        0.062    15.239    sevenseg_impl/gz/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg1/Qt_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.794ns (20.402%)  route 3.098ns (79.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.633     5.236    crc_impl/fs/CLK
    SLICE_X42Y89         FDRE                                         r  crc_impl/fs/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  crc_impl/fs/i_reg[4]/Q
                         net (fo=11, routed)          1.272     7.026    crc_impl/fs/i_reg[4]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  crc_impl/fs/FSM_sequential_y[1]_i_2/O
                         net (fo=1, routed)           0.890     8.041    crc_impl/fs/FSM_sequential_y[1]_i_2_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.152     8.193 r  crc_impl/fs/FSM_sequential_y[1]_i_1/O
                         net (fo=16, routed)          0.935     9.127    crc_impl/oreg1/D[0]
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg1/Qt_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.940    crc_impl/oreg1/CLK
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg1/Qt_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y92         FDCE (Setup_fdce_C_CE)      -0.434    14.729    crc_impl/oreg1/Qt_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg13/Qt_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.794ns (20.402%)  route 3.098ns (79.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.633     5.236    crc_impl/fs/CLK
    SLICE_X42Y89         FDRE                                         r  crc_impl/fs/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  crc_impl/fs/i_reg[4]/Q
                         net (fo=11, routed)          1.272     7.026    crc_impl/fs/i_reg[4]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  crc_impl/fs/FSM_sequential_y[1]_i_2/O
                         net (fo=1, routed)           0.890     8.041    crc_impl/fs/FSM_sequential_y[1]_i_2_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.152     8.193 r  crc_impl/fs/FSM_sequential_y[1]_i_1/O
                         net (fo=16, routed)          0.935     9.127    crc_impl/oreg13/D[0]
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg13/Qt_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.940    crc_impl/oreg13/CLK
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg13/Qt_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y92         FDCE (Setup_fdce_C_CE)      -0.434    14.729    crc_impl/oreg13/Qt_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg5/Qt_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.794ns (20.402%)  route 3.098ns (79.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.633     5.236    crc_impl/fs/CLK
    SLICE_X42Y89         FDRE                                         r  crc_impl/fs/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  crc_impl/fs/i_reg[4]/Q
                         net (fo=11, routed)          1.272     7.026    crc_impl/fs/i_reg[4]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  crc_impl/fs/FSM_sequential_y[1]_i_2/O
                         net (fo=1, routed)           0.890     8.041    crc_impl/fs/FSM_sequential_y[1]_i_2_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.152     8.193 r  crc_impl/fs/FSM_sequential_y[1]_i_1/O
                         net (fo=16, routed)          0.935     9.127    crc_impl/oreg5/D[0]
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg5/Qt_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.940    crc_impl/oreg5/CLK
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg5/Qt_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y92         FDCE (Setup_fdce_C_CE)      -0.434    14.729    crc_impl/oreg5/Qt_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 crc_impl/fs/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg9/Qt_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.794ns (20.402%)  route 3.098ns (79.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.633     5.236    crc_impl/fs/CLK
    SLICE_X42Y89         FDRE                                         r  crc_impl/fs/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  crc_impl/fs/i_reg[4]/Q
                         net (fo=11, routed)          1.272     7.026    crc_impl/fs/i_reg[4]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  crc_impl/fs/FSM_sequential_y[1]_i_2/O
                         net (fo=1, routed)           0.890     8.041    crc_impl/fs/FSM_sequential_y[1]_i_2_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.152     8.193 r  crc_impl/fs/FSM_sequential_y[1]_i_1/O
                         net (fo=16, routed)          0.935     9.127    crc_impl/oreg9/D[0]
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg9/Qt_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.940    crc_impl/oreg9/CLK
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg9/Qt_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y92         FDCE (Setup_fdce_C_CE)      -0.434    14.729    crc_impl/oreg9/Qt_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 sevenseg_impl/gz/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_impl/gz/Qt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.901ns (43.369%)  route 2.482ns (56.631%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.238    sevenseg_impl/gz/CLK
    SLICE_X45Y93         FDCE                                         r  sevenseg_impl/gz/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 f  sevenseg_impl/gz/Qt_reg[7]/Q
                         net (fo=2, routed)           0.827     6.520    sevenseg_impl/gz/Qt_reg[7]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.644 f  sevenseg_impl/gz/y[2]_i_4/O
                         net (fo=1, routed)           0.800     7.444    sevenseg_impl/gz/y[2]_i_4_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.568 f  sevenseg_impl/gz/y[2]_i_2/O
                         net (fo=21, routed)          0.856     8.424    sevenseg_impl/gz/Es
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.548 r  sevenseg_impl/gz/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.548    sevenseg_impl/gz/Qt[0]_i_6_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.080 r  sevenseg_impl/gz/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    sevenseg_impl/gz/Qt_reg[0]_i_1_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  sevenseg_impl/gz/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.194    sevenseg_impl/gz/Qt_reg[4]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  sevenseg_impl/gz/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.308    sevenseg_impl/gz/Qt_reg[8]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  sevenseg_impl/gz/Qt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.621    sevenseg_impl/gz/Qt_reg[12]_i_1_n_4
    SLICE_X45Y95         FDCE                                         r  sevenseg_impl/gz/Qt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.515    14.938    sevenseg_impl/gz/CLK
    SLICE_X45Y95         FDCE                                         r  sevenseg_impl/gz/Qt_reg[15]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y95         FDCE (Setup_fdce_C_D)        0.062    15.239    sevenseg_impl/gz/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 crc_impl/ireg5/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg7/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    crc_impl/ireg5/CLK
    SLICE_X40Y91         FDCE                                         r  crc_impl/ireg5/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  crc_impl/ireg5/Qt_reg/Q
                         net (fo=2, routed)           0.113     1.740    crc_impl/oreg7/in6
    SLICE_X39Y91         FDCE                                         r  crc_impl/oreg7/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg7/CLK
    SLICE_X39Y91         FDCE                                         r  crc_impl/oreg7/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X39Y91         FDCE (Hold_fdce_C_D)         0.076     1.578    crc_impl/oreg7/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 crc_impl/ireg10/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg12/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.568     1.487    crc_impl/ireg10/CLK
    SLICE_X40Y93         FDCE                                         r  crc_impl/ireg10/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  crc_impl/ireg10/Qt_reg/Q
                         net (fo=2, routed)           0.115     1.743    crc_impl/oreg12/in11
    SLICE_X39Y92         FDCE                                         r  crc_impl/oreg12/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg12/CLK
    SLICE_X39Y92         FDCE                                         r  crc_impl/oreg12/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X39Y92         FDCE (Hold_fdce_C_D)         0.070     1.572    crc_impl/oreg12/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 crc_impl/ireg12/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg14/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    crc_impl/ireg12/CLK
    SLICE_X41Y92         FDCE                                         r  crc_impl/ireg12/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  crc_impl/ireg12/Qt_reg/Q
                         net (fo=2, routed)           0.122     1.749    crc_impl/oreg14/in13
    SLICE_X41Y91         FDCE                                         r  crc_impl/oreg14/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg14/CLK
    SLICE_X41Y91         FDCE                                         r  crc_impl/oreg14/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.066     1.568    crc_impl/oreg14/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 crc_impl/ireg10/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/ireg11/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.568     1.487    crc_impl/ireg10/CLK
    SLICE_X40Y93         FDCE                                         r  crc_impl/ireg10/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  crc_impl/ireg10/Qt_reg/Q
                         net (fo=2, routed)           0.126     1.754    crc_impl/ireg11/in11
    SLICE_X41Y92         FDCE                                         r  crc_impl/ireg11/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/ireg11/CLK
    SLICE_X41Y92         FDCE                                         r  crc_impl/ireg11/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y92         FDCE (Hold_fdce_C_D)         0.070     1.572    crc_impl/ireg11/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 crc_impl/ireg12/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/ireg13/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    crc_impl/ireg12/CLK
    SLICE_X41Y92         FDCE                                         r  crc_impl/ireg12/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  crc_impl/ireg12/Qt_reg/Q
                         net (fo=2, routed)           0.124     1.751    crc_impl/ireg13/in13
    SLICE_X40Y93         FDCE                                         r  crc_impl/ireg13/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.840     2.005    crc_impl/ireg13/CLK
    SLICE_X40Y93         FDCE                                         r  crc_impl/ireg13/Qt_reg/C
                         clock pessimism             -0.501     1.503    
    SLICE_X40Y93         FDCE (Hold_fdce_C_D)         0.066     1.569    crc_impl/ireg13/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 crc_impl/ireg8/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg10/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.175%)  route 0.124ns (46.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.568     1.487    crc_impl/ireg8/CLK
    SLICE_X40Y93         FDCE                                         r  crc_impl/ireg8/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  crc_impl/ireg8/Qt_reg/Q
                         net (fo=2, routed)           0.124     1.752    crc_impl/oreg10/in9
    SLICE_X41Y91         FDCE                                         r  crc_impl/oreg10/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg10/CLK
    SLICE_X41Y91         FDCE                                         r  crc_impl/oreg10/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.046     1.548    crc_impl/oreg10/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 crc_impl/ireg11/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg13/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.958%)  route 0.153ns (52.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    crc_impl/ireg11/CLK
    SLICE_X41Y92         FDCE                                         r  crc_impl/ireg11/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  crc_impl/ireg11/Qt_reg/Q
                         net (fo=2, routed)           0.153     1.780    crc_impl/oreg13/in12
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg13/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg13/CLK
    SLICE_X40Y92         FDCE                                         r  crc_impl/oreg13/Qt_reg/C
                         clock pessimism             -0.504     1.499    
    SLICE_X40Y92         FDCE (Hold_fdce_C_D)         0.070     1.569    crc_impl/oreg13/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 crc_impl/ireg4/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg6/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.806%)  route 0.129ns (50.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    crc_impl/ireg4/CLK
    SLICE_X41Y92         FDCE                                         r  crc_impl/ireg4/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  crc_impl/ireg4/Qt_reg/Q
                         net (fo=2, routed)           0.129     1.743    crc_impl/oreg6/in5
    SLICE_X41Y91         FDCE                                         r  crc_impl/oreg6/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg6/CLK
    SLICE_X41Y91         FDCE                                         r  crc_impl/oreg6/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.022     1.524    crc_impl/oreg6/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sdp_impl/current_bus_level_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/frame_in_progress_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X53Y93         FDPE                                         r  sdp_impl/current_bus_level_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  sdp_impl/current_bus_level_reg_P/Q
                         net (fo=7, routed)           0.143     1.768    sdp_impl/current_bus_level_reg_P_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  sdp_impl/frame_in_progress_i_1/O
                         net (fo=1, routed)           0.000     1.813    sdp_impl/frame_in_progress_i_1_n_0
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.092     1.588    sdp_impl/frame_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 crc_impl/ireg1/Qt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crc_impl/oreg3/Qt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.762%)  route 0.174ns (55.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    crc_impl/ireg1/CLK
    SLICE_X40Y91         FDCE                                         r  crc_impl/ireg1/Qt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  crc_impl/ireg1/Qt_reg/Q
                         net (fo=2, routed)           0.174     1.801    crc_impl/oreg3/in2
    SLICE_X39Y91         FDCE                                         r  crc_impl/oreg3/Qt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.839     2.004    crc_impl/oreg3/CLK
    SLICE_X39Y91         FDCE                                         r  crc_impl/oreg3/Qt_reg/C
                         clock pessimism             -0.501     1.502    
    SLICE_X39Y91         FDCE (Hold_fdce_C_D)         0.072     1.574    crc_impl/oreg3/Qt_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y89    crc_impl/fs/FSM_sequential_y_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y89    crc_impl/fs/FSM_sequential_y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    crc_impl/fs/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    crc_impl/fs/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y89    crc_impl/fs/i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    crc_impl/fs/i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    crc_impl/fs/i_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    crc_impl/fs/i_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    crc_impl/fs/i_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    sdp_impl/bsc/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    sdp_impl/bsc/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    sdp_impl/bsc/counter_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    sdp_impl/bsc/counter_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    sdp_impl/bsc/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    sdp_impl/bsc/z_reg__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    sevenseg_impl/gz/Qt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    sevenseg_impl/gz/Qt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    sevenseg_impl/gz/Qt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y96    sevenseg_impl/gz/Qt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    crc_impl/fs/FSM_sequential_y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y89    crc_impl/fs/i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91    crc_impl/ireg0/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91    crc_impl/ireg1/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    crc_impl/ireg11/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    crc_impl/ireg12/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    crc_impl/ireg14/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y91    crc_impl/oreg11/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y92    crc_impl/oreg12/Qt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    crc_impl/oreg13/Qt_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.610ns (22.877%)  route 2.056ns (77.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           1.071     7.893    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y95         FDCE                                         f  sdp_impl/bsc/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.927    sdp_impl/bsc/CLK
    SLICE_X52Y95         FDCE                                         r  sdp_impl/bsc/counter_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDCE (Recov_fdce_C_CLR)     -0.608    14.559    sdp_impl/bsc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.610ns (22.877%)  route 2.056ns (77.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           1.071     7.893    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y95         FDPE                                         f  sdp_impl/bsc/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.927    sdp_impl/bsc/CLK
    SLICE_X52Y95         FDPE                                         r  sdp_impl/bsc/counter_reg[6]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDPE (Recov_fdpe_C_PRE)     -0.562    14.605    sdp_impl/bsc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.610ns (22.877%)  route 2.056ns (77.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           1.071     7.893    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y95         FDPE                                         f  sdp_impl/bsc/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.927    sdp_impl/bsc/CLK
    SLICE_X52Y95         FDPE                                         r  sdp_impl/bsc/counter_reg[7]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDPE (Recov_fdpe_C_PRE)     -0.562    14.605    sdp_impl/bsc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.610ns (24.130%)  route 1.918ns (75.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.932     7.755    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y94         FDCE                                         f  sdp_impl/bsc/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.927    sdp_impl/bsc/CLK
    SLICE_X52Y94         FDCE                                         r  sdp_impl/bsc/counter_reg[4]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDCE (Recov_fdce_C_CLR)     -0.608    14.559    sdp_impl/bsc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/z_reg__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.610ns (24.130%)  route 1.918ns (75.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.932     7.755    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y94         FDCE                                         f  sdp_impl/bsc/z_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.927    sdp_impl/bsc/CLK
    SLICE_X52Y94         FDCE                                         r  sdp_impl/bsc/z_reg__0/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDCE (Recov_fdce_C_CLR)     -0.608    14.559    sdp_impl/bsc/z_reg__0
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.610ns (24.130%)  route 1.918ns (75.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.932     7.755    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y94         FDPE                                         f  sdp_impl/bsc/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.927    sdp_impl/bsc/CLK
    SLICE_X52Y94         FDPE                                         r  sdp_impl/bsc/counter_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDPE (Recov_fdpe_C_PRE)     -0.562    14.605    sdp_impl/bsc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.610ns (27.246%)  route 1.629ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.643     7.466    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y92         FDCE                                         f  sdp_impl/bsc/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.503    14.926    sdp_impl/bsc/CLK
    SLICE_X52Y92         FDCE                                         r  sdp_impl/bsc/counter_reg[0]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.608    14.561    sdp_impl/bsc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.610ns (27.246%)  route 1.629ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.643     7.466    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y92         FDCE                                         f  sdp_impl/bsc/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.503    14.926    sdp_impl/bsc/CLK
    SLICE_X52Y92         FDCE                                         r  sdp_impl/bsc/counter_reg[1]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.608    14.561    sdp_impl/bsc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 sdp_impl/current_bus_level_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.610ns (27.246%)  route 1.629ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.227    sdp_impl/CLK
    SLICE_X53Y92         FDCE                                         r  sdp_impl/current_bus_level_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  sdp_impl/current_bus_level_reg_C/Q
                         net (fo=7, routed)           0.986     6.668    sdp_impl/bsc/z_reg__0_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.154     6.822 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.643     7.466    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y92         FDCE                                         f  sdp_impl/bsc/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.503    14.926    sdp_impl/bsc/CLK
    SLICE_X52Y92         FDCE                                         r  sdp_impl/bsc/counter_reg[2]/C
                         clock pessimism              0.279    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.608    14.561    sdp_impl/bsc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.192ns (31.431%)  route 0.419ns (68.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.243     2.094    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y92         FDCE                                         f  sdp_impl/bsc/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.833     1.998    sdp_impl/bsc/CLK
    SLICE_X52Y92         FDCE                                         r  sdp_impl/bsc/counter_reg[0]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.157     1.341    sdp_impl/bsc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.192ns (31.431%)  route 0.419ns (68.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.243     2.094    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y92         FDCE                                         f  sdp_impl/bsc/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.833     1.998    sdp_impl/bsc/CLK
    SLICE_X52Y92         FDCE                                         r  sdp_impl/bsc/counter_reg[1]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.157     1.341    sdp_impl/bsc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.192ns (31.431%)  route 0.419ns (68.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.243     2.094    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y92         FDCE                                         f  sdp_impl/bsc/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.833     1.998    sdp_impl/bsc/CLK
    SLICE_X52Y92         FDCE                                         r  sdp_impl/bsc/counter_reg[2]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.157     1.341    sdp_impl/bsc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.192ns (26.300%)  route 0.538ns (73.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.362     2.213    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y94         FDCE                                         f  sdp_impl/bsc/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/bsc/CLK
    SLICE_X52Y94         FDCE                                         r  sdp_impl/bsc/counter_reg[4]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y94         FDCE (Remov_fdce_C_CLR)     -0.157     1.342    sdp_impl/bsc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/z_reg__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.192ns (26.300%)  route 0.538ns (73.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.362     2.213    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y94         FDCE                                         f  sdp_impl/bsc/z_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/bsc/CLK
    SLICE_X52Y94         FDCE                                         r  sdp_impl/bsc/z_reg__0/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y94         FDCE (Remov_fdce_C_CLR)     -0.157     1.342    sdp_impl/bsc/z_reg__0
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.192ns (26.300%)  route 0.538ns (73.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.362     2.213    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y94         FDPE                                         f  sdp_impl/bsc/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/bsc/CLK
    SLICE_X52Y94         FDPE                                         r  sdp_impl/bsc/counter_reg[3]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y94         FDPE (Remov_fdpe_C_PRE)     -0.160     1.339    sdp_impl/bsc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.192ns (24.507%)  route 0.591ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.416     2.267    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y95         FDCE                                         f  sdp_impl/bsc/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/bsc/CLK
    SLICE_X52Y95         FDCE                                         r  sdp_impl/bsc/counter_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.157     1.342    sdp_impl/bsc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.192ns (24.507%)  route 0.591ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.416     2.267    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y95         FDPE                                         f  sdp_impl/bsc/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/bsc/CLK
    SLICE_X52Y95         FDPE                                         r  sdp_impl/bsc/counter_reg[6]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y95         FDPE (Remov_fdpe_C_PRE)     -0.160     1.339    sdp_impl/bsc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 sdp_impl/frame_in_progress_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdp_impl/bsc/counter_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.192ns (24.507%)  route 0.591ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.483    sdp_impl/CLK
    SLICE_X52Y93         FDCE                                         r  sdp_impl/frame_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sdp_impl/frame_in_progress_reg/Q
                         net (fo=3, routed)           0.176     1.800    sdp_impl/bsc/z_reg__0_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.051     1.851 f  sdp_impl/bsc/counter[7]_i_2/O
                         net (fo=9, routed)           0.416     2.267    sdp_impl/bsc/counter[7]_i_2_n_0
    SLICE_X52Y95         FDPE                                         f  sdp_impl/bsc/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.999    sdp_impl/bsc/CLK
    SLICE_X52Y95         FDPE                                         r  sdp_impl/bsc/counter_reg[7]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y95         FDPE (Remov_fdpe_C_PRE)     -0.160     1.339    sdp_impl/bsc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.927    





