<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Chisel is a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the Chisel Standard Library, raising the level of abstraction in design while retaining fine-grained control."><title>Chisel/FIRRTL Hardware Compiler Framework</title><link rel=canonical href=https://Nexus-Security.github.io/posts/2016-09-09-chiselfirrtl-hardware-compiler-framework/><link rel=stylesheet href=/scss/style.min.450926226e724574a6b936335ea06111f8aeb253d932c86cb2cc807341cd2889.css><meta property="og:title" content="Chisel/FIRRTL Hardware Compiler Framework"><meta property="og:description" content="Chisel is a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the Chisel Standard Library, raising the level of abstraction in design while retaining fine-grained control."><meta property="og:url" content="https://Nexus-Security.github.io/posts/2016-09-09-chiselfirrtl-hardware-compiler-framework/"><meta property="og:site_name" content="ZYChimne"><meta property="og:type" content="article"><meta property="article:section" content="Posts"><meta property="article:published_time" content="2019-10-24T01:56:00+01:00"><meta property="article:modified_time" content="2019-10-24T01:56:00+01:00"><meta name=twitter:title content="Chisel/FIRRTL Hardware Compiler Framework"><meta name=twitter:description content="Chisel is a hardware design language that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the Chisel Standard Library, raising the level of abstraction in design while retaining fine-grained control."></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/avatar_hu8b78332b6420dc9affabe23720d11e63_1937019_300x0_resize_q75_box.jpg width=300 height=300 class=site-logo loading=lazy alt=Avatar></a>
<span class=emoji>üçá</span></figure><div class=site-meta><h1 class=site-name><a href=/>ZYChimne</a></h1><h2 class=site-description>Computer Science, Wuhan University</h2></div></header><ol class=social-menu><li><a href=https://github.com/ZYChimne target=_blank title=GitHub><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com/ZChimne target=_blank title=Twitter><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg><span>Home</span></a></li><li><a href=/about-me/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-user" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="7" r="4"/><path d="M6 21v-2a4 4 0 014-4h4a4 4 0 014 4v2"/></svg><span>About Me</span></a></li><li><a href=/archives/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg><span>Archives</span></a></li><div class=menu-bottom-section><li id=dark-mode-toggle><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><span>Dark Mode</span></li></div></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><div class=article-title-wrapper><h2 class=article-title><a href=/posts/2016-09-09-chiselfirrtl-hardware-compiler-framework/>Chisel/FIRRTL Hardware Compiler Framework</a></h2></div><footer class=article-time><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg><time class=article-time--published>Oct 24, 2019</time></div><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg><time class=article-time--reading>5 minute read</time></div></footer></div></header><section class=article-content><p><img src="https://raw.githubusercontent.com/freechipsproject/chisel3/master/doc/images/chisel_logo.svg?sanitize=true" loading=lazy alt="Chisel 3"></p><hr><p><a class=link href="https://gitter.im/freechipsproject/chisel3?utm_source=badge&utm_medium=badge&utm_campaign=pr-badge&utm_content=badge" target=_blank rel=noopener><img src=https://badges.gitter.im/freechipsproject/chisel3.svg loading=lazy alt="Join the chat at https://gitter.im/freechipsproject/chisel3"></a> <a class=link href=https://circleci.com/gh/freechipsproject/chisel3/tree/master target=_blank rel=noopener><img src="https://circleci.com/gh/freechipsproject/chisel3/tree/master.svg?style=shield" loading=lazy alt=CircleCI></a> <a class=link href=https://github.com/freechipsproject/chisel3/releases/latest target=_blank rel=noopener><img src="https://img.shields.io/github/tag/freechipsproject/chisel3.svg?label=release" loading=lazy alt="GitHub tag (latest SemVer)"></a></p><p><a class=link href=https://www.chisel-lang.org target=_blank rel=noopener><strong>Chisel</strong></a> is a hardware design language that facilitates <strong>advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs</strong>. Chisel adds hardware construction primitives to the <a class=link href=https://www.scala-lang.org target=_blank rel=noopener>Scala</a> programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the <a class=link href=https://www.chisel-lang.org/api/latest/#chisel3.util.package target=_blank rel=noopener>Chisel Standard Library</a>, raising the level of abstraction in design while retaining fine-grained control.</p><p>For more information on the benefits of Chisel see: <a class=link href=https://stackoverflow.com/questions/53007782/what-benefits-does-chisel-offer-over-classic-hardware-description-languages target=_blank rel=noopener>‚ÄúWhat benefits does Chisel offer over classic Hardware Description Languages?‚Äù</a></p><p>Chisel is powered by <a class=link href=https://github.com/freechipsproject/firrtl target=_blank rel=noopener>FIRRTL (Flexible Intermediate Representation for RTL)</a>, a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations.</p><h2 id=what-does-chisel-code-look-like>What does Chisel code look like?</h2><p>Consider an FIR filter that implements a convolution operation, as depicted in this block diagram:</p><p><img src="https://raw.githubusercontent.com/freechipsproject/chisel3/master/doc/images/fir_filter.svg?sanitize=true" loading=lazy></p><p>While Chisel provides similar base primitives as synthesizable Verilog, and <em>could</em> be used as such:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>// 3-point moving average implemented in the style of a FIR filter class MovingAverage3(bitWidth: Int) extends Module { val io = IO(new Bundle { val in = Input(UInt(bitWidth.W)) val out = Output(UInt(bitWidth.W)) }) val z1 = RegNext(io.in) val z2 = RegNext(z1) io.out := (io.in * 1.U) + (z1 * 1.U) + (z2 * 1.U) } 
</span></span></code></pre></td></tr></table></div></div><p>the power of Chisel comes from the ability to create generators, such as n FIR filter that is defined by the list of coefficients:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>// Generalized FIR filter parameterized by the convolution coefficients class FirFilter(bitWidth: Int, coeffs: Seq[UInt]) extends Module { val io = IO(new Bundle { val in = Input(UInt(bitWidth.W)) val out = Output(UInt(bitWidth.W)) }) // Create the serial-in, parallel-out shift register  val zs = Reg(Vec(coeffs.length, UInt(bitWidth.W))) zs(0) := io.in for (i &lt;- 1 until coeffs.length) { zs(i) := zs(i-1) } // Do the multiplies  val products = VecInit.tabulate(coeffs.length)(i =&gt; zs(i) * coeffs(i)) // Sum up the products  io.out := products.reduce(_ + _) } 
</span></span></code></pre></td></tr></table></div></div><p>and use and re-use them across designs:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>val movingAverage3Filter = FirFilter(8.W, Seq(1.U, 1.U, 1.U)) // same 3-point moving average filter as before val delayFilter = FirFilter(8.W, Seq(0.U, 1.U)) // 1-cycle delay as a FIR filter val triangleFilter = FirFilter(8.W, Seq(1.U, 2.U, 3.U, 2.U, 1.U)) // 5-point FIR filter with a triangle impulse response 
</span></span></code></pre></td></tr></table></div></div><h2 id=getting-started>Getting Started</h2><h3 id=bootcamp-interactive-tutorial>Bootcamp Interactive Tutorial</h3><p>The <a class=link href=https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master target=_blank rel=noopener><strong>online Chisel Bootcamp</strong></a> is the recommended way to get started with and learn Chisel. <strong>No setup is required</strong> (it runs in the browser), nor does it assume any prior knowledge of Scala.</p><h3 id=build-your-own-chisel-projects>Build Your Own Chisel Projects</h3><p>See <a class=link href=https://github.com/freechipsproject/chisel3/blob/master/SETUP.md target=_blank rel=noopener>the setup instructions</a> for how to set up your environment to run Chisel locally.</p><p>When you‚Äôre ready to build your own circuits in Chisel, <strong>we recommend starting from the <a class=link href=https://github.com/freechipsproject/chisel-template target=_blank rel=noopener>Chisel Template</a> repository</strong>, which provides a pre-configured project, example design, and testbench. Follow the <a class=link href=https://github.com/freechipsproject/chisel-template target=_blank rel=noopener>chisel-template readme</a> to get started.</p><p>If you insist on setting up your own project, the magic SBT lines are:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>resolvers ++= Seq( Resolver.sonatypeRepo(&#34;snapshots&#34;), Resolver.sonatypeRepo(&#34;releases&#34;) ) libraryDependencies += &#34;edu.berkeley.cs&#34; %% &#34;chisel3&#34; % &#34;3.2-SNAPSHOT&#34; libraryDependencies += &#34;edu.berkeley.cs&#34; %% &#34;chisel-testers2&#34; % &#34;0.1-SNAPSHOT&#34; 
</span></span></code></pre></td></tr></table></div></div><h3 id=design-verification>Design Verification</h3><p>These simulation-based verification tools are available for Chisel:</p><ul><li><a class=link href=https://github.com/freechipsproject/chisel-testers target=_blank rel=noopener><strong>iotesters</strong></a>, specifically <a class=link href=https://github.com/freechipsproject/chisel-testers/wiki/Using%20the%20PeekPokeTester target=_blank rel=noopener>PeekPokeTester</a>, provides constructs (<code>peek</code>, <code>poke</code>, <code>expect</code>) similar to a non-synthesizable Verilog testbench.</li><li><a class=link href=https://github.com/ucb-bar/chisel-testers2 target=_blank rel=noopener><strong>testers2</strong></a> is an in-development replacement for PeekPokeTester, providing the same base constructs but with a streamlined interface and concurrency support with <code>fork</code> and <code>join</code>.</li></ul><h2 id=documentation>Documentation</h2><h3 id=useful-resources>Useful Resources</h3><ul><li><a class=link href=https://github.com/freechipsproject/chisel-cheatsheet/releases/latest/download/chisel_cheatsheet.pdf target=_blank rel=noopener><strong>Cheat Sheet</strong></a>, a 2-page reference of the base Chisel syntax and libraries</li><li><a class=link href=https://github.com/freechipsproject/chisel3/wiki target=_blank rel=noopener><strong>Wiki</strong></a>, which contains various feature-specific tutorials and frequently-asked questions.</li><li><a class=link href=https://www.chisel-lang.org/api/latest/chisel3/index.html target=_blank rel=noopener><strong>ScalaDoc</strong></a>, a listing, description, and examples of the functionality exposed by Chisel</li><li><a class=link href=https://gitter.im/freechipsproject/chisel3 target=_blank rel=noopener><strong>Gitter</strong></a>, where you can ask questions or discuss anything Chisel</li><li><a class=link href=https://www.chisel-lang.org target=_blank rel=noopener><strong>Website</strong></a></li></ul><p>If you are migrating from Chisel2, see <a class=link href=https://www.chisel-lang.org/chisel3/chisel3-vs-chisel2.html target=_blank rel=noopener>the migration guide</a>.</p><h3 id=data-types-overview>Data Types Overview</h3><p>These are the base data types for defining circuit components:</p><p><img src="https://raw.githubusercontent.com/freechipsproject/chisel3/master/doc/images/type_hierarchy.svg?sanitize=true" loading=lazy alt=Image></p><h2 id=developer-documentation>Developer Documentation</h2><p>This section describes how to get started developing Chisel itself, including how to test your version locally against other projects that pull in Chisel using <a class=link href=https://www.scala-sbt.org/1.x/docs/Library-Dependencies.html target=_blank rel=noopener>sbt‚Äôs managed dependencies</a>.</p><h3 id=compiling-and-testing-chisel>Compiling and Testing Chisel</h3><p>In the chisel3 repository directory compile the Chisel library:</p><p>If the compilation succeeded, you can then run the included unit tests by invoking:</p><h3 id=running-projects-against-local-chisel>Running Projects Against Local Chisel</h3><p>To use the development version of Chisel (<code>master</code> branch), you will need to build from source and <code>publishLocal</code>. The repository version can be found in the build.sbt file. As of the time of writing it was:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>version := &#34;3.2-SNAPSHOT&#34; 
</span></span></code></pre></td></tr></table></div></div><p>To publish your version of Chisel to the local Ivy (sbt‚Äôs dependency manager) repository, run:</p><p>The compiled version gets placed in <code>~/.ivy2/local/edu.berkeley.cs/</code>. If you need to un-publish your local copy of Chisel, remove the directory generated in <code>~/.ivy2/local/edu.berkeley.cs/</code>.</p><p>In order to have your projects use this version of Chisel, you should update the <code>libraryDependencies</code> setting in your project‚Äôs build.sbt file to:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>libraryDependencies += &#34;edu.berkeley.cs&#34; %% &#34;chisel3&#34; % &#34;3.2-SNAPSHOT&#34; 
</span></span></code></pre></td></tr></table></div></div><h3 id=chisel3-architecture-overview>Chisel3 Architecture Overview</h3><p>The Chisel3 compiler consists of these main parts:</p><ul><li><strong>The frontend</strong>, <code>chisel3.*</code>, which is the publicly visible ‚ÄúAPI‚Äù of Chisel and what is used in Chisel RTL. These just add data to the‚Ä¶</li><li><strong>The Builder</strong>, <code>chisel3.internal.Builder</code>, which maintains global state (like the currently open Module) and contains commands, generating‚Ä¶</li><li><strong>The intermediate data structures</strong>, <code>chisel3.firrtl.*</code>, which are syntactically very similar to Firrtl. Once the entire circuit has been elaborated, the top-level object (a <code>Circuit</code>) is then passed to‚Ä¶</li><li><strong>The Firrtl emitter</strong>, <code>chisel3.firrtl.Emitter</code>, which turns the intermediate data structures into a string that can be written out into a Firrtl file for further processing.</li></ul><p>Also included is:</p><ul><li><strong>The standard library</strong> of circuit generators, <code>chisel3.util.*</code>. These contain commonly used interfaces and constructors (like <code>Decoupled</code>, which wraps a signal with a ready-valid pair) as well as fully parameterizable circuit generators (like arbiters and multiplexors).</li><li><strong>Driver utilities</strong>, <code>chisel3.Driver</code>, which contains compilation and test functions that are invoked in the standard Verilog generation and simulation testing infrastructure. These can also be used as part of custom flows.</li></ul><p>from Hacker News <a class=link href=https://ift.tt/360VyZ7 target=_blank rel=noopener>https://ift.tt/360VyZ7</a></p></section><footer class=article-footer><section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg><span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><footer class=site-footer><section class=copyright>&copy;
2020 -
2022 ZYChimne</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.11.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a></section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.css integrity="sha256-c0uckgykQ9v5k+IqViZOZKc47Jn7KQil4/MP3ySA3F8=" crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.css integrity="sha256-SBLU4vv6CA6lHsZ1XyTdhyjJxCjPif/TRkjnsyGAGnE=" crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#what-does-chisel-code-look-like>What does Chisel code look like?</a></li><li><a href=#getting-started>Getting Started</a><ol><li><a href=#bootcamp-interactive-tutorial>Bootcamp Interactive Tutorial</a></li><li><a href=#build-your-own-chisel-projects>Build Your Own Chisel Projects</a></li><li><a href=#design-verification>Design Verification</a></li></ol></li><li><a href=#documentation>Documentation</a><ol><li><a href=#useful-resources>Useful Resources</a></li><li><a href=#data-types-overview>Data Types Overview</a></li></ol></li><li><a href=#developer-documentation>Developer Documentation</a><ol><li><a href=#compiling-and-testing-chisel>Compiling and Testing Chisel</a></li><li><a href=#running-projects-against-local-chisel>Running Projects Against Local Chisel</a></li><li><a href=#chisel3-architecture-overview>Chisel3 Architecture Overview</a></li></ol></li></ol></nav></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.5/dist/vibrant.min.js integrity="sha256-5NovOZc4iwiAWTYIFiIM7DxKUXKWvpVEuMEPLzcm5/g=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script>
<script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>