From 9adb1724a467b049430785b1d2be68608d75975d Mon Sep 17 00:00:00 2001
From: Nava kishore Manne <nava.manne@xilinx.com>
Date: Mon, 22 May 2017 12:05:17 +0530
Subject: [PATCH 100/532] arm64: zynqmp: Label whole PL part as fpga_full
 region

commit d55789a028966a1d815ab5a3dcbd031de788745e from
https://github.com/Xilinx/linux-xlnx.git

This will simplify dt overlay structure for the whole PL.

Signed-off-by: Nava kishore Manne <navam@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 9 ++++++++-
 1 file changed, 8 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
index 7058dae..e6af9f1 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
@@ -284,6 +284,13 @@
 		compatible = "arm,cortex-a53-edac";
 	};
 
+	fpga_full: fpga-full {
+		compatible = "fpga-region";
+		fpga-mgr = <&pcap>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+	};
+
 	nvmem_firmware {
 		compatible = "xlnx,zynqmp-nvmem-fw";
 		#address-cells = <1>;
@@ -294,7 +301,7 @@
 		};
 	};
 
-	pcap {
+	pcap: pcap {
 		compatible = "xlnx,zynqmp-pcap-fpga";
 	};
 
-- 
2.7.4

