

================================================================
== Synthesis Summary Report of 'convolution_hw'
================================================================
+ General Information: 
    * Date:           Sun Nov 20 18:53:12 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        cnn1120
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------+--------+-----------+-----------+-----+
    |                                   Modules                                   | Issue|      | Latency  |  Latency  | Iteration|          |  Trip |          |      |        |           |           |     |
    |                                   & Loops                                   | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count | Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------------------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------+--------+-----------+-----------+-----+
    |+ convolution_hw                                                             |     -|  0.04|  36678657|  3.668e+08|         -|  36678658|      -|        no|     -|  5 (2%)|  631 (~0%)|  1359 (2%)|    -|
    | o VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3                           |     -|  7.30|  36678656|  3.668e+08|       731|         -|  50176|        no|     -|       -|          -|          -|    -|
    |  + convolution_hw_Pipeline_VITIS_LOOP_52_4_VITIS_LOOP_54_5_VITIS_LOOP_56_6  |     -|  0.04|       728|  7.280e+03|         -|       728|      -|        no|     -|  5 (2%)|  498 (~0%)|  1115 (2%)|    -|
    |   o VITIS_LOOP_52_4_VITIS_LOOP_54_5_VITIS_LOOP_56_6                         |    II|  7.30|       726|  7.260e+03|        12|         5|    144|       yes|     -|       -|          -|          -|    -|
    +-----------------------------------------------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ifm       | ap_none | 32       |
| ofm       | ap_none | 32       |
| weight    | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| ifm      | in        | float*   |
| ofm      | out       | float*   |
| weight   | in        | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| ifm      | ifm          | port    |
| ofm      | ofm          | port    |
| ofm      | ofm_ap_vld   | port    |
| weight   | weight       | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                                       | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + convolution_hw                                                           | 5   |        |            |      |         |         |
|   add_ln44_fu_168_p2                                                       | -   |        | add_ln44   | add  | fabric  | 0       |
|   add_ln44_1_fu_200_p2                                                     | -   |        | add_ln44_1 | add  | fabric  | 0       |
|   add_ln46_fu_237_p2                                                       | -   |        | add_ln46   | add  | fabric  | 0       |
|   p_mid115_fu_252_p2                                                       | -   |        | p_mid115   | add  | fabric  | 0       |
|   add_ln48_fu_266_p2                                                       | -   |        | add_ln48   | add  | fabric  | 0       |
|   add_ln46_1_fu_286_p2                                                     | -   |        | add_ln46_1 | add  | fabric  | 0       |
|  + convolution_hw_Pipeline_VITIS_LOOP_52_4_VITIS_LOOP_54_5_VITIS_LOOP_56_6 | 5   |        |            |      |         |         |
|    tmp_fu_231_p2                                                           | -   |        | tmp        | add  | fabric  | 0       |
|    empty_fu_241_p2                                                         | -   |        | empty      | add  | fabric  | 0       |
|    add_ln52_fu_187_p2                                                      | -   |        | add_ln52   | add  | fabric  | 0       |
|    add_ln54_fu_352_p2                                                      | -   |        | add_ln54   | add  | fabric  | 0       |
|    p_mid1_fu_286_p2                                                        | -   |        | p_mid1     | add  | fabric  | 0       |
|    add_ln59_1_fu_311_p2                                                    | -   |        | add_ln59_1 | add  | fabric  | 0       |
|    add_ln59_fu_321_p2                                                      | -   |        | add_ln59   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2                                        | 3   |        | ret_2      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                       | 2   |        | odata      | fadd | fulldsp | 4       |
|    add_ln56_fu_375_p2                                                      | -   |        | add_ln56   | add  | fabric  | 0       |
|    add_ln54_1_fu_390_p2                                                    | -   |        | add_ln54_1 | add  | fabric  | 0       |
+----------------------------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

