{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462742832745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462742832745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 18:27:12 2016 " "Processing started: Sun May 08 18:27:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462742832745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462742832745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segundaEntregaProject -c segundaEntregaProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off segundaEntregaProject -c segundaEntregaProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462742832745 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462742833158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32_with_rst_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32_with_rst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32_with_rst_data " "Found entity 1: mem32_with_rst_data" {  } { { "../entrega2-novo/Processador Base/mem32_with_rst_data.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../entrega2-novo/Processador Base/regfile.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "../entrega2-novo/Processador Base/mux32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "../entrega2-novo/Processador Base/mux8_4.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mux8_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mips.v(146) " "Verilog HDL information at mips.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462742833229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 mips.v(6) " "Verilog HDL Declaration information at mips.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 mips.v(7) " "Verilog HDL Declaration information at mips.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 mips.v(8) " "Verilog HDL Declaration information at mips.v(8): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 mips.v(9) " "Verilog HDL Declaration information at mips.v(9): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 mips.v(10) " "Verilog HDL Declaration information at mips.v(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 mips.v(11) " "Verilog HDL Declaration information at mips.v(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 mips.v(12) " "Verilog HDL Declaration information at mips.v(12): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 mips.v(13) " "Verilog HDL Declaration information at mips.v(13): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32_with_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32_with_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32_with_rst " "Found entity 1: mem32_with_rst" {  } { { "../entrega2-novo/Processador Base/mem32_with_rst.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Found entity 1: mem32" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayDecoder " "Found entity 1: displayDecoder" {  } { { "../entrega2-novo/Processador Base/displayDecoder.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/displayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../entrega2-novo/Processador Base/alucontrol.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../entrega2-novo/Processador Base/alu.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem8.v 1 1 " "Found 1 design units, including 1 entities, in source file mem8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem8 " "Found entity 1: mem8" {  } { { "mem8.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_initializer.v 2 2 " "Found 2 design units, including 2 entities, in source file ram_initializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_initializer_meminit_a6m " "Found entity 1: ram_initializer_meminit_a6m" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833315 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_initializer " "Found entity 2: ram_initializer" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_initializer2.v 2 2 " "Found 2 design units, including 2 entities, in source file ram_initializer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_initializer2_meminit_s7m " "Found entity 1: ram_initializer2_meminit_s7m" {  } { { "ram_initializer2.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833378 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_initializer2 " "Found entity 2: ram_initializer2" {  } { { "ram_initializer2.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462742833445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 mips.v(78) " "Verilog HDL assignment warning at mips.v(78): truncated value with size 27 to match size of target (26)" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mips.v(162) " "Verilog HDL assignment warning at mips.v(162): truncated value with size 32 to match size of target (16)" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mips.v(186) " "Verilog HDL assignment warning at mips.v(186): truncated value with size 32 to match size of target (16)" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mips.v(232) " "Verilog HDL assignment warning at mips.v(232): truncated value with size 32 to match size of target (16)" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mips.v(249) " "Verilog HDL assignment warning at mips.v(249): truncated value with size 32 to match size of target (16)" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mips.v(254) " "Verilog HDL assignment warning at mips.v(254): truncated value with size 32 to match size of target (16)" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] mips.v(4) " "Output port \"LEDG\[7..4\]\" at mips.v(4) has no driver" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462742833449 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:alucontrol " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:alucontrol\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "alucontrol" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "alu" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833456 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../entrega2-novo/Processador Base/alu.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alu.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462742833458 "|mips|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../entrega2-novo/Processador Base/alu.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alu.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1462742833458 "|mips|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:alu_mux " "Elaborating entity \"mux32\" for hierarchy \"mux32:alu_mux\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "alu_mux" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32_with_rst mem32_with_rst:mem32_with_rst " "Elaborating entity \"mem32_with_rst\" for hierarchy \"mem32_with_rst:mem32_with_rst\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "mem32_with_rst" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32_with_rst:mem32_with_rst\|mem32:mem32 " "Elaborating entity \"mem32\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\"" {  } { { "../entrega2-novo/Processador Base/mem32_with_rst.v" "mem32" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mem32.v(51) " "Verilog HDL assignment warning at mem32.v(51): truncated value with size 32 to match size of target (14)" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833468 "|mips|mem32_with_rst:mem32_with_rst|mem32:mem32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mem32.v(58) " "Verilog HDL assignment warning at mem32.v(58): truncated value with size 32 to match size of target (14)" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833468 "|mips|mem32_with_rst:mem32_with_rst|mem32:mem32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mem32.v(59) " "Verilog HDL assignment warning at mem32.v(59): truncated value with size 32 to match size of target (14)" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833468 "|mips|mem32_with_rst:mem32_with_rst|mem32:mem32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mem32.v(65) " "Verilog HDL assignment warning at mem32.v(65): truncated value with size 32 to match size of target (14)" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833468 "|mips|mem32_with_rst:mem32_with_rst|mem32:mem32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mem32.v(66) " "Verilog HDL assignment warning at mem32.v(66): truncated value with size 32 to match size of target (14)" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833468 "|mips|mem32_with_rst:mem32_with_rst|mem32:mem32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mem32.v(67) " "Verilog HDL assignment warning at mem32.v(67): truncated value with size 32 to match size of target (14)" {  } { { "../entrega2-novo/Processador Base/mem32.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462742833468 "|mips|mem32_with_rst:mem32_with_rst|mem32:mem32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem8 mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0 " "Elaborating entity \"mem8\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\"" {  } { { "../entrega2-novo/Processador Base/mem32.v" "mem8_0" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\"" {  } { { "mem8.v" "altsyncram_component" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\"" {  } { { "mem8.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742833517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833518 ""}  } { { "mem8.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742833518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9g1 " "Found entity 1: altsyncram_t9g1" {  } { { "db/altsyncram_t9g1.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t9g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9g1 mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated " "Elaborating entity \"altsyncram_t9g1\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_t9g1.tdf" "decode3" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t9g1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_t9g1.tdf" "rden_decode" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t9g1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mem8:mem8_0\|altsyncram:altsyncram_component\|altsyncram_t9g1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_t9g1.tdf" "mux2" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t9g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_4 mem32_with_rst:mem32_with_rst\|mem32:mem32\|mux8_4:mux_in0 " "Elaborating entity \"mux8_4\" for hierarchy \"mem32_with_rst:mem32_with_rst\|mem32:mem32\|mux8_4:mux_in0\"" {  } { { "../entrega2-novo/Processador Base/mem32.v" "mux_in0" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_initializer mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer " "Elaborating entity \"ram_initializer\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\"" {  } { { "../entrega2-novo/Processador Base/mem32_with_rst.v" "ram_initializer" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_initializer_meminit_a6m mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component " "Elaborating entity \"ram_initializer_meminit_a6m\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\"" {  } { { "ram_initializer.v" "ram_initializer_meminit_a6m_component" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom " "Elaborating entity \"altsyncram\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\"" {  } { { "ram_initializer.v" "int_rom" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom " "Elaborated megafunction instantiation \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\"" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 121 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom " "Instantiated megafunction \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst.mif " "Parameter \"init_file\" = \"inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833909 ""}  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 121 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742833909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4q " "Found entity 1: altsyncram_t4q" {  } { { "db/altsyncram_t4q.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t4q.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742833992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742833992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4q mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\|altsyncram_t4q:auto_generated " "Elaborating entity \"altsyncram_t4q\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\|altsyncram_t4q:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742833993 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "16384 65536 D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst.mif " "Memory depth (16384) in the design file differs from memory depth (65536) in the Memory Initialization File \"D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 121 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1462742834009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742834555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742834555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\|altsyncram_t4q:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|altsyncram:int_rom\|altsyncram_t4q:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_t4q.tdf" "mux2" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t4q.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr\"" {  } { { "ram_initializer.v" "addr_cmpr" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr " "Elaborated megafunction instantiation \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr\"" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742834593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr " "Instantiated megafunction \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834593 ""}  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742834593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_25e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_25e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_25e " "Found entity 1: cmpr_25e" {  } { { "db/cmpr_25e.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cmpr_25e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742834666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742834666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_25e mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr\|cmpr_25e:auto_generated " "Elaborating entity \"cmpr_25e\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:addr_cmpr\|cmpr_25e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr\"" {  } { { "ram_initializer.v" "wait_cmpr" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr " "Elaborated megafunction instantiation \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr\"" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 298 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742834675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr " "Instantiated megafunction \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834675 ""}  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 298 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742834675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iid " "Found entity 1: cmpr_iid" {  } { { "db/cmpr_iid.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cmpr_iid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742834747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742834747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_iid mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr\|cmpr_iid:auto_generated " "Elaborating entity \"cmpr_iid\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_compare:wait_cmpr\|cmpr_iid:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr " "Elaborating entity \"lpm_counter\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr\"" {  } { { "ram_initializer.v" "addr_ctr" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr " "Elaborated megafunction instantiation \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr\"" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742834780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr " "Instantiated megafunction \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 16384 " "Parameter \"lpm_modulus\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834781 ""}  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742834781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qek " "Found entity 1: cntr_qek" {  } { { "db/cntr_qek.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cntr_qek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742834856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742834856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qek mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr\|cntr_qek:auto_generated " "Elaborating entity \"cntr_qek\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:addr_ctr\|cntr_qek:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr " "Elaborating entity \"lpm_counter\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\"" {  } { { "ram_initializer.v" "wait_ctr" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr " "Elaborated megafunction instantiation \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\"" {  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 357 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742834866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr " "Instantiated megafunction \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 1 " "Parameter \"lpm_modulus\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834866 ""}  } { { "ram_initializer.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v" 357 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742834866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6k " "Found entity 1: cntr_h6k" {  } { { "db/cntr_h6k.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cntr_h6k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742834944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742834944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h6k mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\|cntr_h6k:auto_generated " "Elaborating entity \"cntr_h6k\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\|cntr_h6k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742834946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742835020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742835020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ngc mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\|cntr_h6k:auto_generated\|cmpr_ngc:cmpr1 " "Elaborating entity \"cmpr_ngc\" for hierarchy \"mem32_with_rst:mem32_with_rst\|ram_initializer:ram_initializer\|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component\|lpm_counter:wait_ctr\|cntr_h6k:auto_generated\|cmpr_ngc:cmpr1\"" {  } { { "db/cntr_h6k.tdf" "cmpr1" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cntr_h6k.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32_with_rst_data mem32_with_rst_data:mem32_with_rst_data " "Elaborating entity \"mem32_with_rst_data\" for hierarchy \"mem32_with_rst_data:mem32_with_rst_data\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "mem32_with_rst_data" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_initializer2 mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2 " "Elaborating entity \"ram_initializer2\" for hierarchy \"mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\"" {  } { { "../entrega2-novo/Processador Base/mem32_with_rst_data.v" "ram_initializer2" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst_data.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_initializer2_meminit_s7m mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component " "Elaborating entity \"ram_initializer2_meminit_s7m\" for hierarchy \"mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\"" {  } { { "ram_initializer2.v" "ram_initializer2_meminit_s7m_component" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom " "Elaborating entity \"altsyncram\" for hierarchy \"mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom\"" {  } { { "ram_initializer2.v" "int_rom" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom " "Elaborated megafunction instantiation \"mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom\"" {  } { { "ram_initializer2.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 121 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom " "Instantiated megafunction \"mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst2.mif " "Parameter \"init_file\" = \"inst2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835143 ""}  } { { "ram_initializer2.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 121 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462742835143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6q " "Found entity 1: altsyncram_f6q" {  } { { "db/altsyncram_f6q.tdf" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_f6q.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462742835228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462742835228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f6q mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom\|altsyncram_f6q:auto_generated " "Elaborating entity \"altsyncram_f6q\" for hierarchy \"mem32_with_rst_data:mem32_with_rst_data\|ram_initializer2:ram_initializer2\|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component\|altsyncram:int_rom\|altsyncram_f6q:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835230 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "16384 65536 D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst2.mif " "Memory depth (16384) in the design file differs from memory depth (65536) in the Memory Initialization File \"D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst2.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram_initializer2.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v" 121 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1462742835247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "regfile" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835773 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(23) " "Verilog HDL Always Construct warning at regfile.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../entrega2-novo/Processador Base/regfile.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/regfile.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462742835782 "|mips|regfile:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayDecoder displayDecoder:hex0 " "Elaborating entity \"displayDecoder\" for hierarchy \"displayDecoder:hex0\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "hex0" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462742835784 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1462742836366 "|mips|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1462742836366 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alucontrol:alucontrol\|alu_func\[0\] " "Converted tri-state buffer \"alucontrol:alucontrol\|alu_func\[0\]\" feeding internal logic into a wire" {  } { { "../entrega2-novo/Processador Base/alucontrol.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alucontrol.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462742836444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alucontrol:alucontrol\|alu_func\[1\] " "Converted tri-state buffer \"alucontrol:alucontrol\|alu_func\[1\]\" feeding internal logic into a wire" {  } { { "../entrega2-novo/Processador Base/alucontrol.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alucontrol.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462742836444 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alucontrol:alucontrol\|alu_func\[2\] " "Converted tri-state buffer \"alucontrol:alucontrol\|alu_func\[2\]\" feeding internal logic into a wire" {  } { { "../entrega2-novo/Processador Base/alucontrol.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alucontrol.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462742836444 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1462742836444 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462742840224 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 109 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1462742840369 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1462742840370 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462742842820 "|mips|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462742842820 "|mips|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462742842820 "|mips|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462742842820 "|mips|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462742842820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462742843343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462742848983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/output_files/segundaEntregaProject.map.smsg " "Generated suppressed messages file D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/output_files/segundaEntregaProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462742849292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462742849926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742849926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../entrega2-novo/Processador Base/mips.v" "" { Text "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462742850381 "|mips|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462742850381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5013 " "Implemented 5013 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462742850383 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462742850383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4651 " "Implemented 4651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462742850383 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1462742850383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462742850383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462742850445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 18:27:30 2016 " "Processing ended: Sun May 08 18:27:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462742850445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462742850445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462742850445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462742850445 ""}
