
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.28-s017_1, built Mon Mar 20 11:28:11 PDT 2017
Options:	
Date:		Tue Aug 29 13:47:04 2017
Host:		s2424.it.kth.se (x86_64 w/Linux 2.6.18-417.el5) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file ./enc.tcl
<CMD> setCheckMode -tapeOut true
<CMD> setDelayCalMode -siAware false
<CMD> setGenerateViaMode -auto true
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> suppressMessage IMPFP-3961
<CMD> suppressMessage TECHLIB-436
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_C18A6  CORELIB  }
<CMD> set init_verilog ../VERILOG/fet_dec_synth.v
<CMD> set init_top_cell fet_dec
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file ../CONFIG/ac18_fet_dec_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD> set init_io_file {}
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded}
---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> setGenerateViaMode -auto true
<CMD> setDesignMode -process 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   rc_corner        : ams_rc_corner_maxCaR
---#   rc_corner        : ams_rc_corner_minCaR
---#   rc_corner        : ams_rc_corner_maxCaR2
---#   rc_corner        : ams_rc_corner_minCaR2
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: func_min2  # Constraint-Mode: func # Corner: corner_min2
---#          #  Name: func_max2  # Constraint-Mode: func # Corner: corner_max2
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#          #  Name: test_min2  # Constraint-Mode: test # Corner: corner_min2
---#          #  Name: test_max2  # Constraint-Mode: test # Corner: corner_max2
---#
---# use following command to show analysis view definitions
         report_analysis_view 

ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Reading tech data from OA library 'TECH_C18A6' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.

viaInitial starts at Tue Aug 29 13:47:57 2017
viaInitial ends at Tue Aug 29 13:47:57 2017
Loading view definition file from ../CONFIG/ac18_fet_dec_mmmc.view
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.92min, fe_mem=523.7M) ***
*** Begin netlist parsing (mem=523.7M) ***
Created 483 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../VERILOG/fet_dec_synth.v'

*** Memory Usage v#1 (Current mem = 523.746M, initial mem = 151.129M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=523.7M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 561.254M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
**WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 26624 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:00:11.1, real=0:00:56.0, peak res=281.3M, current mem=679.1M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=298.0M, current mem=696.3M)
Current (total cpu=0:00:11.2, real=0:00:56.0, peak res=298.0M, current mem=696.3M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:00:11.2, real=0:00:56.0, peak res=298.0M, current mem=696.3M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=298.4M, current mem=697.8M)
Current (total cpu=0:00:11.2, real=0:00:56.0, peak res=298.4M, current mem=697.8M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 79 warning(s), 0 error(s)

<CMD> setCTSMode -bottomPreferredLayer 1
<CMD> setMaxRouteLayer 5
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> checkDesign -all -outDir ../REPORTS/checkDesignDbSetup
Estimated cell power/ground rail width = 0.630 um
Begin checking placement ... (start mem=704.0M, init mem=704.0M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 53          
Placement Density:80.41%(556/691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=704.0M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Aug 29 13:48:00 2017

############################################################################
Design: fet_dec

------ Design Summary:
Total Standard Cell Number   (cells) : 53
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 556.01
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 53
Number of Nets                 : 61
Average number of Pins per Net : 3.11
Maximum number of Pins in Net  : 9

------ I/O Port summary

Number of Primary I/O Ports    : 37
Number of Input Ports          : 5
Number of Output Ports         : 32
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 37

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 1
Number of High Fanout nets (>50)               : 0
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 37 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file ../REPORTS/checkDesignDbSetup/fet_dec.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing -verbose  > $filename2
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
End delay calculation. (MEM=875.332 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 875.3M) ***
<CMD_INTERNAL> print {#### }
#### 
<CMD_INTERNAL> print {---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/fet_dec.main.htm}
---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/fet_dec.main.htm
<CMD_INTERNAL> print {---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/fet_dec.checkTiming}
---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/fet_dec.checkTiming
<CMD_INTERNAL> print {#### }
#### 
<CMD> setPreference ConstraintUserXGrid 0.01
<CMD> setPreference ConstraintUserXOffset 0.01
<CMD> setPreference ConstraintUserYGrid 0.01
<CMD> setPreference ConstraintUserYOffset 0.01
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
**WARN: (IMPSYT-3004):	Preference BlockSnapRule for Snap Macros/Blackboxes is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
<CMD> snapFPlanIO -usergrid
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec loaded}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: loaded
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec loaded
}
---#   Saved As OA: fet_dec_OADB fet_dec loaded

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.913705583756 0.3 12 12 12 12
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.8 0.25 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.727272727273 0.248737 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3.5 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 2.52
<CMD> setViaGenMode -symmetrical_via_only true
'setViaGenMode -symmetrical_via_only true' is set by default for this OA design. 
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
<CMD> setViaGenMode -parameterized_via_only true
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 875.3M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
*** Begin SPECIAL ROUTE on Tue Aug 29 13:50:30 2017 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/rundir_innovus
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1798.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 483 macros, 10 used
Read in 7 components
  7 core components: 7 unplaced, 0 placed, 0 fixed
Read in 37 logical pins
Read in 37 nets
Read in 3 special nets, 2 routed
Read in 14 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 18
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 9
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1811.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Aug 29 13:50:30 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug 29 13:50:30 2017

sroute post-processing starts at Tue Aug 29 13:50:30 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug 29 13:50:30 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 10.30 megs
sroute: Total Peak Memory used = 841.62 megs
<CMD> fit
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec power}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 35 strips and 26 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec power
}
---#   Saved As OA: fet_dec_OADB fet_dec power

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 1.12 -start 0.0 0.0 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 847.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 847.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 847.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec pins}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 35 strips and 26 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec pins
}
---#   Saved As OA: fet_dec_OADB fet_dec pins

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:00:20.0, real=0:05:16, peak res=381.3M, current mem=782.8M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=342.4M, current mem=793.9M)
Current (total cpu=0:00:20.0, real=0:05:16, peak res=381.3M, current mem=793.9M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:00:20.1, real=0:05:16, peak res=381.3M, current mem=793.9M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=342.8M, current mem=793.9M)
Current (total cpu=0:00:20.1, real=0:05:16, peak res=381.3M, current mem=793.9M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=903.012 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 903.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:21.1 mem=903.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.12 sec
Total Real time: 1.0 sec
Total Memory Usage: 826.578125 Mbytes
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec preplace}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: preplace
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 35 strips and 26 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec preplace
}
---#   Saved As OA: fet_dec_OADB fet_dec preplace

<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 2 3 } -maxRouteLayer 3 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 2 3 } -maxRouteLayer 3 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=910.812 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 910.8M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=896.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=898.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=913.9M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.279.
Density for the design = 0.279.
       = stdcell_area 197 sites (556 um^2) / alloc_area 706 sites (1991 um^2).
Pin Density = 0.2386.
            = total # of pins 189 / total area 792.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.414e+03 (2.79e+02 1.14e+03)
              Est.  stn bbox = 1.471e+03 (2.92e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.1M
Iteration  2: Total net bbox = 1.414e+03 (2.79e+02 1.14e+03)
              Est.  stn bbox = 1.471e+03 (2.92e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.1M
Iteration  3: Total net bbox = 1.296e+03 (2.47e+02 1.05e+03)
              Est.  stn bbox = 1.373e+03 (2.70e+02 1.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.1M
Iteration  4: Total net bbox = 1.606e+03 (4.96e+02 1.11e+03)
              Est.  stn bbox = 1.708e+03 (5.46e+02 1.16e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 952.1M
Iteration  5: Total net bbox = 1.737e+03 (5.83e+02 1.15e+03)
              Est.  stn bbox = 1.858e+03 (6.45e+02 1.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.1M
Iteration  6: Total net bbox = 1.689e+03 (5.85e+02 1.10e+03)
              Est.  stn bbox = 1.812e+03 (6.46e+02 1.17e+03)
              cpu = 0:00:00.1 real = 0:00:02.0 mem = 952.1M
*** cost = 1.689e+03 (5.85e+02 1.10e+03) (cpu for global=0:00:00.1) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.1 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:32.0 mem=917.9M) ***
Total net bbox length = 1.689e+03 (5.845e+02 1.105e+03) (ext = 9.129e+02)
Density distribution unevenness ratio = 8.076%
Move report: Detail placement moves 53 insts, mean move: 2.34 um, max move: 12.21 um
	Max move on inst (tie_1_cell): (48.50, 31.69) --> (59.92, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 917.9MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 2.34 um
Max displacement: 12.21 um (Instance: tie_1_cell) (48.496, 31.692) -> (59.92, 32.48)
	Length: 5 sites, height: 1 rows, site name: ams018Site, cell type: LOGIC1
Total net bbox length = 1.706e+03 (5.547e+02 1.151e+03) (ext = 9.513e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 917.9MB
*** Finished refinePlace (0:00:32.0 mem=917.9M) ***
*** End of Placement (cpu=0:00:08.3, real=0:00:10.0, mem=917.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 6.045%
*** Free Virtual Timing Model ...(mem=917.9M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 3
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 3]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.648080e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 1.269750e+03um, number of vias: 284
[NR-eagl] Layer3(M3)(H) length: 6.078800e+02um, number of vias: 0
[NR-eagl] Total length: 1.877630e+03um, number of vias: 436
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 910.7M **
Command spTest is not supported.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 45 warning(s), 0 error(s)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 910.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 309 Viols.

  Verification Complete : 309 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 94.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 1 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 3
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
*** Starting refinePlace (0:00:33.8 mem=1021.6M) ***
Density distribution unevenness ratio = 6.045%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1021.6MB
Summary Report:
Instances move: 0 (out of 53 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1021.6MB
*** Finished refinePlace (0:00:33.8 mem=1021.6M) ***
Density distribution unevenness ratio = 6.045%
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> fit
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1021.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> selectInst sll_18_12/g329
<CMD> deselectAll
<CMD> selectInst sll_18_12/g329
<CMD> deselectAll
<CMD> selectInst sll_18_12/g328
<CMD> deselectAll
<CMD> selectInst sll_18_12/g330
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:in[0] across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for in[0]... 
  clock_tree in[0] contains 32 sinks and 0 clock gates.
  Extraction for in[0] complete.
Extracting original clock gating for in[0] done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1021.6M, init mem=1021.6M)
*info: Placed = 53            
*info: Unplaced = 0           
Placement Density:24.87%(556/2235)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1021.6M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.in[0]/test has been identified as a duplicate of: in[0]/func
The skew group in[0]/test has been identified as a duplicate of: in[0]/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.648080e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 1.059650e+03um, number of vias: 233
[NR-eagl] Layer3(M3)(H) length: 6.028400e+02um, number of vias: 44
[NR-eagl] Layer4(M4)(V) length: 2.022000e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.864690e+03um, number of vias: 429
[NR-eagl] End Peak syMemory usage = 941.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare false -maxRouteLayer 3 -moduleAwareSpare false -modulePlan true -placeIoPins false -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree in[0]:
  Non-default CCOpt properties for clock tree in[0]:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 5201.997um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group in[0]/func:
    Sources:                     pin in[0]
    Total number of sinks:       32
    Delay constrained sinks:     0
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.

  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=1, cg=0, l=36, total=37
      cell areas     : b=0.000um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=1281.370um^2
    Clustering clock_tree in[0]... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree in[0] done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** Starting refinePlace (0:00:41.6 mem=1010.0M) ***
Total net bbox length = 2.574e+03 (7.190e+02 1.855e+03) (ext = 2.053e+03)
**ERROR: (IMPSP-2002):	Density too high (180.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.574e+03 (7.190e+02 1.855e+03) (ext = 2.053e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1010.0MB
*** Finished refinePlace (0:00:41.7 mem=1010.0M) ***
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (35.280000, 47.600000) for an instance of lib_cell lib_cell NOR2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (35.280000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX32 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ----------------------------------
      Movement (um)      Number of cells
      ----------------------------------
      [10.08,13.888)            2
      [13.888,17.696)           0
      [17.696,21.504)           4
      [21.504,25.312)           0
      [25.312,29.12)            1
      [29.12,32.928)            4
      [32.928,36.736)           1
      [36.736,40.544)           4
      [40.544,44.352)           0
      [44.352,48.16)            2
      ----------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ------------------------------------------------------------------------------------------------------------------------------------------------
          48.16        (38.290,49.620)    (20.370,19.380)    cell sll_18_12/g331 (a lib_cell NOR2X12) at (17.360,17.360), in power domain auto-default
          48.16        (38.290,49.620)    (56.210,19.380)    cell sll_18_12/g334 (a lib_cell NOR2X12) at (53.200,17.360), in power domain auto-default
          39.2         (38.290,49.620)    (47.250,19.380)    cell sll_18_12/g338 (a lib_cell NOR2X12) at (44.240,17.360), in power domain auto-default
          39.2         (38.290,49.620)    (29.330,19.380)    cell sll_18_12/g341 (a lib_cell NOR2X12) at (26.320,17.360), in power domain auto-default
          38.08        (38.290,49.620)    (20.370,29.460)    cell sll_18_12/g342 (a lib_cell NOR2X12) at (17.360,27.440), in power domain auto-default
          38.08        (38.290,49.620)    (56.210,29.460)    cell sll_18_12/g321 (a lib_cell NOR2X12) at (53.200,27.440), in power domain auto-default
          35.84        (38.290,49.620)    (64.050,39.540)    cell sll_18_12/g322 (a lib_cell NOR2X12) at (61.040,37.520), in power domain auto-default
          30.24        (38.290,49.620)    (18.130,39.540)    cell sll_18_12/g324 (a lib_cell NOR2X12) at (15.120,37.520), in power domain auto-default
          30.24        (38.290,49.620)    (38.290,19.380)    cell sll_18_12/g328 (a lib_cell NOR2X12) at (35.280,17.360), in power domain auto-default
          29.12        (38.290,49.620)    (47.250,29.460)    cell sll_18_12/g332 (a lib_cell NOR2X12) at (44.240,27.440), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Rebuilding timing graph Clock DAG stats after 'Clustering':
    Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
    Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
    Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.132pF, leaf=0.228pF, total=0.360pF
    Rebuilding timing graph   wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
    Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Rebuilding timing graph Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(0.465),top(nil), margined worst slew is leaf(0.131),trunk(0.465),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 19 candidate Buffer cells
*info: There are 22 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=86 and nets=294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 988.734M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
  Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.132),trunk(0.465),top(nil), margined worst slew is leaf(0.132),trunk(0.465),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.465),top(nil), margined worst slew is leaf(0.132),trunk(0.465),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.465),top(nil), margined worst slew is leaf(0.132),trunk(0.465),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (35.280000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX3 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
          wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=32, i=1, cg=0, l=36, total=69
    cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
    gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
    wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
    sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
          wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing step done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.229pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.733),top(nil), margined worst slew is leaf(1.000),trunk(0.733),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 943.730M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
  Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.186pF, leaf=0.228pF, total=0.414pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(1.000),trunk(0.730),top(nil), margined worst slew is leaf(1.000),trunk(0.730),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.186pF, leaf=0.228pF, total=0.414pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.730),top(nil), margined worst slew is leaf(1.000),trunk(0.730),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.131pF fall=8.119pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.126pF fall=8.115pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.228pF, total=0.416pF
      wire lengths   : top=0.000um, trunk=1125.585um, leaf=1614.420um, total=2740.005um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.743),top(nil), margined worst slew is leaf(1.000),trunk(0.743),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 3 done.
  Total capacitance is (rise=8.542pF fall=8.531pF), of which (rise=0.416pF fall=0.416pF) is wire, and (rise=8.126pF fall=8.115pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:43.3 mem=1011.0M) ***
Total net bbox length = 3.430e+03 (1.483e+03 1.948e+03) (ext = 1.709e+03)
Density distribution unevenness ratio = 8.799%
Move report: Detail placement moves 8 insts, mean move: 3.29 um, max move: 5.04 um
	Max move on inst (sll_18_12/g194): (45.36, 37.52) --> (45.36, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1011.0MB
Summary Report:
Instances move: 8 (out of 16 movable)
Mean displacement: 3.29 um
Max displacement: 5.04 um (Instance: sll_18_12/g194) (45.36, 37.52) -> (45.36, 32.48)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.455e+03 (1.489e+03 1.965e+03) (ext = 1.709e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1011.0MB
*** Finished refinePlace (0:00:43.3 mem=1011.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:43.4 mem=1011.0M) ***
Total net bbox length = 3.455e+03 (1.489e+03 1.965e+03) (ext = 1.709e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g318' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 53 insts, mean move: 13.13 um, max move: 61.60 um
	Max move on inst (sll_18_12/g322): (61.04, 37.52) --> (19.60, 17.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1011.0MB
Summary Report:
Instances move: 53 (out of 85 movable)
Mean displacement: 13.13 um
Max displacement: 61.60 um (Instance: sll_18_12/g322) (61.04, 37.52) -> (19.6, 17.36)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NOR2XL
Total net bbox length = 3.774e+03 (1.813e+03 1.961e+03) (ext = 1.730e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1011.0MB
*** Finished refinePlace (0:00:43.4 mem=1011.0M) ***
*
* Moved 42 and flipped 0 of 69 clock instance(s) during refinement.
* The largest move was 61.6 microns for sll_18_12/g322.
*
* Finished with clock placement refinement.
*
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Net route status summary:
  Clock:        70 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:    19 (unrouted=8, trialRouted=9, noStatus=2, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1012.512M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 13:55:37 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 290 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances sll_18_12/g318 sll_18_12/g340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.77 (MB), peak = 888.64 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 13:55:37 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 13:55:37 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          89          27          80    10.00%
#  Metal 2        V         114          29          80     0.00%
#  Metal 3        H         116           0          80     0.00%
#  Metal 4        V         143           0          80     0.00%
#  Metal 5        H         116           0          80     0.00%
#  Metal 6        V          15           0          80    10.00%
#  --------------------------------------------------------------
#  Total                    593       7.20%  480     3.33%
#
#  70 nets (23.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 748.68 (MB), peak = 888.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.39 (MB), peak = 888.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.43 (MB), peak = 888.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 204 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 19 (skipped).
#Total number of nets in the design = 293.
#
#19 skipped nets do not have any wires.
#70 routable nets have only global wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70               0  
#------------------------------------------------
#        Total                 70               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(1.28%)   (1.28%)
#   Metal 2      2(2.50%)   (2.50%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.64%)   (0.64%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.42% H + 0.86% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2964 um.
#Total half perimeter of net bounding box = 3107 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1125 um.
#Total wire length on LAYER M3 = 1302 um.
#Total wire length on LAYER M4 = 521 um.
#Total wire length on LAYER MT = 17 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 301
#Up-Via Summary (total 301):
#           
#-----------------------
#  Metal 1          137
#  Metal 2          125
#  Metal 3           36
#  Metal 4            3
#-----------------------
#                   301 
#
#Total number of involved priority nets 70
#Maximum src to sink distance for priority net 95.9
#Average of max src_to_sink distance for priority net 48.4
#Average of ave src_to_sink distance for priority net 46.7
#Max overcon = 1 tracks.
#Total overcon = 0.64%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.51 (MB), peak = 888.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.52 (MB), peak = 888.64 (MB)
#Start Track Assignment.
#Done with 80 horizontal wires in 1 hboxes and 98 vertical wires in 1 hboxes.
#Done with 15 horizontal wires in 1 hboxes and 23 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3073 um.
#Total half perimeter of net bounding box = 3107 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 1117 um.
#Total wire length on LAYER M3 = 1365 um.
#Total wire length on LAYER M4 = 509 um.
#Total wire length on LAYER MT = 15 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 301
#Up-Via Summary (total 301):
#           
#-----------------------
#  Metal 1          137
#  Metal 2          125
#  Metal 3           36
#  Metal 4            3
#-----------------------
#                   301 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 750.48 (MB), peak = 888.64 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.93 (MB)
#Total memory = 750.48 (MB)
#Peak memory = 888.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 784.57 (MB), peak = 888.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.44 (MB), peak = 888.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.44 (MB), peak = 888.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.44 (MB), peak = 888.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.45 (MB), peak = 888.64 (MB)
#start 5th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.45 (MB), peak = 888.64 (MB)
#start 6th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.14 (MB), peak = 888.64 (MB)
#start 7th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.15 (MB), peak = 888.64 (MB)
#start 8th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.15 (MB), peak = 888.64 (MB)
#start 9th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.15 (MB), peak = 888.64 (MB)
#start 10th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.15 (MB), peak = 888.64 (MB)
#start 11th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.64 (MB), peak = 888.64 (MB)
#start 12th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.67 (MB), peak = 888.64 (MB)
#start 13th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.67 (MB), peak = 888.64 (MB)
#start 14th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.67 (MB), peak = 888.64 (MB)
#start 15th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.34 (MB), peak = 888.64 (MB)
#start 16th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.89 (MB), peak = 888.64 (MB)
#start 17th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 806.21 (MB), peak = 888.64 (MB)
#start 18th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 806.00 (MB), peak = 888.64 (MB)
#start 19th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.81 (MB), peak = 888.64 (MB)
#start 20th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.52 (MB), peak = 888.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3121 um.
#Total half perimeter of net bounding box = 3107 um.
#Total wire length on LAYER M1 = 33 um.
#Total wire length on LAYER M2 = 1011 um.
#Total wire length on LAYER M3 = 1344 um.
#Total wire length on LAYER M4 = 733 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 376
#Up-Via Summary (total 376):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          179
#  Metal 3           59
#-----------------------
#                   376 
#
#Total number of DRC violations = 1
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.77 (MB)
#Total memory = 759.25 (MB)
#Peak memory = 888.64 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.79 (MB)
#Total memory = 759.26 (MB)
#Peak memory = 888.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -10.63 (MB)
#Total memory = 753.89 (MB)
#Peak memory = 888.64 (MB)
#Number of warnings = 42
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 13:55:39 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            2
       10.000      20.000            7
       20.000      30.000           13
       30.000      40.000           16
       40.000      50.000            8
       50.000      60.000           11
       60.000      70.000            7
       70.000      80.000            5
       80.000      90.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          13
        0.000     10.000          48
       10.000     20.000           5
       20.000     30.000           2
       30.000     40.000           0
       40.000     50.000           1
       50.000     60.000           1
      -------------------------------------
      
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 70  numPreroutedWires = 521
[NR-eagl] Read numTotalNets=89  numIgnoredNets=70
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 19 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.25% V. EstWL: 9.223200e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.48% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.48% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.304000e+01um, number of vias: 215
[NR-eagl] Layer2(M2)(V) length: 1.180392e+03um, number of vias: 269
[NR-eagl] Layer3(M3)(H) length: 1.462720e+03um, number of vias: 122
[NR-eagl] Layer4(M4)(V) length: 1.011788e+03um, number of vias: 60
[NR-eagl] Layer5(MT)(H) length: 3.976000e+02um, number of vias: 2
[NR-eagl] Layer6(AM)(V) length: 5.600000e-01um, number of vias: 0
[NR-eagl] Total length: 4.086100e+03um, number of vias: 668
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

**WARN: (EMS-27):	Message (IMPSP-105) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 955.742M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
      wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree in[0]: worst slew is leaf(0.952),trunk(0.248),top(nil), margined worst slew is leaf(0.952),trunk(0.248),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1087.9 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1087.9M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
        wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning before bufferablility reset:
        Transition : {count=6, worst=[0.011ns, 0.009ns, 0.006ns, 0.003ns, 0.003ns, 0.002ns]} avg=0.006ns sd=0.004ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
        wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=6, worst=[0.011ns, 0.009ns, 0.006ns, 0.003ns, 0.003ns, 0.002ns]} avg=0.006ns sd=0.004ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% **WARN: (IMPCCOPT-2269):	Failed to find a legal location near (63.840000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX24 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (63.840000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX16 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (63.840000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX12 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (63.840000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX10 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (63.840000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX8 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (63.840000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX6 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 6, cannot run: 0, attempted: 6, failed: 0, sized: 6
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            6          6
        ------------------------------
        Total           6          6
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 6, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
          gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
          wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
          wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree in[0]: worst slew is leaf(1.000),trunk(0.887),top(nil), margined worst slew is leaf(1.000),trunk(0.887),top(nil)
          skew_group in[0]/func: unconstrained
        Clock network insertion delays are now [infns, -infns] average infns std.dev infns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:46.1 mem=1040.2M) ***
Total net bbox length = 3.775e+03 (1.813e+03 1.961e+03) (ext = 1.731e+03)
Density distribution unevenness ratio = 9.924%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1040.2MB
Summary Report:
Instances move: 0 (out of 16 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.775e+03 (1.813e+03 1.961e+03) (ext = 1.731e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1040.2MB
*** Finished refinePlace (0:00:46.1 mem=1040.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:46.1 mem=1040.2M) ***
Total net bbox length = 3.775e+03 (1.813e+03 1.961e+03) (ext = 1.731e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g340' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1040.2MB
Summary Report:
Instances move: 0 (out of 85 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.775e+03 (1.813e+03 1.961e+03) (ext = 1.731e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1040.2MB
*** Finished refinePlace (0:00:46.1 mem=1040.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 12 insts, 24 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 965.895M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
      Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
      Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=0, trialRouted=19, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
      wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.887),top(nil), margined worst slew is leaf(1.000),trunk(0.887),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         32      451.584
  Inverters        1        8.467
  Clock Gates      0        0.000
  Clock Logic     36      304.819
  All             69      764.870
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1462.160
  Leaf      1658.720
  Total     3120.880
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.127    0.216    0.343
  Leaf     8.000    0.237    8.237
  Total    8.127    0.453    8.580
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   32      8.000     0.250       0.000      0.250    0.250
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree in[0]         0.887               1.000
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------
    (empty table)
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

Setting all clocks to propagated mode.
test func
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Clock DAG stats after update timingGraph:
  cell counts    : b=32, i=1, cg=0, l=36, total=69
  cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
  gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
  wire capacitance : top=0.000pF, trunk=0.216pF, leaf=0.237pF, total=0.453pF
  wire lengths   : top=0.000um, trunk=1462.160um, leaf=1658.720um, total=3120.880um
  sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree in[0]: worst slew is leaf(1.000),trunk(0.887),top(nil), margined worst slew is leaf(1.000),trunk(0.887),top(nil)
  skew_group in[0]/func: unconstrained
Clock network insertion delays are now [infns, -infns] average infns std.dev infns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from in[0]/func to in[0]/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from in[0]/func to in[0]/test (the duplicate skew group).
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-105           28  'setPlaceMode -maxRouteLayer' will becom...
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2269        9  Failed to find a legal location near (%f...
*** Message Summary: 43 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:00:08, real = 0:00:08, mem = 951.7M, totSessionCpu=0:00:46 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1023.13 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1023.1M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinblock -isVisible 0
<CMD> setLayerPreference pinstdCell -isVisible 0
<CMD> setLayerPreference pinio -isVisible 0
<CMD> setLayerPreference piniopin -isVisible 0
<CMD> setLayerPreference pinother -isVisible 0
<CMD> setLayerPreference obsblock -isVisible 0
<CMD> setLayerPreference obsstdCell -isVisible 0
<CMD> setLayerPreference obsio -isVisible 0
<CMD> setLayerPreference obsother -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinblock -isSelectable 1
<CMD> setLayerPreference pinstdCell -isSelectable 1
<CMD> setLayerPreference pinio -isSelectable 1
<CMD> setLayerPreference piniopin -isSelectable 1
<CMD> setLayerPreference pinother -isSelectable 1
<CMD> setLayerPreference obsblock -isSelectable 1
<CMD> setLayerPreference obsstdCell -isSelectable 1
<CMD> setLayerPreference obsio -isSelectable 1
<CMD> setLayerPreference obsother -isSelectable 1
<CMD> setLayerPreference layoutObj -isSelectable 1
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1023.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 275 Viols.

  Verification Complete : 275 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 40.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Aug 29 13:56:34 2017

Design Name: fet_dec
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (80.0800, 64.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Aug 29 13:56:34 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithEco 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.87 (MB), peak = 888.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1063.1M, init mem=1063.1M)
Overlapping with other instance:	2
*info: Placed = 85             (Fixed = 69)
*info: Unplaced = 0           
Placement Density:40.50%(909/2244)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1063.1M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (70) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1063.1M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 13:56:59 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 90 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances sll_18_12/g318 sll_18_12/g340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.77 (MB), peak = 888.64 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#42 routed nets are extracted.
#28 routed nets are imported.
#19 (20.43%) nets are without wires.
#4 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 93.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 13:56:59 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 13:56:59 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          89          27          80    10.00%
#  Metal 2        V         114          29          80     0.00%
#  Metal 3        H         116           0          80     0.00%
#  Metal 4        V         143           0          80     0.00%
#  Metal 5        H         116           0          80     0.00%
#  Metal 6        V          15           0          80    10.00%
#  --------------------------------------------------------------
#  Total                    593       7.20%  480     3.33%
#
#  70 nets (75.27%) with 1 preferred extra spacing.
#WARNING (NRGR-7) There are too many nets (75.27%) with extra spacing. This may later cause serious detour problem.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.31 (MB), peak = 888.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.54 (MB), peak = 888.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.54 (MB), peak = 888.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 89.
#Total number of nets in the design = 93.
#
#19 routable nets have only global wires.
#70 routable nets have only detail routed wires.
#70 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              19  
#-----------------------------
#        Total              19  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(1.25%)   (1.25%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.21%)   (0.21%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.43% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4145 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 75 um.
#Total wire length on LAYER M2 = 1539 um.
#Total wire length on LAYER M3 = 1798 um.
#Total wire length on LAYER M4 = 733 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 516
#Up-Via Summary (total 516):
#           
#-----------------------
#  Metal 1          218
#  Metal 2          239
#  Metal 3           59
#-----------------------
#                   516 
#
#Max overcon = 1 tracks.
#Total overcon = 0.21%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.54 (MB), peak = 888.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.54 (MB), peak = 888.64 (MB)
#Start Track Assignment.
#Done with 44 horizontal wires in 1 hboxes and 48 vertical wires in 1 hboxes.
#Done with 12 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4228 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 113 um.
#Total wire length on LAYER M2 = 1548 um.
#Total wire length on LAYER M3 = 1834 um.
#Total wire length on LAYER M4 = 733 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 516
#Up-Via Summary (total 516):
#           
#-----------------------
#  Metal 1          218
#  Metal 2          239
#  Metal 3           59
#-----------------------
#                   516 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 782.53 (MB), peak = 888.64 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.78 (MB)
#Total memory = 782.53 (MB)
#Peak memory = 888.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#12 out of 85 instances need to be verified(marked ipoed).
#81.4% of the total area is being checked for drcs
#81.4% of the total area was checked
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.69 (MB), peak = 888.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 784.51 (MB), peak = 888.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 784.51 (MB), peak = 888.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.46 (MB), peak = 888.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.56 (MB), peak = 888.64 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.56 (MB), peak = 888.64 (MB)
#start 6th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.46 (MB), peak = 888.64 (MB)
#start 7th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.11 (MB), peak = 888.64 (MB)
#start 8th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.11 (MB), peak = 888.64 (MB)
#start 9th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.12 (MB), peak = 888.64 (MB)
#start 10th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.12 (MB), peak = 888.64 (MB)
#start 11th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.14 (MB), peak = 888.64 (MB)
#start 12th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.43 (MB), peak = 888.64 (MB)
#start 13th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.43 (MB), peak = 888.64 (MB)
#start 14th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.43 (MB), peak = 888.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4171 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 377 um.
#Total wire length on LAYER M2 = 1496 um.
#Total wire length on LAYER M3 = 1504 um.
#Total wire length on LAYER M4 = 795 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 531
#Up-Via Summary (total 531):
#           
#-----------------------
#  Metal 1          255
#  Metal 2          214
#  Metal 3           62
#-----------------------
#                   531 
#
#Total number of DRC violations = 2
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.48 (MB)
#Total memory = 784.01 (MB)
#Peak memory = 888.64 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.44 (MB), peak = 888.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4171 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 377 um.
#Total wire length on LAYER M2 = 1496 um.
#Total wire length on LAYER M3 = 1504 um.
#Total wire length on LAYER M4 = 795 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 531
#Up-Via Summary (total 531):
#           
#-----------------------
#  Metal 1          255
#  Metal 2          214
#  Metal 3           62
#-----------------------
#                   531 
#
#Total number of DRC violations = 2
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Aug 29 13:57:01 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.48 (MB), peak = 888.64 (MB)
#
#Start Post Route Wire Spread.
#Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4183 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 382 um.
#Total wire length on LAYER M2 = 1499 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 796 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 531
#Up-Via Summary (total 531):
#           
#-----------------------
#  Metal 1          255
#  Metal 2          214
#  Metal 3           62
#-----------------------
#                   531 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.85 (MB), peak = 888.64 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4183 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 382 um.
#Total wire length on LAYER M2 = 1499 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 796 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 531
#Up-Via Summary (total 531):
#           
#-----------------------
#  Metal 1          255
#  Metal 2          214
#  Metal 3           62
#-----------------------
#                   531 
#
#
#Start DRC checking..
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.15 (MB), peak = 888.64 (MB)
#CELL_VIEW fet_dec,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 3
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#
#Start Post Route via swapping..
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.00 (MB), peak = 888.64 (MB)
#CELL_VIEW fet_dec,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 3
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4183 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 382 um.
#Total wire length on LAYER M2 = 1499 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 796 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 531
#Total number of multi-cut vias = 474 ( 89.3%)
#Total number of single cut vias = 57 ( 10.7%)
#Up-Via Summary (total 531):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          52 ( 20.4%)       203 ( 79.6%)        255
#  Metal 2           5 (  2.3%)       209 ( 97.7%)        214
#  Metal 3           0 (  0.0%)        62 (100.0%)         62
#-----------------------------------------------------------
#                   57 ( 10.7%)       474 ( 89.3%)        531 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.12 (MB)
#Total memory = 783.65 (MB)
#Peak memory = 888.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -107.43 (MB)
#Total memory = 765.52 (MB)
#Peak memory = 888.64 (MB)
#Number of warnings = 3
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 13:57:01 2017
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 757.71 (MB), peak = 888.64 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 965.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.

  Verification Complete : 2 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 92.3M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 990.8M, totSessionCpu=0:01:00 **
#Created 484 library cell signatures
#Created 93 NETS and 0 SPECIALNETS signatures
#Created 86 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.29 (MB), peak = 888.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.34 (MB), peak = 888.64 (MB)
Begin checking placement ... (start mem=994.8M, init mem=994.8M)
*info: Placed = 85             (Fixed = 69)
*info: Unplaced = 0           
Placement Density:40.50%(909/2244)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=994.8M)
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'fet_dec' of instances=85 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_V8ufWN.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 984.8M)
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 1008.8M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 1008.8M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 1008.8M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 1008.8M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 1040.8M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 1040.8M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 1040.8M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 1040.8M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 1040.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1040.8M)
Number of Extracted Resistors     : 1195
Number of Extracted Ground Cap.   : 1244
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1008.789M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)

Active hold views:
 func_min
  Dominating endpoints: 64
  Dominating TNS: -2198.932

Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1050.17 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1050.2M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:00 mem=1050.2M)

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 

Active setup views:
 test_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Restoring autoHoldViews:  func_min

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 118.408 |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   68    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 976.9M, totSessionCpu=0:01:00 **
**INFO: Start fixing DRV (Mem = 976.93M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Info: 70 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 118.41 |          0|          0|          0|  40.50  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 118.41 |          0|          0|          0|  40.50  |   0:00:00.0|    1188.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1188.8M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1044.70M).

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.07min real=0.08min mem=1044.7M)                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 118.408 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   68    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1044.7M, totSessionCpu=0:01:05 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules : "VSRDefaultSetup"
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "VSRDefaultSetup"
Worst Slack : 118.408 ns
Total 0 nets layer assigned (0.0).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 118.408 |   N/A   |   N/A   |   N/A   | 118.408 | 121.313 |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|   68    |   N/A   |   N/A   |   N/A   |   32    |   36    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1002.0M, totSessionCpu=0:01:05 **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 13:57:54 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 90 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances sll_18_12/g318 sll_18_12/g340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.41 (MB), peak = 888.64 (MB)
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 791.41 (MB)
#Peak memory = 888.64 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.59 (MB), peak = 888.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 798.16 (MB), peak = 888.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.77 (MB), peak = 888.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.87 (MB), peak = 888.64 (MB)
#start 5th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.27 (MB), peak = 888.64 (MB)
#start 6th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.12 (MB), peak = 888.64 (MB)
#start 7th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.81 (MB), peak = 888.64 (MB)
#start 8th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.39 (MB), peak = 888.64 (MB)
#start 9th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.57 (MB), peak = 888.64 (MB)
#start 10th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.75 (MB), peak = 888.64 (MB)
#start 11th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.14 (MB), peak = 888.64 (MB)
#start 12th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.29 (MB), peak = 888.64 (MB)
#start 13th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.29 (MB), peak = 888.64 (MB)
#start 14th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.29 (MB), peak = 888.64 (MB)
#start 15th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.14 (MB), peak = 888.64 (MB)
#start 16th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.62 (MB), peak = 888.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4167 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 360 um.
#Total wire length on LAYER M2 = 1408 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 862 um.
#Total wire length on LAYER MT = 30 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 552
#Total number of multi-cut vias = 468 ( 84.8%)
#Total number of single cut vias = 84 ( 15.2%)
#Up-Via Summary (total 552):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          60 ( 23.5%)       195 ( 76.5%)        255
#  Metal 2          11 (  5.1%)       206 ( 94.9%)        217
#  Metal 3           8 ( 10.7%)        67 ( 89.3%)         75
#  Metal 4           5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#                   84 ( 15.2%)       468 ( 84.8%)        552 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.80 (MB)
#Total memory = 793.21 (MB)
#Peak memory = 888.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.61 (MB), peak = 888.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4167 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 360 um.
#Total wire length on LAYER M2 = 1408 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 862 um.
#Total wire length on LAYER MT = 30 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 552
#Total number of multi-cut vias = 468 ( 84.8%)
#Total number of single cut vias = 84 ( 15.2%)
#Up-Via Summary (total 552):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          60 ( 23.5%)       195 ( 76.5%)        255
#  Metal 2          11 (  5.1%)       206 ( 94.9%)        217
#  Metal 3           8 ( 10.7%)        67 ( 89.3%)         75
#  Metal 4           5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#                   84 ( 15.2%)       468 ( 84.8%)        552 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Aug 29 13:57:55 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.63 (MB), peak = 888.64 (MB)
#
#Start Post Route Wire Spread.
#Done with 3 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4170 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 362 um.
#Total wire length on LAYER M2 = 1408 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 864 um.
#Total wire length on LAYER MT = 30 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 552
#Total number of multi-cut vias = 468 ( 84.8%)
#Total number of single cut vias = 84 ( 15.2%)
#Up-Via Summary (total 552):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          60 ( 23.5%)       195 ( 76.5%)        255
#  Metal 2          11 (  5.1%)       206 ( 94.9%)        217
#  Metal 3           8 ( 10.7%)        67 ( 89.3%)         75
#  Metal 4           5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#                   84 ( 15.2%)       468 ( 84.8%)        552 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 794.87 (MB), peak = 888.64 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4170 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 362 um.
#Total wire length on LAYER M2 = 1408 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 864 um.
#Total wire length on LAYER MT = 30 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 552
#Total number of multi-cut vias = 468 ( 84.8%)
#Total number of single cut vias = 84 ( 15.2%)
#Up-Via Summary (total 552):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          60 ( 23.5%)       195 ( 76.5%)        255
#  Metal 2          11 (  5.1%)       206 ( 94.9%)        217
#  Metal 3           8 ( 10.7%)        67 ( 89.3%)         75
#  Metal 4           5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#                   84 ( 15.2%)       468 ( 84.8%)        552 
#
#
#Start Post Route via swapping..
#88.89% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.20 (MB), peak = 888.64 (MB)
#CELL_VIEW fet_dec,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4170 um.
#Total half perimeter of net bounding box = 3967 um.
#Total wire length on LAYER M1 = 362 um.
#Total wire length on LAYER M2 = 1408 um.
#Total wire length on LAYER M3 = 1506 um.
#Total wire length on LAYER M4 = 864 um.
#Total wire length on LAYER MT = 30 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 552
#Total number of multi-cut vias = 510 ( 92.4%)
#Total number of single cut vias = 42 (  7.6%)
#Up-Via Summary (total 552):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          39 ( 15.3%)       216 ( 84.7%)        255
#  Metal 2           3 (  1.4%)       214 ( 98.6%)        217
#  Metal 3           0 (  0.0%)        75 (100.0%)         75
#  Metal 4           0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                   42 (  7.6%)       510 ( 92.4%)        552 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.43 (MB)
#Total memory = 793.85 (MB)
#Peak memory = 888.64 (MB)
#Updating routing design signature
#Created 484 library cell signatures
#Created 93 NETS and 0 SPECIALNETS signatures
#Created 86 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.85 (MB), peak = 888.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.86 (MB), peak = 888.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -23.34 (MB)
#Total memory = 774.65 (MB)
#Peak memory = 888.64 (MB)
#Number of warnings = 3
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 13:57:56 2017
#
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 983.4M, totSessionCpu=0:01:07 **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
Extraction called for design 'fet_dec' of instances=85 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_V8ufWN.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 983.4M)
Extracted 10.1721% (CPU Time= 0:00:00.0  MEM= 1017.4M)
Extracted 20.1878% (CPU Time= 0:00:00.0  MEM= 1017.4M)
Extracted 30.2034% (CPU Time= 0:00:00.0  MEM= 1017.4M)
Extracted 40.2191% (CPU Time= 0:00:00.0  MEM= 1017.4M)
Extracted 50.2347% (CPU Time= 0:00:00.0  MEM= 1049.4M)
Extracted 60.2504% (CPU Time= 0:00:00.0  MEM= 1049.4M)
Extracted 70.266% (CPU Time= 0:00:00.0  MEM= 1049.4M)
Extracted 80.2817% (CPU Time= 0:00:00.0  MEM= 1049.4M)
Extracted 90.2973% (CPU Time= 0:00:00.0  MEM= 1049.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1049.4M)
Number of Extracted Resistors     : 1240
Number of Extracted Ground Cap.   : 1279
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1017.367M)
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1058.75 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1058.7M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:07 mem=1058.7M)
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 987.5M, totSessionCpu=0:01:07 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 987.5M, totSessionCpu=0:01:07 **

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.430 | 118.430 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 987.5M, totSessionCpu=0:01:07 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 987.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 89.3M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec power}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 953.730M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 13:59:04 2017
viaInitial ends at Tue Aug 29 13:59:04 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.36min, fe_real=12.05min, fe_mem=725.8M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 725.789M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 759.797M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 27648 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 33792 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:22, real=0:12:04, peak res=538.3M, current mem=856.0M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=389.9M, current mem=865.7M)
Current (total cpu=0:01:22, real=0:12:04, peak res=538.3M, current mem=865.7M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:22, real=0:12:04, peak res=538.3M, current mem=865.7M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=390.3M, current mem=865.7M)
Current (total cpu=0:01:22, real=0:12:04, peak res=538.3M, current mem=865.7M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/power).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/power'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 80080 64960)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 81 warning(s), 0 error(s)

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 29696 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:23, real=0:12:20, peak res=538.3M, current mem=854.9M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=393.1M, current mem=864.6M)
Current (total cpu=0:01:23, real=0:12:20, peak res=538.3M, current mem=864.6M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:23, real=0:12:20, peak res=538.3M, current mem=864.6M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=393.4M, current mem=864.6M)
Current (total cpu=0:01:23, real=0:12:20, peak res=538.3M, current mem=864.6M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
*** Enable all active views. ***
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1019.48 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1019.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:26 mem=1019.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 942.035156 Mbytes
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  3 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  3 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1021.97 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1022.0M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1007.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1007.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=1007.9M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.249.
Density for the design = 0.249.
       = stdcell_area 197 sites (556 um^2) / alloc_area 792 sites (2235 um^2).
Pin Density = 0.2386.
            = total # of pins 189 / total area 792.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.1M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.1M
Iteration  3: Total net bbox = 1.149e-01 (7.22e-02 4.27e-02)
              Est.  stn bbox = 1.294e-01 (8.32e-02 4.63e-02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.1M
Iteration  4: Total net bbox = 4.349e+02 (2.33e+02 2.02e+02)
              Est.  stn bbox = 5.059e+02 (2.76e+02 2.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.1M
Iteration  5: Total net bbox = 5.484e+02 (2.89e+02 2.59e+02)
              Est.  stn bbox = 6.420e+02 (3.44e+02 2.98e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.1M
Iteration  6: Total net bbox = 3.253e+03 (1.70e+03 1.56e+03)
              Est.  stn bbox = 3.375e+03 (1.77e+03 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.1M
*** cost = 3.253e+03 (1.70e+03 1.56e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:36 mem=964.1M) ***
Total net bbox length = 3.253e+03 (1.698e+03 1.555e+03) (ext = 2.710e+03)
Density distribution unevenness ratio = 9.091%
Move report: Detail placement moves 53 insts, mean move: 3.53 um, max move: 15.77 um
	Max move on inst (sll_18_12/g320): (24.78, 34.20) --> (17.36, 42.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 964.1MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 3.53 um
Max displacement: 15.77 um (Instance: sll_18_12/g320) (24.775, 34.205) -> (17.36, 42.56)
	Length: 4 sites, height: 1 rows, site name: ams018Site, cell type: NOR2X3
Total net bbox length = 3.374e+03 (1.708e+03 1.666e+03) (ext = 2.780e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 964.1MB
*** Finished refinePlace (0:01:36 mem=964.1M) ***
*** End of Placement (cpu=0:00:08.3, real=0:00:08.0, mem=964.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 8.076%
*** Free Virtual Timing Model ...(mem=964.1M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.358400e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 120
[NR-eagl] Layer2(M2)(V) length: 4.249800e+02um, number of vias: 141
[NR-eagl] Layer3(M3)(H) length: 3.494400e+02um, number of vias: 0
[NR-eagl] Layer4(M4)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 7.744200e+02um, number of vias: 261
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 8, mem = 964.1M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 49 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> setDrawView place
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec power}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 951.855M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 14:00:45 2017
viaInitial ends at Tue Aug 29 14:00:45 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.68min, fe_real=13.73min, fe_mem=765.1M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 765.055M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 799.062M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:42, real=0:13:45, peak res=538.3M, current mem=891.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=404.5M, current mem=900.9M)
Current (total cpu=0:01:42, real=0:13:45, peak res=538.3M, current mem=900.9M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:42, real=0:13:45, peak res=538.3M, current mem=900.9M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=404.9M, current mem=900.9M)
Current (total cpu=0:01:42, real=0:13:45, peak res=538.3M, current mem=900.9M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/power).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/power'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 80080 64960)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec pins}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 898.227M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 14:01:00 2017
viaInitial ends at Tue Aug 29 14:01:00 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.77min, fe_real=13.97min, fe_mem=782.8M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 782.797M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 796.797M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 33792 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:47, real=0:13:59, peak res=538.3M, current mem=888.5M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=408.3M, current mem=898.2M)
Current (total cpu=0:01:47, real=0:13:59, peak res=538.3M, current mem=898.2M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:47, real=0:13:59, peak res=538.3M, current mem=898.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=408.6M, current mem=898.2M)
Current (total cpu=0:01:47, real=0:13:59, peak res=538.3M, current mem=898.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/pins).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 80080 64960)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.03s cpu {0h 0m 1s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 28672 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 26624 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:48, real=0:14:04, peak res=538.3M, current mem=888.7M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=411.8M, current mem=898.4M)
Current (total cpu=0:01:48, real=0:14:04, peak res=538.3M, current mem=898.4M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:48, real=0:14:04, peak res=538.3M, current mem=898.4M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=412.1M, current mem=898.4M)
Current (total cpu=0:01:48, real=0:14:04, peak res=538.3M, current mem=898.4M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1053.23 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 1053.2M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:49 mem=1053.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.15 sec
Total Real time: 2.0 sec
Total Memory Usage: 975.785156 Mbytes
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  3 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  3 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1055.22 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1055.2M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1041.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1041.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=1041.1M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.268.
Density for the design = 0.268.
       = stdcell_area 197 sites (556 um^2) / alloc_area 734 sites (2073 um^2).
Pin Density = 0.2386.
            = total # of pins 189 / total area 792.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.413e+03 (2.78e+02 1.14e+03)
              Est.  stn bbox = 1.470e+03 (2.91e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.2M
Iteration  2: Total net bbox = 1.413e+03 (2.78e+02 1.14e+03)
              Est.  stn bbox = 1.470e+03 (2.91e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.2M
Iteration  3: Total net bbox = 1.223e+03 (2.38e+02 9.85e+02)
              Est.  stn bbox = 1.316e+03 (2.68e+02 1.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.2M
Iteration  4: Total net bbox = 1.569e+03 (4.75e+02 1.09e+03)
              Est.  stn bbox = 1.668e+03 (5.25e+02 1.14e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.2M
Iteration  5: Total net bbox = 1.705e+03 (5.61e+02 1.14e+03)
              Est.  stn bbox = 1.818e+03 (6.21e+02 1.20e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.2M
Iteration  6: Total net bbox = 1.658e+03 (5.61e+02 1.10e+03)
              Est.  stn bbox = 1.772e+03 (6.22e+02 1.15e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.2M
*** cost = 1.658e+03 (5.61e+02 1.10e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:59 mem=983.9M) ***
Total net bbox length = 1.658e+03 (5.612e+02 1.097e+03) (ext = 9.195e+02)
Density distribution unevenness ratio = 9.091%
Move report: Detail placement moves 53 insts, mean move: 3.04 um, max move: 13.72 um
	Max move on inst (sll_18_12/g343): (50.52, 24.25) --> (48.72, 12.32)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 983.9MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 3.04 um
Max displacement: 13.72 um (Instance: sll_18_12/g343) (50.515, 24.248) -> (48.72, 12.32)
	Length: 4 sites, height: 1 rows, site name: ams018Site, cell type: NOR2X3
Total net bbox length = 1.692e+03 (5.494e+02 1.142e+03) (ext = 9.574e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 983.9MB
*** Finished refinePlace (0:01:59 mem=983.9M) ***
*** End of Placement (cpu=0:00:08.3, real=0:00:08.0, mem=983.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 7.060%
*** Free Virtual Timing Model ...(mem=983.9M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.632960e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.683900e+02um, number of vias: 221
[NR-eagl] Layer3(M3)(H) length: 5.961200e+02um, number of vias: 44
[NR-eagl] Layer4(M4)(V) length: 2.609200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.825430e+03um, number of vias: 417
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 8, mem = 983.9M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 49 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 983.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 276 Viols.

  Verification Complete : 276 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 92.3M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:in[0] across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for in[0]... 
  clock_tree in[0] contains 32 sinks and 0 clock gates.
  Extraction for in[0] complete.
Extracting original clock gating for in[0] done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1092.2M, init mem=1092.2M)
*info: Placed = 53            
*info: Unplaced = 0           
Placement Density:24.87%(556/2235)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1092.2M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.in[0]/test has been identified as a duplicate of: in[0]/func
The skew group in[0]/test has been identified as a duplicate of: in[0]/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1012.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.632960e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.683900e+02um, number of vias: 221
[NR-eagl] Layer3(M3)(H) length: 5.961200e+02um, number of vias: 44
[NR-eagl] Layer4(M4)(V) length: 2.609200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.825430e+03um, number of vias: 417
[NR-eagl] End Peak syMemory usage = 1012.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -modulePlan true -placeIoPins false -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree in[0]:
  Non-default CCOpt properties for clock tree in[0]:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 5201.997um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group in[0]/func:
    Sources:                     pin in[0]
    Total number of sinks:       32
    Delay constrained sinks:     0
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=1, cg=0, l=36, total=37
      cell areas     : b=0.000um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=1281.370um^2
    Clustering clock_tree in[0]... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree in[0] done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:02:05 mem=1079.4M) ***
Total net bbox length = 2.566e+03 (7.016e+02 1.864e+03) (ext = 2.048e+03)
**ERROR: (IMPSP-2002):	Density too high (180.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.566e+03 (7.016e+02 1.864e+03) (ext = 2.048e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1079.4MB
*** Finished refinePlace (0:02:05 mem=1079.4M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (35.280000, 47.600000) for an instance of lib_cell lib_cell NOR2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (35.280000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX32 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ----------------------------------
      Movement (um)      Number of cells
      ----------------------------------
      [10.08,13.888)            2
      [13.888,17.696)           0
      [17.696,21.504)           4
      [21.504,25.312)           0
      [25.312,29.12)            1
      [29.12,32.928)            4
      [32.928,36.736)           1
      [36.736,40.544)           4
      [40.544,44.352)           0
      [44.352,48.16)            2
      ----------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ------------------------------------------------------------------------------------------------------------------------------------------------
          48.16        (38.290,49.620)    (20.370,19.380)    cell sll_18_12/g331 (a lib_cell NOR2X12) at (17.360,17.360), in power domain auto-default
          48.16        (38.290,49.620)    (56.210,19.380)    cell sll_18_12/g334 (a lib_cell NOR2X12) at (53.200,17.360), in power domain auto-default
          39.2         (38.290,49.620)    (47.250,19.380)    cell sll_18_12/g338 (a lib_cell NOR2X12) at (44.240,17.360), in power domain auto-default
          39.2         (38.290,49.620)    (29.330,19.380)    cell sll_18_12/g341 (a lib_cell NOR2X12) at (26.320,17.360), in power domain auto-default
          38.08        (38.290,49.620)    (20.370,29.460)    cell sll_18_12/g342 (a lib_cell NOR2X12) at (17.360,27.440), in power domain auto-default
          38.08        (38.290,49.620)    (56.210,29.460)    cell sll_18_12/g321 (a lib_cell NOR2X12) at (53.200,27.440), in power domain auto-default
          35.84        (38.290,49.620)    (64.050,39.540)    cell sll_18_12/g322 (a lib_cell NOR2X12) at (61.040,37.520), in power domain auto-default
          30.24        (38.290,49.620)    (18.130,39.540)    cell sll_18_12/g324 (a lib_cell NOR2X12) at (15.120,37.520), in power domain auto-default
          30.24        (38.290,49.620)    (38.290,19.380)    cell sll_18_12/g328 (a lib_cell NOR2X12) at (35.280,17.360), in power domain auto-default
          29.12        (38.290,49.620)    (47.250,29.460)    cell sll_18_12/g332 (a lib_cell NOR2X12) at (44.240,27.440), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Rebuilding timing graph Clock DAG stats after 'Clustering':
    Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
    Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
    Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.131pF, leaf=0.228pF, total=0.359pF
    Rebuilding timing graph   wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
    Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Rebuilding timing graph Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(0.465),top(nil), margined worst slew is leaf(0.131),trunk(0.465),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=86 and nets=294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1012.195M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
  Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.132),trunk(0.465),top(nil), margined worst slew is leaf(0.132),trunk(0.465),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.465),top(nil), margined worst slew is leaf(0.132),trunk(0.465),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=0.243pF, total=0.380pF
      wire lengths   : top=0.000um, trunk=762.488um, leaf=1729.565um, total=2492.053um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.465),top(nil), margined worst slew is leaf(0.132),trunk(0.465),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=0.243pF, total=0.379pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=0.243pF, total=0.379pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=0.243pF, total=0.379pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=0.243pF, total=0.379pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=0.243pF, total=0.379pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=0.243pF, total=0.379pF
      wire lengths   : top=0.000um, trunk=761.228um, leaf=1729.565um, total=2490.793um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.866),top(nil), margined worst slew is leaf(0.133),trunk(1.866),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (35.280000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX3 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
          wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=32, i=1, cg=0, l=36, total=69
    cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
    gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
    wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
    sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
          wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing step done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.732),top(nil), margined worst slew is leaf(1.000),trunk(0.732),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1018.188M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
  Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.185pF, leaf=0.228pF, total=0.413pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(1.000),trunk(0.729),top(nil), margined worst slew is leaf(1.000),trunk(0.729),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.185pF, leaf=0.228pF, total=0.413pF
      wire lengths   : top=0.000um, trunk=1115.775um, leaf=1614.420um, total=2730.195um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.729),top(nil), margined worst slew is leaf(1.000),trunk(0.729),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.131pF fall=8.119pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.126pF fall=8.115pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.228pF, total=0.415pF
      wire lengths   : top=0.000um, trunk=1125.585um, leaf=1614.420um, total=2740.005um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.742),top(nil), margined worst slew is leaf(1.000),trunk(0.742),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 3 done.
  Total capacitance is (rise=8.541pF fall=8.530pF), of which (rise=0.415pF fall=0.415pF) is wire, and (rise=8.126pF fall=8.115pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:06 mem=1083.4M) ***
Total net bbox length = 3.448e+03 (1.473e+03 1.975e+03) (ext = 1.707e+03)
Density distribution unevenness ratio = 8.799%
Move report: Detail placement moves 5 insts, mean move: 4.03 um, max move: 5.04 um
	Max move on inst (sll_18_12/g192): (36.40, 37.52) --> (36.40, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.4MB
Summary Report:
Instances move: 5 (out of 16 movable)
Mean displacement: 4.03 um
Max displacement: 5.04 um (Instance: sll_18_12/g192) (36.4, 37.52) -> (36.4, 32.48)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.456e+03 (1.473e+03 1.983e+03) (ext = 1.707e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.4MB
*** Finished refinePlace (0:02:06 mem=1083.4M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:06 mem=1083.4M) ***
Total net bbox length = 3.456e+03 (1.473e+03 1.983e+03) (ext = 1.707e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g318' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 48 insts, mean move: 14.30 um, max move: 61.60 um
	Max move on inst (sll_18_12/g322): (61.04, 37.52) --> (19.60, 17.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.4MB
Summary Report:
Instances move: 48 (out of 85 movable)
Mean displacement: 14.30 um
Max displacement: 61.60 um (Instance: sll_18_12/g322) (61.04, 37.52) -> (19.6, 17.36)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NOR2XL
Total net bbox length = 3.769e+03 (1.797e+03 1.972e+03) (ext = 1.730e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1083.4MB
*** Finished refinePlace (0:02:06 mem=1083.4M) ***
*
* Moved 42 and flipped 0 of 69 clock instance(s) during refinement.
* The largest move was 61.6 microns for sll_18_12/g322.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        70 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:    19 (unrouted=10, trialRouted=9, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1084.961M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 14:02:40 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 290 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances sll_18_12/g318 sll_18_12/g340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.88 (MB), peak = 989.95 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 14:02:40 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 14:02:40 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          89          27          80    12.50%
#  Metal 2        V         114          29          80     0.00%
#  Metal 3        H         116           0          80     0.00%
#  Metal 4        V         143           0          80     0.00%
#  Metal 5        H         116           0          80     0.00%
#  Metal 6        V          15           0          80    10.00%
#  --------------------------------------------------------------
#  Total                    593       7.20%  480     3.75%
#
#  70 nets (23.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.46 (MB), peak = 989.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.87 (MB), peak = 989.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.89 (MB), peak = 989.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 204 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 19 (skipped).
#Total number of nets in the design = 293.
#
#19 skipped nets do not have any wires.
#70 routable nets have only global wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70               0  
#------------------------------------------------
#        Total                 70               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(1.32%)   (1.32%)
#   Metal 2      3(3.75%)   (3.75%)
#   Metal 3      1(1.25%)   (1.25%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      5(1.07%)   (1.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.85% H + 1.29% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2997 um.
#Total half perimeter of net bounding box = 3107 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1157 um.
#Total wire length on LAYER M3 = 1310 um.
#Total wire length on LAYER M4 = 529 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 294
#Up-Via Summary (total 294):
#           
#-----------------------
#  Metal 1          137
#  Metal 2          125
#  Metal 3           32
#-----------------------
#                   294 
#
#Total number of involved priority nets 70
#Maximum src to sink distance for priority net 113.2
#Average of max src_to_sink distance for priority net 48.9
#Average of ave src_to_sink distance for priority net 47.0
#Max overcon = 1 tracks.
#Total overcon = 1.07%.
#Worst layer Gcell overcon rate = 1.25%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.89 (MB), peak = 989.95 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.89 (MB), peak = 989.95 (MB)
#Start Track Assignment.
#Done with 80 horizontal wires in 1 hboxes and 97 vertical wires in 1 hboxes.
#Done with 25 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3094 um.
#Total half perimeter of net bounding box = 3107 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 1160 um.
#Total wire length on LAYER M3 = 1343 um.
#Total wire length on LAYER M4 = 537 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 294
#Up-Via Summary (total 294):
#           
#-----------------------
#  Metal 1          137
#  Metal 2          125
#  Metal 3           32
#-----------------------
#                   294 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.75 (MB), peak = 989.95 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.11 (MB)
#Total memory = 815.75 (MB)
#Peak memory = 989.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.72 (MB), peak = 989.95 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.71 (MB), peak = 989.95 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.71 (MB), peak = 989.95 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.53 (MB), peak = 989.95 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.11 (MB), peak = 989.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3083 um.
#Total half perimeter of net bounding box = 3107 um.
#Total wire length on LAYER M1 = 29 um.
#Total wire length on LAYER M2 = 1016 um.
#Total wire length on LAYER M3 = 1344 um.
#Total wire length on LAYER M4 = 694 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          182
#  Metal 3           60
#-----------------------
#                   380 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.00 (MB)
#Total memory = 821.75 (MB)
#Peak memory = 989.95 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.00 (MB)
#Total memory = 821.75 (MB)
#Peak memory = 989.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.88 (MB)
#Total memory = 817.79 (MB)
#Peak memory = 989.95 (MB)
#Number of warnings = 42
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 14:02:40 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            2
       10.000      20.000            7
       20.000      30.000           13
       30.000      40.000           16
       40.000      50.000            8
       50.000      60.000           11
       60.000      70.000            7
       70.000      80.000            5
       80.000      90.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          11
        0.000     10.000          51
       10.000     20.000           4
       20.000     30.000           3
       30.000     40.000           0
       40.000     50.000           0
       50.000     60.000           0
       60.000     70.000           0
       70.000     80.000           1
      -------------------------------------
      
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 70  numPreroutedWires = 540
[NR-eagl] Read numTotalNets=89  numIgnoredNets=70
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 19 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.07% V. EstWL: 9.172800e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.48% H + 2.39% V
[NR-eagl] Overflow after earlyGlobalRoute 0.96% H + 3.29% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.912000e+01um, number of vias: 215
[NR-eagl] Layer2(M2)(V) length: 1.141360e+03um, number of vias: 274
[NR-eagl] Layer3(M3)(H) length: 1.475881e+03um, number of vias: 122
[NR-eagl] Layer4(M4)(V) length: 1.027890e+03um, number of vias: 65
[NR-eagl] Layer5(MT)(H) length: 3.603590e+02um, number of vias: 2
[NR-eagl] Layer6(AM)(V) length: 1.680000e+01um, number of vias: 0
[NR-eagl] Total length: 4.051410e+03um, number of vias: 678
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1024.215M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
      wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree in[0]: worst slew is leaf(0.952),trunk(0.248),top(nil), margined worst slew is leaf(0.952),trunk(0.248),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1099.14 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1099.1M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
        wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning before bufferablility reset:
        Transition : {count=4, worst=[0.010ns, 0.008ns, 0.007ns, 0.007ns]} avg=0.008ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
        wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=4, worst=[0.010ns, 0.008ns, 0.007ns, 0.007ns]} avg=0.008ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (27.440000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX24 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (27.440000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX16 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (27.440000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX12 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (27.440000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX10 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (27.440000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX8 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (27.440000, 47.600000) for an instance of lib_cell lib_cell CLKBUFX6 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 4, cannot run: 0, attempted: 4, failed: 0, sized: 4
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            4          4
        ------------------------------
        Total           4          4
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 4, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
          gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
          wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
          wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree in[0]: worst slew is leaf(1.000),trunk(0.861),top(nil), margined worst slew is leaf(1.000),trunk(0.861),top(nil)
          skew_group in[0]/func: unconstrained
        Clock network insertion delays are now [infns, -infns] average infns std.dev infns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:07 mem=1108.7M) ***
Total net bbox length = 3.769e+03 (1.797e+03 1.972e+03) (ext = 1.730e+03)
Density distribution unevenness ratio = 9.924%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1108.7MB
Summary Report:
Instances move: 0 (out of 16 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.769e+03 (1.797e+03 1.972e+03) (ext = 1.730e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1108.7MB
*** Finished refinePlace (0:02:07 mem=1108.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:07 mem=1108.7M) ***
Total net bbox length = 3.769e+03 (1.797e+03 1.972e+03) (ext = 1.730e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g340' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1108.7MB
Summary Report:
Instances move: 0 (out of 85 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.769e+03 (1.797e+03 1.972e+03) (ext = 1.730e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1108.7MB
*** Finished refinePlace (0:02:07 mem=1108.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 8 insts, 16 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1034.367M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
      Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
      Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=0, trialRouted=19, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
      wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.861),top(nil), margined worst slew is leaf(1.000),trunk(0.861),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         32      451.584
  Inverters        1        8.467
  Clock Gates      0        0.000
  Clock Logic     36      304.819
  All             69      764.870
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1442.560
  Leaf      1640.800
  Total     3083.360
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.127    0.215    0.342
  Leaf     8.000    0.236    8.236
  Total    8.127    0.452    8.578
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   32      8.000     0.250       0.000      0.250    0.250
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree in[0]         0.861               1.000
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------
    (empty table)
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

Setting all clocks to propagated mode.
func test
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Clock DAG stats after update timingGraph:
  cell counts    : b=32, i=1, cg=0, l=36, total=69
  cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
  gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
  wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.236pF, total=0.452pF
  wire lengths   : top=0.000um, trunk=1442.560um, leaf=1640.800um, total=3083.360um
  sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree in[0]: worst slew is leaf(1.000),trunk(0.861),top(nil), margined worst slew is leaf(1.000),trunk(0.861),top(nil)
  skew_group in[0]/func: unconstrained
Clock network insertion delays are now [infns, -infns] average infns std.dev infns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from in[0]/func to in[0]/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from in[0]/func to in[0]/test (the duplicate skew group).
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2269        9  Failed to find a legal location near (%f...
*** Message Summary: 15 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1020.2M, totSessionCpu=0:02:07 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1091.6 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1091.6M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1091.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 288 Viols.

  Verification Complete : 288 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 38.5M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> timeDesign -postCTS -expandedViews
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1035.9M)
Extraction called for design 'fet_dec' of instances=85 and nets=93 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1035.906M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1095.14 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1095.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:13 mem=1095.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.501 | 118.501 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 118.501 | 118.501 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 118.501 | 118.501 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
Routing Overflow: 0.96% H and 3.29% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.3 sec
Total Real time: 0.0 sec
Total Memory Usage: 1037.898438 Mbytes
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.9M, totSessionCpu=0:02:19 **
setTrialRouteMode -maxRouteLayer 6
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1059.9M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 118.501 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   68    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1099.0M, totSessionCpu=0:02:19 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1100.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1100.0M) ***
*** Starting optimizing excluded clock nets MEM= 1100.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1100.0M) ***

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 

Active setup views:
 test_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 63 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
doiPBLastSyncSlave

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1147.23 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1147.2M) ***
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1090.0M, totSessionCpu=0:02:23 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.501 | 118.501 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.503%
Routing Overflow: 0.96% H and 3.29% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1088.0M, totSessionCpu=0:02:23 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> uiSetTool select
<CMD> uiSetTool moveWire
<CMD> uiSetTool stretchWire
<CMD> setMaxRouteLayer 5
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.18 (MB), peak = 989.95 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1088.0M, init mem=1088.0M)
Overlapping with other instance:	2
*info: Placed = 85             (Fixed = 69)
*info: Unplaced = 0           
Placement Density:40.50%(909/2244)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1088.0M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (63) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1088.0M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Aug 29 14:06:27 2017
#
#Generating timing data, please wait...
#90 total nets, 70 already routed, 70 will ignore in trialRoute
#Dump tif for version 2.1
End delay calculation. (MEM=1107.87 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.54 (MB), peak = 989.95 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_19574.tif.gz ...
#Read in timing information for 37 ports, 85 instances from timing file .timing_file_19574.tif.gz.
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 90 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances sll_18_12/g318 sll_18_12/g340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.77 (MB), peak = 989.95 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#39 routed nets are extracted.
#31 routed nets are imported.
#19 (20.43%) nets are without wires.
#4 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 93.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 14:06:27 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 14:06:27 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          89          27          80    12.50%
#  Metal 2        V         114          29          80     0.00%
#  Metal 3        H         116           0          80     0.00%
#  Metal 4        V         143           0          80     0.00%
#  Metal 5        H         116           0          80     0.00%
#  --------------------------------------------------------------
#  Total                    578       8.64%  400     2.50%
#
#  70 nets (75.27%) with 1 preferred extra spacing.
#WARNING (NRGR-7) There are too many nets (75.27%) with extra spacing. This may later cause serious detour problem.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.26 (MB), peak = 989.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.48 (MB), peak = 989.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.48 (MB), peak = 989.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 89.
#Total number of nets in the design = 93.
#
#19 routable nets have only global wires.
#70 routable nets have only detail routed wires.
#70 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              19  
#-----------------------------
#        Total              19  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4091 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 29 um.
#Total wire length on LAYER M2 = 1513 um.
#Total wire length on LAYER M3 = 1806 um.
#Total wire length on LAYER M4 = 726 um.
#Total wire length on LAYER MT = 17 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 528
#Up-Via Summary (total 528):
#           
#-----------------------
#  Metal 1          215
#  Metal 2          246
#  Metal 3           65
#  Metal 4            2
#-----------------------
#                   528 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.48 (MB), peak = 989.95 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.48 (MB), peak = 989.95 (MB)
#Start Track Assignment.
#Done with 42 horizontal wires in 1 hboxes and 51 vertical wires in 1 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 12 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4168 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 87 um.
#Total wire length on LAYER M2 = 1515 um.
#Total wire length on LAYER M3 = 1818 um.
#Total wire length on LAYER M4 = 726 um.
#Total wire length on LAYER MT = 21 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 528
#Up-Via Summary (total 528):
#           
#-----------------------
#  Metal 1          215
#  Metal 2          246
#  Metal 3           65
#  Metal 4            2
#-----------------------
#                   528 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.66 (MB), peak = 989.95 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.91 (MB)
#Total memory = 816.66 (MB)
#Peak memory = 989.95 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#8 out of 85 instances need to be verified(marked ipoed).
#46.0% of the total area is being checked for drcs
#46.0% of the total area was checked
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.69 (MB), peak = 989.95 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.32 (MB), peak = 989.95 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 828.89 (MB), peak = 989.95 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.42 (MB), peak = 989.95 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.07 (MB), peak = 989.95 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.46 (MB), peak = 989.95 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.46 (MB), peak = 989.95 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.46 (MB), peak = 989.95 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.46 (MB), peak = 989.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4169 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 1437 um.
#Total wire length on LAYER M3 = 1504 um.
#Total wire length on LAYER M4 = 836 um.
#Total wire length on LAYER MT = 125 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 570
#Up-Via Summary (total 570):
#           
#-----------------------
#  Metal 1          238
#  Metal 2          234
#  Metal 3           82
#  Metal 4           16
#-----------------------
#                   570 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.64 (MB)
#Total memory = 823.30 (MB)
#Peak memory = 989.95 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.64 (MB), peak = 989.95 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4169 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 1437 um.
#Total wire length on LAYER M3 = 1496 um.
#Total wire length on LAYER M4 = 836 um.
#Total wire length on LAYER MT = 133 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 574
#Up-Via Summary (total 574):
#           
#-----------------------
#  Metal 1          238
#  Metal 2          234
#  Metal 3           84
#  Metal 4           18
#-----------------------
#                   574 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Aug 29 14:06:28 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.67 (MB), peak = 989.95 (MB)
#
#Start Post Route Wire Spread.
#Done with 12 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4189 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 280 um.
#Total wire length on LAYER M2 = 1439 um.
#Total wire length on LAYER M3 = 1497 um.
#Total wire length on LAYER M4 = 838 um.
#Total wire length on LAYER MT = 134 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 574
#Up-Via Summary (total 574):
#           
#-----------------------
#  Metal 1          238
#  Metal 2          234
#  Metal 3           84
#  Metal 4           18
#-----------------------
#                   574 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.38 (MB), peak = 989.95 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4189 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 280 um.
#Total wire length on LAYER M2 = 1439 um.
#Total wire length on LAYER M3 = 1497 um.
#Total wire length on LAYER M4 = 838 um.
#Total wire length on LAYER MT = 134 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 574
#Up-Via Summary (total 574):
#           
#-----------------------
#  Metal 1          238
#  Metal 2          234
#  Metal 3           84
#  Metal 4           18
#-----------------------
#                   574 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.49 (MB), peak = 989.95 (MB)
#CELL_VIEW fet_dec,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.61 (MB), peak = 989.95 (MB)
#CELL_VIEW fet_dec,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4189 um.
#Total half perimeter of net bounding box = 3957 um.
#Total wire length on LAYER M1 = 280 um.
#Total wire length on LAYER M2 = 1439 um.
#Total wire length on LAYER M3 = 1497 um.
#Total wire length on LAYER M4 = 838 um.
#Total wire length on LAYER MT = 134 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 574
#Total number of multi-cut vias = 526 ( 91.6%)
#Total number of single cut vias = 48 (  8.4%)
#Up-Via Summary (total 574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          39 ( 16.4%)       199 ( 83.6%)        238
#  Metal 2           9 (  3.8%)       225 ( 96.2%)        234
#  Metal 3           0 (  0.0%)        84 (100.0%)         84
#  Metal 4           0 (  0.0%)        18 (100.0%)         18
#-----------------------------------------------------------
#                   48 (  8.4%)       526 ( 91.6%)        574 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.79 (MB)
#Total memory = 824.46 (MB)
#Peak memory = 989.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -73.05 (MB)
#Total memory = 817.13 (MB)
#Peak memory = 989.95 (MB)
#Number of warnings = 3
#Total number of warnings = 97
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 14:06:28 2017
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 821.10 (MB), peak = 989.95 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1040.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 86.2M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> redraw
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> zoomBox 58.52 45.08 65.24 55.16
<CMD> selectInst sll_18_12/g319
<CMD> deselectAll
<CMD> selectMarker 61.0400 47.6000 62.7200 52.6400 -1 12 88
<CMD> deselectAll
<CMD> selectObject Pin sll_18_12/g319/Q
<CMD> deselectAll
<CMD> selectMarker 61.0400 47.6000 62.7200 52.6400 -1 12 88
<CMD> deselectAll
<CMD> selectInst sll_18_12/g319
<CMD> deselectAll
<CMD> selectMarker 61.0400 47.6000 62.7200 52.6400 -1 12 88
<CMD> deselectAll
<CMD> selectWire 60.6200 45.5000 60.9000 49.7000 2 sll_18_12/n_9
<CMD> deselectAll
<CMD> selectVia 59.5000 46.6200 60.6200 46.9000 4 sll_18_12/n_15
<CMD> deselectAll
<CMD> selectWire 12.3200 47.1200 67.7600 48.0800 1 gnd!
<CMD> deselectAll
<CMD> fit
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1126.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3520
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 4
  Overlap     : 1
End Summary

  Verification Complete : 5 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 5.0M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec loaded}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1029.332M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 14:09:20 2017
viaInitial ends at Tue Aug 29 14:09:20 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.56min, fe_real=22.32min, fe_mem=821.2M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 821.168M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 851.176M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 28672 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 35840 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:02:34, real=0:22:20, peak res=575.7M, current mem=939.8M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=438.6M, current mem=949.6M)
Current (total cpu=0:02:34, real=0:22:20, peak res=575.7M, current mem=949.6M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:02:34, real=0:22:20, peak res=575.7M, current mem=949.6M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=438.9M, current mem=949.6M)
Current (total cpu=0:02:34, real=0:22:20, peak res=575.7M, current mem=949.6M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/loaded).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/loaded'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Restored 2 markers.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.6 0.25 12 12 12 12
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.557522123894 0.22 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.4921875 0.219866 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3.5 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 2.52

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 955.6M) ***
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
*** Begin SPECIAL ROUTE on Tue Aug 29 14:11:08 2017 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/rundir_innovus
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2047.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 483 macros, 10 used
Read in 7 components
  7 core components: 7 unplaced, 0 placed, 0 fixed
Read in 37 logical pins
Read in 37 nets
Read in 3 special nets, 2 routed
Read in 14 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 16
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 8
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2049.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 via definition ...

sroute post-processing starts at Tue Aug 29 14:11:08 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug 29 14:11:08 2017

sroute post-processing starts at Tue Aug 29 14:11:08 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug 29 14:11:08 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 949.57 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 949.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 949.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec pins}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 32 strips and 24 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec pins
}
---#   Saved As OA: fet_dec_OADB fet_dec pins

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 28672 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:02:40, real=0:25:20, peak res=575.7M, current mem=939.9M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=450.0M, current mem=949.6M)
Current (total cpu=0:02:40, real=0:25:20, peak res=575.7M, current mem=949.6M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:02:40, real=0:25:20, peak res=575.7M, current mem=949.6M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=450.3M, current mem=949.6M)
Current (total cpu=0:02:40, real=0:25:20, peak res=575.7M, current mem=949.6M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
*** Enable all active views. ***
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1097.36 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1097.4M) ***
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:41 mem=1097.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.21 sec
Total Real time: 1.0 sec
Total Memory Usage: 1025.960938 Mbytes
<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec preplace}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: preplace
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 32 strips and 24 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec preplace
}
---#   Saved As OA: fet_dec_OADB fet_dec preplace

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1103.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1103.2M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1089.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1089.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=1089.1M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.240.
Density for the design = 0.240.
       = stdcell_area 197 sites (556 um^2) / alloc_area 820 sites (2315 um^2).
Pin Density = 0.2109.
            = total # of pins 189 / total area 896.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.329e+03 (2.82e+02 1.05e+03)
              Est.  stn bbox = 1.382e+03 (2.95e+02 1.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1103.3M
Iteration  2: Total net bbox = 1.329e+03 (2.82e+02 1.05e+03)
              Est.  stn bbox = 1.382e+03 (2.95e+02 1.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1103.3M
Iteration  3: Total net bbox = 1.037e+03 (2.44e+02 7.92e+02)
              Est.  stn bbox = 1.098e+03 (2.71e+02 8.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1103.3M
Iteration  4: Total net bbox = 1.505e+03 (5.86e+02 9.18e+02)
              Est.  stn bbox = 1.625e+03 (6.44e+02 9.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1103.3M
Iteration  5: Total net bbox = 1.646e+03 (5.76e+02 1.07e+03)
              Est.  stn bbox = 1.762e+03 (6.42e+02 1.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1103.3M
Iteration  6: Total net bbox = 1.440e+03 (4.18e+02 1.02e+03)
              Est.  stn bbox = 1.554e+03 (4.81e+02 1.07e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1103.3M
*** cost = 1.440e+03 (4.18e+02 1.02e+03) (cpu for global=0:00:00.0) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:51 mem=1020.9M) ***
Total net bbox length = 1.469e+03 (4.469e+02 1.022e+03) (ext = 7.921e+02)
Density distribution unevenness ratio = 1.815%
Move report: Detail placement moves 53 insts, mean move: 3.00 um, max move: 13.34 um
	Max move on inst (sll_18_12/g197): (52.25, 35.91) --> (62.16, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1020.9MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 3.00 um
Max displacement: 13.34 um (Instance: sll_18_12/g197) (52.252, 35.911) -> (62.16, 32.48)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
Total net bbox length = 1.539e+03 (4.672e+02 1.072e+03) (ext = 8.180e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1020.9MB
*** Finished refinePlace (0:02:51 mem=1020.9M) ***
*** End of Placement (cpu=0:00:08.4, real=0:00:09.0, mem=1020.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 2.276%
*** Free Virtual Timing Model ...(mem=1020.9M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=28 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.386000e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.037100e+02um, number of vias: 190
[NR-eagl] Layer3(M3)(H) length: 4.530400e+02um, number of vias: 14
[NR-eagl] Layer4(M4)(V) length: 2.396600e+02um, number of vias: 2
[NR-eagl] Layer5(MT)(H) length: 5.600000e-01um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.596970e+03um, number of vias: 358
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 1020.9M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 49 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec preplace}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1008.633M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 14:13:54 2017
viaInitial ends at Tue Aug 29 14:13:54 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.93min, fe_real=26.87min, fe_mem=823.4M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 823.363M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 855.371M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 27648 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:02:56, real=0:26:54, peak res=575.7M, current mem=945.5M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=450.0M, current mem=955.2M)
Current (total cpu=0:02:56, real=0:26:55, peak res=575.7M, current mem=955.2M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:02:56, real=0:26:55, peak res=575.7M, current mem=955.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=450.3M, current mem=955.2M)
Current (total cpu=0:02:57, real=0:26:55, peak res=575.7M, current mem=955.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/preplace).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/preplace'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 96320 59920)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
'set_default_switching_activity' finished successfully.
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  3 1 2 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1110.56 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1110.6M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1096.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1096.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.0 mem=1096.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.240.
Density for the design = 0.240.
       = stdcell_area 197 sites (556 um^2) / alloc_area 820 sites (2315 um^2).
Pin Density = 0.2109.
            = total # of pins 189 / total area 896.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.329e+03 (2.82e+02 1.05e+03)
              Est.  stn bbox = 1.382e+03 (2.95e+02 1.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.6M
Iteration  2: Total net bbox = 1.329e+03 (2.82e+02 1.05e+03)
              Est.  stn bbox = 1.382e+03 (2.95e+02 1.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.6M
Iteration  3: Total net bbox = 1.037e+03 (2.44e+02 7.92e+02)
              Est.  stn bbox = 1.098e+03 (2.71e+02 8.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.6M
Iteration  4: Total net bbox = 1.505e+03 (5.86e+02 9.18e+02)
              Est.  stn bbox = 1.625e+03 (6.44e+02 9.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.6M
Iteration  5: Total net bbox = 1.646e+03 (5.76e+02 1.07e+03)
              Est.  stn bbox = 1.762e+03 (6.42e+02 1.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.6M
Iteration  6: Total net bbox = 1.598e+03 (5.76e+02 1.02e+03)
              Est.  stn bbox = 1.714e+03 (6.41e+02 1.07e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.6M
*** cost = 1.598e+03 (5.76e+02 1.02e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:09 mem=1023.1M) ***
Total net bbox length = 1.598e+03 (5.756e+02 1.022e+03) (ext = 9.062e+02)
Density distribution unevenness ratio = 1.815%
Move report: Detail placement moves 53 insts, mean move: 3.04 um, max move: 13.38 um
	Max move on inst (sll_18_12/g197): (52.23, 35.94) --> (62.16, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1023.1MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 3.04 um
Max displacement: 13.38 um (Instance: sll_18_12/g197) (52.232, 35.936) -> (62.16, 32.48)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
Total net bbox length = 1.647e+03 (5.774e+02 1.070e+03) (ext = 9.110e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1023.1MB
*** Finished refinePlace (0:03:09 mem=1023.1M) ***
*** End of Placement (cpu=0:00:08.4, real=0:00:08.0, mem=1023.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 2.276%
*** Free Virtual Timing Model ...(mem=1023.1M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=28 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.542240e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.234100e+02um, number of vias: 216
[NR-eagl] Layer3(M3)(H) length: 6.218800e+02um, number of vias: 46
[NR-eagl] Layer4(M4)(V) length: 2.286200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.773910e+03um, number of vias: 414
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:10, real = 0: 0:10, mem = 1023.1M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 49 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:in[0] across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for in[0]... 
  clock_tree in[0] contains 32 sinks and 0 clock gates.
  Extraction for in[0] complete.
Extracting original clock gating for in[0] done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1035.2M, init mem=1035.2M)
*info: Placed = 53            
*info: Unplaced = 0           
Placement Density:21.99%(556/2529)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1035.2M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.in[0]/test has been identified as a duplicate of: in[0]/func
The skew group in[0]/test has been identified as a duplicate of: in[0]/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1029.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=28 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.542240e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.234100e+02um, number of vias: 216
[NR-eagl] Layer3(M3)(H) length: 6.218800e+02um, number of vias: 46
[NR-eagl] Layer4(M4)(V) length: 2.286200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.773910e+03um, number of vias: 414
[NR-eagl] End Peak syMemory usage = 1029.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -modulePlan true -placeIoPins false -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree in[0]:
  Non-default CCOpt properties for clock tree in[0]:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 5771.494um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group in[0]/func:
    Sources:                     pin in[0]
    Total number of sinks:       32
    Delay constrained sinks:     0
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=1, cg=0, l=36, total=37
      cell areas     : b=0.000um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=1281.370um^2
    Clustering clock_tree in[0]... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree in[0] done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:03:13 mem=1101.2M) ***
Total net bbox length = 2.595e+03 (9.555e+02 1.640e+03) (ext = 1.822e+03)
**ERROR: (IMPSP-2002):	Density too high (159.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.595e+03 (9.555e+02 1.640e+03) (ext = 1.822e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1101.2MB
*** Finished refinePlace (0:03:13 mem=1101.2M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (45.360000, 42.560000) for an instance of lib_cell lib_cell NOR2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (45.360000, 42.560000) for an instance of lib_cell lib_cell CLKBUFX32 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ----------------------------------
      Movement (um)      Number of cells
      ----------------------------------
      [0.7,6.342)              44
      [6.342,11.984)            1
      [11.984,17.626)           1
      [17.626,23.268)           4
      [23.268,28.91)            1
      [28.91,34.552)            6
      [34.552,40.194)           6
      [40.194,45.836)           0
      [45.836,51.478)           4
      [51.478,57.12)            2
      ----------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ------------------------------------------------------------------------------------------------------------------------------------------------
          57.12        (49.070,45.580)    (22.190,15.340)    cell sll_18_12/g327 (a lib_cell NOR2X12) at (18.480,12.320), in power domain auto-default
          57.12        (49.070,45.580)    (75.950,15.340)    cell sll_18_12/g330 (a lib_cell NOR2X12) at (72.240,12.320), in power domain auto-default
          48.16        (49.070,45.580)    (31.150,15.340)    cell sll_18_12/g339 (a lib_cell NOR2X12) at (27.440,12.320), in power domain auto-default
          48.16        (49.070,45.580)    (66.990,15.340)    cell sll_18_12/g346 (a lib_cell NOR2X12) at (63.280,12.320), in power domain auto-default
          47.04        (49.070,45.580)    (22.190,25.420)    cell sll_18_12/g316 (a lib_cell NOR2X12) at (18.480,22.400), in power domain auto-default
          47.04        (49.070,45.580)    (75.950,25.420)    cell sll_18_12/g317 (a lib_cell NOR2X12) at (72.240,22.400), in power domain auto-default
          39.2         (49.070,45.580)    (19.950,35.500)    cell sll_18_12/g325 (a lib_cell NOR2X12) at (16.240,32.480), in power domain auto-default
          39.2         (49.070,45.580)    (58.030,15.340)    cell sll_18_12/g331 (a lib_cell NOR2X12) at (54.320,12.320), in power domain auto-default
          39.2         (49.070,45.580)    (40.110,15.340)    cell sll_18_12/g334 (a lib_cell NOR2X12) at (36.400,12.320), in power domain auto-default
          38.08        (49.070,45.580)    (31.150,25.420)    cell sll_18_12/g338 (a lib_cell NOR2X12) at (27.440,22.400), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Rebuilding timing graph Clock DAG stats after 'Clustering':
    Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
    Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
    Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.212pF, total=0.399pF
    Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1173.083um, leaf=1604.040um, total=2777.123um
    Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Rebuilding timing graph Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.507),top(nil), margined worst slew is leaf(0.132),trunk(0.507),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=86 and nets=294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1029.891M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
  Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.220pF, total=0.411pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1173.083um, leaf=1604.040um, total=2777.123um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.132),trunk(0.509),top(nil), margined worst slew is leaf(0.132),trunk(0.509),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.220pF, total=0.411pF
      wire lengths   : top=0.000um, trunk=1173.083um, leaf=1604.040um, total=2777.123um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.509),top(nil), margined worst slew is leaf(0.132),trunk(0.509),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.220pF, total=0.411pF
      wire lengths   : top=0.000um, trunk=1173.083um, leaf=1604.040um, total=2777.123um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree in[0]: worst slew is leaf(0.132),trunk(0.509),top(nil), margined worst slew is leaf(0.132),trunk(0.509),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.189pF, leaf=0.220pF, total=0.409pF
      wire lengths   : top=0.000um, trunk=1158.093um, leaf=1604.040um, total=2762.133um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.875),top(nil), margined worst slew is leaf(0.133),trunk(1.875),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.189pF, leaf=0.220pF, total=0.409pF
      wire lengths   : top=0.000um, trunk=1158.093um, leaf=1604.040um, total=2762.133um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.875),top(nil), margined worst slew is leaf(0.133),trunk(1.875),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.189pF, leaf=0.220pF, total=0.409pF
      wire lengths   : top=0.000um, trunk=1158.093um, leaf=1604.040um, total=2762.133um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.875),top(nil), margined worst slew is leaf(0.133),trunk(1.875),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.189pF, leaf=0.220pF, total=0.409pF
      wire lengths   : top=0.000um, trunk=1158.093um, leaf=1604.040um, total=2762.133um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.875),top(nil), margined worst slew is leaf(0.133),trunk(1.875),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.189pF, leaf=0.220pF, total=0.409pF
      wire lengths   : top=0.000um, trunk=1158.093um, leaf=1604.040um, total=2762.133um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.875),top(nil), margined worst slew is leaf(0.133),trunk(1.875),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.189pF, leaf=0.220pF, total=0.409pF
      wire lengths   : top=0.000um, trunk=1158.093um, leaf=1604.040um, total=2762.133um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree in[0]: worst slew is leaf(0.133),trunk(1.875),top(nil), margined worst slew is leaf(0.133),trunk(1.875),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (45.360000, 42.560000) for an instance of lib_cell lib_cell CLKBUFX3 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
          wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
          wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=32, i=1, cg=0, l=36, total=69
    cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
    gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
    wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
    wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
    sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
          wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
          wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing step done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=0.221pF, total=0.480pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.870),top(nil), margined worst slew is leaf(0.997),trunk(0.870),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1031.859M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
  Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.261pF, leaf=0.222pF, total=0.482pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.997),trunk(0.873),top(nil), margined worst slew is leaf(0.997),trunk(0.873),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.132pF, leaf=8.000pF, total=8.132pF
      wire capacitance : top=0.000pF, trunk=0.261pF, leaf=0.222pF, total=0.482pF
      wire lengths   : top=0.000um, trunk=1674.090um, leaf=1566.400um, total=3240.490um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.873),top(nil), margined worst slew is leaf(0.997),trunk(0.873),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.132pF fall=8.120pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.127pF fall=8.115pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      wire capacitance : top=0.000pF, trunk=0.261pF, leaf=0.222pF, total=0.482pF
      wire lengths   : top=0.000um, trunk=1675.875um, leaf=1566.400um, total=3242.275um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.876),top(nil), margined worst slew is leaf(0.997),trunk(0.876),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 3 done.
  Total capacitance is (rise=8.609pF fall=8.597pF), of which (rise=0.482pF fall=0.482pF) is wire, and (rise=8.127pF fall=8.115pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:14 mem=1101.1M) ***
Total net bbox length = 4.081e+03 (2.174e+03 1.907e+03) (ext = 1.734e+03)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 8 insts, mean move: 2.59 um, max move: 5.04 um
	Max move on inst (sll_18_12/g195): (74.48, 32.48) --> (74.48, 27.44)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1101.1MB
Summary Report:
Instances move: 8 (out of 16 movable)
Mean displacement: 2.59 um
Max displacement: 5.04 um (Instance: sll_18_12/g195) (74.48, 32.48) -> (74.48, 27.44)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.093e+03 (2.174e+03 1.919e+03) (ext = 1.734e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1101.1MB
*** Finished refinePlace (0:03:14 mem=1101.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:14 mem=1101.1M) ***
Total net bbox length = 4.093e+03 (2.174e+03 1.919e+03) (ext = 1.734e+03)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 24 insts, mean move: 5.41 um, max move: 10.64 um
	Max move on inst (sll_18_12/g329): (56.56, 32.48) --> (57.12, 42.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1101.1MB
Summary Report:
Instances move: 24 (out of 85 movable)
Mean displacement: 5.41 um
Max displacement: 10.64 um (Instance: sll_18_12/g329) (56.56, 32.48) -> (57.12, 42.56)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NOR2XL
Total net bbox length = 4.072e+03 (2.183e+03 1.889e+03) (ext = 1.719e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1101.1MB
*** Finished refinePlace (0:03:14 mem=1101.1M) ***
*
* Moved 16 and flipped 2 of 69 clock instance(s) during refinement.
* The largest move was 10.64 microns for sll_18_12/g329.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        70 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:    19 (unrouted=10, trialRouted=9, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1102.656M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 14:15:45 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 290 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.81 (MB), peak = 1051.61 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 14:15:46 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 14:15:46 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          79          28          77     6.49%
#  Metal 2        V         142          30          77     0.00%
#  Metal 3        H         107           0          77     0.00%
#  Metal 4        V         172           0          77     0.00%
#  Metal 5        H         107           0          77     0.00%
#  Metal 6        V          19           0          77     0.00%
#  --------------------------------------------------------------
#  Total                    626       7.27%  462     1.08%
#
#  70 nets (23.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.30 (MB), peak = 1051.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.52 (MB), peak = 1051.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.52 (MB), peak = 1051.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 204 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 19 (skipped).
#Total number of nets in the design = 293.
#
#19 skipped nets do not have any wires.
#70 routable nets have only global wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70               0  
#------------------------------------------------
#        Total                 70               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3461 um.
#Total half perimeter of net bounding box = 3324 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1334 um.
#Total wire length on LAYER M3 = 1680 um.
#Total wire length on LAYER M4 = 396 um.
#Total wire length on LAYER MT = 50 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 302
#Up-Via Summary (total 302):
#           
#-----------------------
#  Metal 1          137
#  Metal 2          135
#  Metal 3           26
#  Metal 4            4
#-----------------------
#                   302 
#
#Total number of involved priority nets 70
#Maximum src to sink distance for priority net 117.1
#Average of max src_to_sink distance for priority net 55.1
#Average of ave src_to_sink distance for priority net 53.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.52 (MB), peak = 1051.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.52 (MB), peak = 1051.61 (MB)
#Start Track Assignment.
#Done with 97 horizontal wires in 1 hboxes and 107 vertical wires in 1 hboxes.
#Done with 23 horizontal wires in 1 hboxes and 26 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3581 um.
#Total half perimeter of net bounding box = 3324 um.
#Total wire length on LAYER M1 = 35 um.
#Total wire length on LAYER M2 = 1371 um.
#Total wire length on LAYER M3 = 1730 um.
#Total wire length on LAYER M4 = 395 um.
#Total wire length on LAYER MT = 50 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 302
#Up-Via Summary (total 302):
#           
#-----------------------
#  Metal 1          137
#  Metal 2          135
#  Metal 3           26
#  Metal 4            4
#-----------------------
#                   302 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.53 (MB), peak = 1051.61 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.82 (MB)
#Total memory = 876.53 (MB)
#Peak memory = 1051.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.62 (MB), peak = 1051.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.72 (MB), peak = 1051.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.24 (MB), peak = 1051.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 3370 um.
#Total half perimeter of net bounding box = 3324 um.
#Total wire length on LAYER M1 = 36 um.
#Total wire length on LAYER M2 = 1040 um.
#Total wire length on LAYER M3 = 1622 um.
#Total wire length on LAYER M4 = 600 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 389
#Up-Via Summary (total 389):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          184
#  Metal 3           63
#  Metal 4            4
#-----------------------
#                   389 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.36 (MB)
#Total memory = 879.89 (MB)
#Peak memory = 1051.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.36 (MB)
#Total memory = 879.89 (MB)
#Peak memory = 1051.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.08 (MB)
#Total memory = 875.92 (MB)
#Peak memory = 1051.61 (MB)
#Number of warnings = 40
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 14:15:46 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            1
       10.000      20.000            8
       20.000      30.000           10
       30.000      40.000           13
       40.000      50.000           14
       50.000      60.000           10
       60.000      70.000            7
       70.000      80.000            6
       80.000      90.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           7
        0.000     10.000          58
       10.000     20.000           1
       20.000     30.000           2
       30.000     40.000           1
       40.000     50.000           0
       50.000     60.000           0
       60.000     70.000           0
       70.000     80.000           1
      -------------------------------------
      
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=28 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 70  numPreroutedWires = 550
[NR-eagl] Read numTotalNets=89  numIgnoredNets=70
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 19 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 24.05% V. EstWL: 9.172800e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.44% H + 0.87% V
[NR-eagl] Overflow after earlyGlobalRoute 0.44% H + 22.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.640000e+01um, number of vias: 216
[NR-eagl] Layer2(M2)(V) length: 1.156390e+03um, number of vias: 268
[NR-eagl] Layer3(M3)(H) length: 1.711920e+03um, number of vias: 133
[NR-eagl] Layer4(M4)(V) length: 8.861480e+02um, number of vias: 69
[NR-eagl] Layer5(MT)(H) length: 5.224800e+02um, number of vias: 2
[NR-eagl] Layer6(AM)(V) length: 1.120000e+00um, number of vias: 0
[NR-eagl] Total length: 4.314458e+03um, number of vias: 688
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1060.398M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
      wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree in[0]: worst slew is leaf(0.952),trunk(0.248),top(nil), margined worst slew is leaf(0.952),trunk(0.248),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1192.56 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1192.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
        wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
        wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
        wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
        wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
          gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
          wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
          wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree in[0]: worst slew is leaf(0.998),trunk(0.963),top(nil), margined worst slew is leaf(0.998),trunk(0.963),top(nil)
          skew_group in[0]/func: unconstrained
        Clock network insertion delays are now [infns, -infns] average infns std.dev infns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1070.551M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
      Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
      Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=0, trialRouted=19, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
      wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
      wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree in[0]: worst slew is leaf(0.998),trunk(0.963),top(nil), margined worst slew is leaf(0.998),trunk(0.963),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         32      451.584
  Inverters        1        8.467
  Clock Gates      0        0.000
  Clock Logic     36      304.819
  All             69      764.870
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1786.960
  Leaf      1583.120
  Total     3370.080
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.127    0.259    0.386
  Leaf     8.000    0.225    8.225
  Total    8.127    0.484    8.610
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   32      8.000     0.250       0.000      0.250    0.250
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree in[0]         0.963               0.998
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------
    (empty table)
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

Setting all clocks to propagated mode.
test func
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Clock DAG stats after update timingGraph:
  cell counts    : b=32, i=1, cg=0, l=36, total=69
  cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
  gate capacitance : top=0.000pF, trunk=0.127pF, leaf=8.000pF, total=8.127pF
  wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.225pF, total=0.484pF
  wire lengths   : top=0.000um, trunk=1786.960um, leaf=1583.120um, total=3370.080um
  sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree in[0]: worst slew is leaf(0.998),trunk(0.963),top(nil), margined worst slew is leaf(0.998),trunk(0.963),top(nil)
  skew_group in[0]/func: unconstrained
Clock network insertion delays are now [infns, -infns] average infns std.dev infns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from in[0]/func to in[0]/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from in[0]/func to in[0]/test (the duplicate skew group).
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2269        3  Failed to find a legal location near (%f...
*** Message Summary: 7 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1054.4M, totSessionCpu=0:03:15 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1127.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1127.8M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1070.5M)
Extraction called for design 'fet_dec' of instances=85 and nets=93 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1070.535M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1127.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1127.8M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:16 mem=1127.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.233 | 118.233 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 118.233 | 118.233 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 118.233 | 118.233 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
Routing Overflow: 0.44% H and 22.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.31 sec
Total Real time: 0.0 sec
Total Memory Usage: 1070.535156 Mbytes
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1092.6M, totSessionCpu=0:03:22 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1092.6M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 118.233 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   68    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1136.3M, totSessionCpu=0:03:26 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1136.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1136.3M) ***
*** Starting optimizing excluded clock nets MEM= 1136.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1136.3M) ***

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 

Active setup views:
 test_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
doiPBLastSyncSlave

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1177.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1177.5M) ***
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1122.3M, totSessionCpu=0:03:27 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.233 | 118.233 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
Routing Overflow: 0.44% H and 22.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1120.3M, totSessionCpu=0:03:27 **
*** Finished optDesign ***
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec opt}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: opt
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 32 strips and 24 vias are crated in OA database.
Created 85 insts; 170 instTerms; 93 nets; 270 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/opt/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec opt
}
---#   Saved As OA: fet_dec_OADB fet_dec opt

<CMD> setMaxRouteLayer 5
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 944.63 (MB), peak = 1051.61 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1120.3M, init mem=1120.3M)
*info: Placed = 85             (Fixed = 69)
*info: Unplaced = 0           
Placement Density:35.94%(909/2529)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1120.3M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (70) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1120.3M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Aug 29 14:17:14 2017
#
#Generating timing data, please wait...
#90 total nets, 70 already routed, 70 will ignore in trialRoute
#Dump tif for version 2.1
End delay calculation. (MEM=1136.34 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.90 (MB), peak = 1051.61 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_19574.tif.gz ...
#Read in timing information for 37 ports, 85 instances from timing file .timing_file_19574.tif.gz.
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 90 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.95 (MB), peak = 1051.61 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#33 routed nets are extracted.
#37 routed nets are imported.
#19 (20.43%) nets are without wires.
#4 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 93.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 14:17:14 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 14:17:14 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          79          28          77     6.49%
#  Metal 2        V         142          30          77     0.00%
#  Metal 3        H         107           0          77     0.00%
#  Metal 4        V         172           0          77     0.00%
#  Metal 5        H         107           0          77     0.00%
#  --------------------------------------------------------------
#  Total                    607       8.72%  385     1.30%
#
#  70 nets (75.27%) with 1 preferred extra spacing.
#WARNING (NRGR-7) There are too many nets (75.27%) with extra spacing. This may later cause serious detour problem.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.43 (MB), peak = 1051.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.43 (MB), peak = 1051.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.43 (MB), peak = 1051.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 89.
#Total number of nets in the design = 93.
#
#19 routable nets have only global wires.
#70 routable nets have only detail routed wires.
#70 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              19  
#-----------------------------
#        Total              19  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(2.60%)   (2.60%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.52%)   (0.52%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 1.30% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4482 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 36 um.
#Total wire length on LAYER M2 = 1547 um.
#Total wire length on LAYER M3 = 2177 um.
#Total wire length on LAYER M4 = 651 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 532
#Up-Via Summary (total 532):
#           
#-----------------------
#  Metal 1          215
#  Metal 2          246
#  Metal 3           67
#  Metal 4            4
#-----------------------
#                   532 
#
#Max overcon = 1 tracks.
#Total overcon = 0.52%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.43 (MB), peak = 1051.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.43 (MB), peak = 1051.61 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 44 vertical wires in 1 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4560 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 94 um.
#Total wire length on LAYER M2 = 1538 um.
#Total wire length on LAYER M3 = 2198 um.
#Total wire length on LAYER M4 = 659 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 532
#Up-Via Summary (total 532):
#           
#-----------------------
#  Metal 1          215
#  Metal 2          246
#  Metal 3           67
#  Metal 4            4
#-----------------------
#                   532 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.45 (MB), peak = 1051.61 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.50 (MB)
#Total memory = 874.45 (MB)
#Peak memory = 1051.61 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        0        2
#	M2            0        1        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.89 (MB), peak = 1051.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.34 (MB), peak = 1051.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.22 (MB), peak = 1051.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.06 (MB), peak = 1051.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.06 (MB), peak = 1051.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4461 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 414 um.
#Total wire length on LAYER M2 = 1417 um.
#Total wire length on LAYER M3 = 1841 um.
#Total wire length on LAYER M4 = 718 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
#  Metal 1          257
#  Metal 2          228
#  Metal 3           78
#  Metal 4            4
#-----------------------
#                   567 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.25 (MB)
#Total memory = 876.69 (MB)
#Peak memory = 1051.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.85 (MB), peak = 1051.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4461 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 414 um.
#Total wire length on LAYER M2 = 1417 um.
#Total wire length on LAYER M3 = 1841 um.
#Total wire length on LAYER M4 = 718 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
#  Metal 1          257
#  Metal 2          228
#  Metal 3           78
#  Metal 4            4
#-----------------------
#                   567 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Aug 29 14:17:15 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.85 (MB), peak = 1051.61 (MB)
#
#Start Post Route Wire Spread.
#Done with 14 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4478 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 427 um.
#Total wire length on LAYER M2 = 1418 um.
#Total wire length on LAYER M3 = 1841 um.
#Total wire length on LAYER M4 = 721 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
#  Metal 1          257
#  Metal 2          228
#  Metal 3           78
#  Metal 4            4
#-----------------------
#                   567 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.14 (MB), peak = 1051.61 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4478 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 427 um.
#Total wire length on LAYER M2 = 1418 um.
#Total wire length on LAYER M3 = 1841 um.
#Total wire length on LAYER M4 = 721 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
#  Metal 1          257
#  Metal 2          228
#  Metal 3           78
#  Metal 4            4
#-----------------------
#                   567 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 897.41 (MB), peak = 1051.61 (MB)
#CELL_VIEW fet_dec,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.26 (MB), peak = 1051.61 (MB)
#CELL_VIEW fet_dec,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 4478 um.
#Total half perimeter of net bounding box = 4203 um.
#Total wire length on LAYER M1 = 427 um.
#Total wire length on LAYER M2 = 1418 um.
#Total wire length on LAYER M3 = 1841 um.
#Total wire length on LAYER M4 = 721 um.
#Total wire length on LAYER MT = 71 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 567
#Total number of multi-cut vias = 527 ( 92.9%)
#Total number of single cut vias = 40 (  7.1%)
#Up-Via Summary (total 567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          35 ( 13.6%)       222 ( 86.4%)        257
#  Metal 2           5 (  2.2%)       223 ( 97.8%)        228
#  Metal 3           0 (  0.0%)        78 (100.0%)         78
#  Metal 4           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                   40 (  7.1%)       527 ( 92.9%)        567 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.66 (MB)
#Total memory = 877.10 (MB)
#Peak memory = 1051.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -71.50 (MB)
#Total memory = 873.13 (MB)
#Peak memory = 1051.61 (MB)
#Number of warnings = 1
#Total number of warnings = 139
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 14:17:15 2017
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 873.13 (MB), peak = 1051.61 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1064.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 90.8M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Aug 29 14:18:24 2017

Design Name: fet_dec
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (96.3200, 59.9200)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Aug 29 14:18:24 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1159.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3520
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.9M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> uiSetTool select
<CMD> uiSetTool moveWire
<CMD> uiSetTool stretchWire
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec routed}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 32 strips and 24 vias are crated in OA database.
Created 85 insts; 170 instTerms; 93 nets; 286 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec routed
}
---#   Saved As OA: fet_dec_OADB fet_dec routed

<CMD> addFiller -cell FILLCAPX32 FILLCAPX16 FILLCAPX8 FILLCAPX4 -prefix FILLERCAP
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILLCAPX32 / prefix FILLERCAP).
*INFO:   Added 2 filler insts (cell FILLCAPX16 / prefix FILLERCAP).
*INFO:   Added 5 filler insts (cell FILLCAPX8 / prefix FILLERCAP).
*INFO:   Added 17 filler insts (cell FILLCAPX4 / prefix FILLERCAP).
*INFO: Total 25 filler insts added - prefix FILLERCAP (CPU: 0:00:00.1).
For 25 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 5 filler insts (cell FILLCELLX32 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILLCELLX16 / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILLCELLX8 / prefix FILLER).
*INFO:   Added 16 filler insts (cell FILLCELLX4 / prefix FILLER).
*INFO:   Added 60 filler insts (cell FILLCELLX2 / prefix FILLER).
*INFO:   Added 18 filler insts (cell FILLCELLX1 / prefix FILLER).
*INFO: Total 103 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 103 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec final}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 32 strips and 24 vias are crated in OA database.
Created 213 insts; 426 instTerms; 93 nets; 286 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec final
}
---#   Saved As OA: fet_dec_OADB fet_dec final

<CMD> timeDesign -postRoute -expandedViews
*** Enable all active views. ***
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_NqWlbT.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1076.9M)
Extracted 10.2201% (CPU Time= 0:00:00.0  MEM= 1110.9M)
Extracted 20.283% (CPU Time= 0:00:00.0  MEM= 1110.9M)
Extracted 30.1887% (CPU Time= 0:00:00.0  MEM= 1110.9M)
Extracted 40.2516% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Extracted 50.3145% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Extracted 60.2201% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Extracted 70.283% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Extracted 80.1887% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Extracted 90.2516% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1142.9M)
Number of Extracted Resistors     : 1261
Number of Extracted Ground Cap.   : 1292
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1116.898M)
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1142.29 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1142.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:33 mem=1142.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.169 | 118.169 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 118.169 | 118.169 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 118.169 | 118.169 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.33 sec
Total Real time: 0.0 sec
Total Memory Usage: 1085.050781 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_NqWlbT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1083.1M)
Extracted 10.2201% (CPU Time= 0:00:00.0  MEM= 1127.1M)
Extracted 20.283% (CPU Time= 0:00:00.0  MEM= 1127.1M)
Extracted 30.1887% (CPU Time= 0:00:00.0  MEM= 1127.1M)
Extracted 40.2516% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 50.3145% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 60.2201% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 70.283% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 80.1887% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 90.2516% (CPU Time= 0:00:00.1  MEM= 1160.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1160.1M)
Number of Extracted Resistors     : 1261
Number of Extracted Ground Cap.   : 1292
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1134.070M)
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1143.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1143.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:34 mem=1143.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.305 |-122.305 |
|           TNS (ns):| -2199.7 | -2199.7 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_min            |-122.305 |-122.305 |
|                    | -2199.7 | -2199.7 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_min            |-122.305 |-122.305 |
|                    | -2199.7 | -2199.7 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 1069.894531 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_NqWlbT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1069.9M)
Extracted 10.2201% (CPU Time= 0:00:00.1  MEM= 1113.9M)
Extracted 20.283% (CPU Time= 0:00:00.1  MEM= 1113.9M)
Extracted 30.1887% (CPU Time= 0:00:00.1  MEM= 1113.9M)
Extracted 40.2516% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 50.3145% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 60.2201% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 70.283% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 80.1887% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 90.2516% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Number of Extracted Resistors     : 1261
Number of Extracted Ground Cap.   : 1292
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1119.914M)
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1143.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1143.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:36 mem=1143.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.305 |-122.305 |
|           TNS (ns):| -2199.7 | -2199.7 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_min            |-122.305 |-122.305 |
|                    | -2199.7 | -2199.7 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_min            |-122.305 |-122.305 |
|                    | -2199.7 | -2199.7 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 0.0 sec
Total Memory Usage: 1069.894531 Mbytes
<CMD> timeDesign -postRoute -expandedViews
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_NqWlbT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1069.9M)
Extracted 10.2201% (CPU Time= 0:00:00.0  MEM= 1113.9M)
Extracted 20.283% (CPU Time= 0:00:00.0  MEM= 1113.9M)
Extracted 30.1887% (CPU Time= 0:00:00.0  MEM= 1113.9M)
Extracted 40.2516% (CPU Time= 0:00:00.0  MEM= 1145.9M)
Extracted 50.3145% (CPU Time= 0:00:00.0  MEM= 1145.9M)
Extracted 60.2201% (CPU Time= 0:00:00.0  MEM= 1145.9M)
Extracted 70.283% (CPU Time= 0:00:00.0  MEM= 1145.9M)
Extracted 80.1887% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 90.2516% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1145.9M)
Number of Extracted Resistors     : 1261
Number of Extracted Ground Cap.   : 1292
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1119.914M)
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1143.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1143.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:36 mem=1143.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.169 | 118.169 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 118.169 | 118.169 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 118.169 | 118.169 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 1.0 sec
Total Memory Usage: 1086.058594 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/fet_dec_19574_NqWlbT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1084.1M)
Extracted 10.2201% (CPU Time= 0:00:00.0  MEM= 1128.1M)
Extracted 20.283% (CPU Time= 0:00:00.0  MEM= 1128.1M)
Extracted 30.1887% (CPU Time= 0:00:00.0  MEM= 1128.1M)
Extracted 40.2516% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 50.3145% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 60.2201% (CPU Time= 0:00:00.0  MEM= 1160.1M)
Extracted 70.283% (CPU Time= 0:00:00.1  MEM= 1160.1M)
Extracted 80.1887% (CPU Time= 0:00:00.1  MEM= 1160.1M)
Extracted 90.2516% (CPU Time= 0:00:00.1  MEM= 1160.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1160.1M)
Number of Extracted Resistors     : 1261
Number of Extracted Ground Cap.   : 1292
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1134.070M)
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1143.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1143.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:36 mem=1143.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.305 |-122.305 |
|           TNS (ns):| -2199.7 | -2199.7 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_min            |-122.305 |-122.305 |
|                    | -2199.7 | -2199.7 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_min            |-122.305 |-122.305 |
|                    | -2199.7 | -2199.7 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.41 sec
Total Real time: 1.0 sec
Total Memory Usage: 1069.894531 Mbytes
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Aug 29 14:43:33 2017

Design Name: fet_dec
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (96.3200, 59.9200)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Aug 29 14:43:33 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyProcessAntenna -reportfile fet_dec.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: fet_dec.antenna.rpt
LEF Macro File: fet_dec.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> add_text -label {in[4]} -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 50.12 59.36
<CMD> add_text -label {in[3]} -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 49.0 59.36
<CMD> add_text -label {in[2]} -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 47.88 59.36
<CMD> add_text -label {in[1]} -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 46.76 59.36
<CMD> add_text -label {in[0]} -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 45.64 59.36
<CMD> add_text -label {out[31]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 31.08 0.56
<CMD> add_text -label {out[30]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 32.2 0.56
<CMD> add_text -label {out[29]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 33.32 0.56
<CMD> add_text -label {out[28]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 34.44 0.56
<CMD> add_text -label {out[27]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 35.56 0.56
<CMD> add_text -label {out[26]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 36.68 0.56
<CMD> add_text -label {out[25]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 37.8 0.56
<CMD> add_text -label {out[24]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 38.92 0.56
<CMD> add_text -label {out[23]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 40.04 0.56
<CMD> add_text -label {out[22]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 41.16 0.56
<CMD> add_text -label {out[21]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 42.28 0.56
<CMD> add_text -label {out[20]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 43.4 0.56
<CMD> add_text -label {out[19]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 44.52 0.56
<CMD> add_text -label {out[18]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 45.64 0.56
<CMD> add_text -label {out[17]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 46.76 0.56
<CMD> add_text -label {out[16]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 47.88 0.56
<CMD> add_text -label {out[15]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 49.0 0.56
<CMD> add_text -label {out[14]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 50.12 0.56
<CMD> add_text -label {out[13]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 51.24 0.56
<CMD> add_text -label {out[12]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 52.36 0.56
<CMD> add_text -label {out[11]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 53.48 0.56
<CMD> add_text -label {out[10]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 54.6 0.56
<CMD> add_text -label {out[9]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 55.72 0.56
<CMD> add_text -label {out[8]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 56.84 0.56
<CMD> add_text -label {out[7]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 57.96 0.56
<CMD> add_text -label {out[6]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 59.08 0.56
<CMD> add_text -label {out[5]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 60.2 0.56
<CMD> add_text -label {out[4]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 61.32 0.56
<CMD> add_text -label {out[3]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 62.44 0.56
<CMD> add_text -label {out[2]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 63.56 0.56
<CMD> add_text -label {out[1]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 64.68 0.56
<CMD> add_text -label {out[0]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 65.8 0.56
<CMD_INTERNAL> print {---# 37 Port labels added to OA Database}
---# 37 Port labels added to OA Database
<CMD_INTERNAL> print {---# Run following command to save port labels on purpose label in OA}
---# Run following command to save port labels on purpose label in OA
<CMD_INTERNAL> print {---#    setOaxMode -textPurpose label}
---#    setOaxMode -textPurpose label
<CMD> setOaxMode -textPurpose label
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec final}
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 32 strips and 24 vias are crated in OA database.
Created 213 insts; 426 instTerms; 93 nets; 286 routes.
TIMER: Write OA to disk: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec final
}
---#   Saved As OA: fet_dec_OADB fet_dec final

<CMD> defOut -floorplan -netlist -routing ../FINALDATA/last/fet_dec_final.def
Writing DEF file '../FINALDATA/last/fet_dec_final.def', current time is Tue Aug 29 14:44:44 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../FINALDATA/last/fet_dec_final.def' is written, current time is Tue Aug 29 14:44:44 2017 ...
<CMD> streamOut ../FINALDATA/last/fet_dec_final_fe.gds -mapFile ../SNW/gds2.map -libName DesignLib -structureName fet_dec -attachInstanceName 13 -attachNetName 13 -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    7                                 PC
    14                                CA
    15                                M1
    16                                V1
    17                                M2
    18                                V2
    19                                M3
    20                                V3
    21                                M4
    22                                V4
    25                                MT
    127                               FT
    53                                AM
    7                                 PC
    15                                M1
    17                                M2
    19                                M3
    21                                M4
    25                                MT
    53                                AM


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            213

Ports/Pins                            36
    metal layer M3                    36

Nets                                 689
    metal layer M1                   158
    metal layer M2                   296
    metal layer M3                   184
    metal layer M4                    50
    metal layer MT                     1

    Via Instances                    567

Special Nets                          30
    metal layer M1                    27
    metal layer M2                     3

    Via Instances                     24

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  36
    metal layer M3                    36


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD_INTERNAL> print {---# 37 Ports found}
---# 37 Ports found
<CMD_INTERNAL> print {---# Port File written: ../FINALDATA/last/fet_dec.ports}
---# Port File written: ../FINALDATA/last/fet_dec.ports
<CMD> saveNetlist ../FINALDATA/last/fet_dec_final.v
Writing Netlist "../FINALDATA/last/fet_dec_final.v" ...
<CMD> saveNetlist ../FINALDATA/last/fet_dec_final_fillcap.v -excludeLeafCell -includePhysicalInst -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/fet_dec_final_fillcap.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist ../FINALDATA/last/fet_dec_final_fillcap_pg.v -excludeLeafCell -includePhysicalInst -includePowerGround -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/fet_dec_final_fillcap_pg.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (fet_dec).
<CMD> setExtractRCMode -engine postRoute -effortLevel high
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQRC) Extraction in Multi-Corner mode called for design 'fet_dec'. Number of corners is 2.
No IQRC parasitic data in Innovus. Going for full-chip extraction.
IQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQRC Extraction engine initialization using 2 tech files:
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile at temperature 150C & 
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile at temperature -50C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 15.1.4-s213
---------------------------------------------------------------------
             Copyright 2016 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2017-Aug-29 14:44:45 (2017-Aug-29 12:44:45 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/iqrc_tmp_19574_mCVQdN/.qrctemp/CceRCGEN0tch19574

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/iqrc_tmp_19574_mCVQdN/.qrctemp/CceRCGEN0tch19574

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
Reading layer map file '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQRC Extraction engine initialized successfully.

Dumping IQRC extraction options in file 'extLogDir/IQRC_29-Aug-2017_14:44:44_19574_v0Tlc7/extr.fet_dec.extraction_options.log'.
Initialization for IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1117.547M)

Geometry processing of Gray and Metal fill STARTED... DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1117.551M)
Geometry processing of nets STARTED.................... DONE (NETS: 89  Geometries: 1725  CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1117.555M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 89  CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1158.051M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 1101
Number of Extracted Ground Caps   : 1195
Number of Extracted Coupling Caps : Not applicable in decoupled mode.
Parasitic Network Creation DONE (Nets: 89  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1188.062M)

IQRC Extraction engine is being closed... 
IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 1188.059M)
<CMD> rcOut -spef ../FINALDATA/last/fet_dec_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1188.1M)
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
**WARN: (IMPEXT-1285):	The data for incremental TQRC/IQRC extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next TQRC/IQRC extraction run to be full chip.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.def.gz', current time is Tue Aug 29 14:44:47 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.def.gz' is written, current time is Tue Aug 29 14:44:47 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:44:46.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:44:47 (2017-Aug-29 12:44:47 GMT) on host
s2424.it.kth.se with pid 23028.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:44:46.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:44:47 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:44:52 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:44:52 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:44:59 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:44:59 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:45:00 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:45:00 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:45:01 2017.

Ending at 2017-Aug-29 14:45:01 (2017-Aug-29 12:45:01 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_j8HLmL/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:01 CPU time, 00:00:14 clock time
 Max (Total) memory used: 363 MB
 Max (CPU) memory used:   330 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 23K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:45:01 (2017-Aug-29 12:45:01 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1188.06).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1131.76 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1131.76).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1131.76 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/fet_dec_final_qrc.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1131.8M)
<CMD_INTERNAL> print {####    Saved data
}
####    Saved data

<CMD_INTERNAL> print {---# Save directory: ../FINALDATA/last}
---# Save directory: ../FINALDATA/last
<CMD_INTERNAL> print {---# DEF           : ../FINALDATA/last/fet_dec_final.def}
---# DEF           : ../FINALDATA/last/fet_dec_final.def
<CMD_INTERNAL> print {---# GDSII         : ../FINALDATA/last/fet_dec_final_fe.gds}
---# GDSII         : ../FINALDATA/last/fet_dec_final_fe.gds
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/fet_dec_final.v}
---# VerilogNL     : ../FINALDATA/last/fet_dec_final.v
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/fet_dec_final_fillcap.v (includes FILLCAPs)}
---# VerilogNL     : ../FINALDATA/last/fet_dec_final_fillcap.v (includes FILLCAPs)
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/fet_dec_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)}
---# VerilogNL     : ../FINALDATA/last/fet_dec_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)
<CMD_INTERNAL> print {---# Encounter SPEF: ../FINALDATA/last/fet_dec_final.spef}
---# Encounter SPEF: ../FINALDATA/last/fet_dec_final.spef
<CMD_INTERNAL> print {---# QRC SPEF      : ../FINALDATA/last/fet_dec_final_qrc.spef}
---# QRC SPEF      : ../FINALDATA/last/fet_dec_final_qrc.spef
<CMD_INTERNAL> print {---# Port List     : ../FINALDATA/last/fet_dec.ports}
---# Port List     : ../FINALDATA/last/fet_dec.ports
<CMD_INTERNAL> print {#### 
}
#### 

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 37888 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Message <TA-968> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Current (total cpu=0:03:57, real=0:58:20, peak res=588.8M, current mem=1084.4M)
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=533.6M, current mem=1094.1M)
Current (total cpu=0:03:57, real=0:58:20, peak res=588.8M, current mem=1094.1M)
Current (total cpu=0:03:57, real=0:58:20, peak res=588.8M, current mem=1094.1M)
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=533.9M, current mem=1094.1M)
Current (total cpu=0:03:57, real=0:58:20, peak res=588.8M, current mem=1094.1M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.def.gz', current time is Tue Aug 29 14:45:24 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.def.gz' is written, current time is Tue Aug 29 14:45:24 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:45:24.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:45:25 (2017-Aug-29 12:45:25 GMT) on host
s2424.it.kth.se with pid 24384.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:45:24.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:45:25 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:45:29 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:45:29 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:45:35 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:45:35 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:45:35 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:45:35 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:45:36 2017.

Ending at 2017-Aug-29 14:45:36 (2017-Aug-29 12:45:36 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_RXAnQ0/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 419 MB
 Max (CPU) memory used:   381 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 29K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:45:36 (2017-Aug-29 12:45:36 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1098.14).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1094.14 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef -rc_corner ams_rc_corner_minCaR
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR, Operating temperature -50 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1094.1M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/min
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.def.gz', current time is Tue Aug 29 14:45:37 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.def.gz' is written, current time is Tue Aug 29 14:45:37 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:45:37.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:45:38 (2017-Aug-29 12:45:38 GMT) on host
s2424.it.kth.se with pid 25635.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:45:37.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:45:38 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:45:42 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:45:42 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:45:48 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:45:48 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:45:48 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:45:48 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:45:49 2017.

Ending at 2017-Aug-29 14:45:49 (2017-Aug-29 12:45:49 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_o7h5QP/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 354 MB
 Max (CPU) memory used:   322 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 29K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:45:49 (2017-Aug-29 12:45:49 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1094.14).
Number of Resistors     : 794
Number of Ground Caps   : 739
Number of Coupling Caps : 0

End spef parsing (MEM=1094.14 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1176.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1176.2M) ***
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:25 mem=1176.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_min test_min 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 119.773 | 119.773 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/min
Total CPU time: 14.4 sec
Total Real time: 14.0 sec
Total Memory Usage: 1120.921875 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/min
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:41.1 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.287 |-122.287 |
|           TNS (ns):| -2199.4 | -2199.4 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_min            |-122.287 |-122.287 |
|                    | -2199.4 | -2199.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_min            |-122.287 |-122.287 |
|                    | -2199.4 | -2199.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/min
Total CPU time: 0.07 sec
Total Real time: 1.0 sec
Total Memory Usage: 1108.765625 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1172.12 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1172.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_min.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1172.12 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1172.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_min.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_min.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 37888 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_maxCaR' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Current (total cpu=0:04:26, real=0:58:49, peak res=588.8M, current mem=1064.4M)
fet_dec
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=534.5M, current mem=1074.1M)
Current (total cpu=0:04:26, real=0:58:49, peak res=588.8M, current mem=1074.1M)
Current (total cpu=0:04:26, real=0:58:49, peak res=588.8M, current mem=1074.1M)
fet_dec
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=534.8M, current mem=1074.1M)
Current (total cpu=0:04:26, real=0:58:49, peak res=588.8M, current mem=1074.1M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.def.gz', current time is Tue Aug 29 14:45:53 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.def.gz' is written, current time is Tue Aug 29 14:45:53 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:45:53.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:45:53 (2017-Aug-29 12:45:53 GMT) on host
s2424.it.kth.se with pid 26925.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:45:53.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:45:53 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:45:57 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:45:57 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:46:03 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:46:03 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:46:04 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:46:04 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:46:05 2017.

Ending at 2017-Aug-29 14:46:05 (2017-Aug-29 12:46:05 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_UiN8vY/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 374 MB
 Max (CPU) memory used:   340 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:46:05 (2017-Aug-29 12:46:05 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1082.13).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1094.14 CPU=0:00:00.0 REAL=0:00:01.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef -rc_corner ams_rc_corner_maxCaR
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR, Operating temperature 150 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1094.1M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/max
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.def.gz', current time is Tue Aug 29 14:46:06 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.def.gz' is written, current time is Tue Aug 29 14:46:06 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:46:06.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:46:06 (2017-Aug-29 12:46:06 GMT) on host
s2424.it.kth.se with pid 28187.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:46:06.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:46:06 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:46:10 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:46:10 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:46:16 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:46:16 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:46:17 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:46:17 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:46:18 2017.

Ending at 2017-Aug-29 14:46:18 (2017-Aug-29 12:46:18 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_3zil7o/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 354 MB
 Max (CPU) memory used:   322 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:46:18 (2017-Aug-29 12:46:18 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1094.14).
Number of Resistors     : 794
Number of Ground Caps   : 739
Number of Coupling Caps : 0

End spef parsing (MEM=1094.14 CPU=0:00:00.0 REAL=0:00:01.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1176.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1176.2M) ***
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:52 mem=1176.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.350 | 118.350 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/max
Total CPU time: 13.41 sec
Total Real time: 14.0 sec
Total Memory Usage: 1120.921875 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/max
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:05 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_max test_max 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.327 |-122.327 |
|           TNS (ns):| -2198.4 | -2198.4 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            |-122.327 |-122.327 |
|                    | -2198.4 | -2198.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            |-122.327 |-122.327 |
|                    | -2198.4 | -2198.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/max
Total CPU time: 0.07 sec
Total Real time: 0.0 sec
Total Memory Usage: 1108.765625 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1172.12 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1172.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_max.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_max.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max
}
---# Analysis View: test_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1172.12 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1172.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_max.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_max.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-typical.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [6].
Decrypted 37888 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-typical/qrcTechFile'
 
 Analysis View: test_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-typical/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_typ' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_TYP.lib' ...
Read 483 cells in library 'ac18_CORELIB_TYP' 
Current (total cpu=0:04:54, real=0:59:19, peak res=588.8M, current mem=1074.4M)
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=550.2M, current mem=1084.1M)
Current (total cpu=0:04:54, real=0:59:19, peak res=588.8M, current mem=1084.1M)
Current (total cpu=0:04:54, real=0:59:19, peak res=588.8M, current mem=1084.1M)
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=550.5M, current mem=1084.1M)
Current (total cpu=0:04:54, real=0:59:19, peak res=588.8M, current mem=1084.1M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.def.gz', current time is Tue Aug 29 14:46:23 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.def.gz' is written, current time is Tue Aug 29 14:46:23 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:46:23.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:46:23 (2017-Aug-29 12:46:23 GMT) on host
s2424.it.kth.se with pid 29487.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:46:23.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:46:23 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:46:27 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:46:27 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:46:33 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:46:33 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:46:34 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:46:34 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:46:35 2017.

Ending at 2017-Aug-29 14:46:35 (2017-Aug-29 12:46:35 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_VMeOxp/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 419 MB
 Max (CPU) memory used:   381 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:46:35 (2017-Aug-29 12:46:35 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_typ:
Start spef parsing (MEM=1090.13).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1104.14 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef -rc_corner ams_rc_corner_typ
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_typ, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1105.1M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/typ
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.def.gz', current time is Tue Aug 29 14:46:36 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.def.gz' is written, current time is Tue Aug 29 14:46:36 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:46:36.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:46:36 (2017-Aug-29 12:46:36 GMT) on host
s2424.it.kth.se with pid 30743.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:46:36.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:46:36 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:46:40 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:46:40 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:46:46 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:46:46 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:46:47 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:46:47 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:46:48 2017.

Ending at 2017-Aug-29 14:46:48 (2017-Aug-29 12:46:48 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_18tmMD/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:46:48 (2017-Aug-29 12:46:48 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_typ:
Start spef parsing (MEM=1105.14).
Number of Resistors     : 794
Number of Ground Caps   : 739
Number of Coupling Caps : 0

End spef parsing (MEM=1105.14 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1188.18 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1188.2M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:05:22 mem=1188.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_typ test_typ 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 119.341 | 119.341 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/typ
Total CPU time: 14.74 sec
Total Real time: 14.0 sec
Total Memory Usage: 1132.9375 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/typ
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:01:31 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_typ test_typ 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.293 |-122.293 |
|           TNS (ns):| -2199.2 | -2199.2 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_typ            |-122.293 |-122.293 |
|                    | -2199.2 | -2199.2 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_typ            |-122.293 |-122.293 |
|                    | -2199.2 | -2199.2 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/typ
Total CPU time: 0.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 1120.78125 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_typ
}
---# Analysis View: func_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1184.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1184.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_typ.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_typ.sdf

<CMD_INTERNAL> print {---# Analysis View: test_typ
}
---# Analysis View: test_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1184.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1184.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_typ.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_typ.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR2 [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR2 [6].
Decrypted 36864 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min2
    RC-Corner Name        : ams_rc_corner_maxCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_min2
    RC-Corner Name        : ams_rc_corner_maxCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_maxCaR2' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Current (total cpu=0:05:23, real=0:59:48, peak res=588.8M, current mem=1075.4M)
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=552.3M, current mem=1085.1M)
Current (total cpu=0:05:24, real=0:59:48, peak res=588.8M, current mem=1085.1M)
Current (total cpu=0:05:24, real=0:59:48, peak res=588.8M, current mem=1085.1M)
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=552.6M, current mem=1085.1M)
Current (total cpu=0:05:24, real=0:59:48, peak res=588.8M, current mem=1085.1M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.def.gz', current time is Tue Aug 29 14:46:52 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.def.gz' is written, current time is Tue Aug 29 14:46:52 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:46:52.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR2" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:46:52 (2017-Aug-29 12:46:52 GMT) on host
s2424.it.kth.se with pid 32032.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:46:52.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:46:53 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:46:57 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:46:57 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:47:03 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:47:03 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:47:03 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:47:03 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:47:04 2017.

Ending at 2017-Aug-29 14:47:04 (2017-Aug-29 12:47:04 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_CGptUb/_qrc_techdir/ams_rc_corner_maxCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 354 MB
 Max (CPU) memory used:   322 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:47:04 (2017-Aug-29 12:47:04 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR2:
Start spef parsing (MEM=1093.14).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1108.14 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef -rc_corner ams_rc_corner_maxCaR2
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR2, Operating temperature -50 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1108.1M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/min2
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.def.gz', current time is Tue Aug 29 14:47:05 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.def.gz' is written, current time is Tue Aug 29 14:47:05 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:47:05.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR2" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:47:05 (2017-Aug-29 12:47:05 GMT) on host
s2424.it.kth.se with pid 858.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:47:05.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:47:06 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:47:10 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:47:10 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:47:16 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:47:16 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:47:16 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:47:16 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:47:17 2017.

Ending at 2017-Aug-29 14:47:17 (2017-Aug-29 12:47:17 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_cgnyz7/_qrc_techdir/ams_rc_corner_maxCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 412 MB
 Max (CPU) memory used:   375 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:47:17 (2017-Aug-29 12:47:17 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR2:
Start spef parsing (MEM=1108.14).
Number of Resistors     : 794
Number of Ground Caps   : 739
Number of Coupling Caps : 0

End spef parsing (MEM=1108.14 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1172.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1172.1M) ***
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:05:52 mem=1172.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_min2 test_min2 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 119.759 | 119.759 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/min2
Total CPU time: 14.84 sec
Total Real time: 15.0 sec
Total Memory Usage: 1135.9375 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/min2
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:57 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min2 test_min2 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.286 |-122.286 |
|           TNS (ns):| -2199.4 | -2199.4 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_min2           |-122.286 |-122.286 |
|                    | -2199.4 | -2199.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_min2           |-122.286 |-122.286 |
|                    | -2199.4 | -2199.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/min2
Total CPU time: 0.07 sec
Total Real time: 0.0 sec
Total Memory Usage: 1123.78125 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min2
}
---# Analysis View: func_min2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1187.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1187.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_min2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_min2.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min2
}
---# Analysis View: test_min2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1187.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1187.1M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_min2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_min2.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR2 [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR2 [6].
Decrypted 19456 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max2
    RC-Corner Name        : ams_rc_corner_minCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_max2
    RC-Corner Name        : ams_rc_corner_minCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_minCaR2' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Current (total cpu=0:05:53, real=1:00:17, peak res=588.8M, current mem=1076.9M)
fet_dec
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=557.7M, current mem=1086.6M)
Current (total cpu=0:05:53, real=1:00:17, peak res=588.8M, current mem=1086.6M)
Current (total cpu=0:05:53, real=1:00:17, peak res=588.8M, current mem=1086.6M)
fet_dec
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=558.0M, current mem=1086.6M)
Current (total cpu=0:05:53, real=1:00:17, peak res=588.8M, current mem=1086.6M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.def.gz', current time is Tue Aug 29 14:47:22 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.def.gz' is written, current time is Tue Aug 29 14:47:22 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:47:21.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR2" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:47:22 (2017-Aug-29 12:47:22 GMT) on host
s2424.it.kth.se with pid 2270.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:47:21.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:47:22 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:47:26 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:47:26 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:47:32 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:47:32 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:47:33 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:47:33 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:47:33 2017.

Ending at 2017-Aug-29 14:47:34 (2017-Aug-29 12:47:34 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_fQGOcC/_qrc_techdir/ams_rc_corner_minCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:47:34 (2017-Aug-29 12:47:34 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR2:
Start spef parsing (MEM=1094.62).
Number of Resistors     : 793
Number of Ground Caps   : 738
Number of Coupling Caps : 0

End spef parsing (MEM=1106.63 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef -rc_corner ams_rc_corner_minCaR2
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR2, Operating temperature 150 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1107.6M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/max2
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'fet_dec' of instances=213 and nets=93 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.def.gz', current time is Tue Aug 29 14:47:34 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.def.gz' is written, current time is Tue Aug 29 14:47:34 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_19574_20170829_14:47:34.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e" \
	 -file_name "fet_dec" \
	 -temporary_directory_name "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR2" \
	 -technology_library_file "/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-29 14:47:35 (2017-Aug-29 12:47:35 GMT) on host
s2424.it.kth.se with pid 3529.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.cmd
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.cmd"
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_19574_20170829_14:47:34.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "fet_dec"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug 29 14:47:35 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.def.gz

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 61: reading VIAS section. Expecting 24.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 285: reading COMPONENTS section. Expecting 213.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 714: reading PINS section. Expecting 37.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 828: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-195) : Line 896: reading NETS section. Expecting 90.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug 29 14:47:39 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug 29 14:47:39 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug 29 14:47:45 2017.

INFO (EXTHPY-175) : Output generation started at Tue Aug 29 14:47:45 2017.

INFO (EXTGRMP-103) : Output Driver started at: Tue Aug 29 14:47:46 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    80%

INFO (EXTGRMP-103) : Output Driver ended at: Tue Aug 29 14:47:46 2017

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug 29 14:47:46 2017.

Ending at 2017-Aug-29 14:47:47 (2017-Aug-29 12:47:47 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_19574_s2424.it.kth.se_saul_OasZ9S/tmp_qrc_8g5s3e/_qrc_techdir/ams_rc_corner_minCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 354 MB
 Max (CPU) memory used:   322 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               324K nets/CPU-hr, 27K nets/clock-hr
 Design data:
    Components:           213
    Phy components:       128
    Nets:                 90
    Unconnected pins:     1
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-29
14:47:47 (2017-Aug-29 12:47:47 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR2:
Start spef parsing (MEM=1107.64).
Number of Resistors     : 794
Number of Ground Caps   : 739
Number of Coupling Caps : 0

End spef parsing (MEM=1107.64 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1190.67 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1190.7M) ***
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:06:20 mem=1190.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max2 test_max2 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 118.382 | 118.382 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/max2
Total CPU time: 14.74 sec
Total Real time: 15.0 sec
Total Memory Usage: 1135.429688 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/max2
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:22 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_max2 test_max2 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|-122.326 |-122.326 |
|           TNS (ns):| -2198.4 | -2198.4 |
|    Violating Paths:|   18    |   18    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max2           |-122.326 |-122.326 |
|                    | -2198.4 | -2198.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max2           |-122.326 |-122.326 |
|                    | -2198.4 | -2198.4 |
|                    |   18    |   18    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 35.938%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/max2
Total CPU time: 0.05 sec
Total Real time: 0.0 sec
Total Memory Usage: 1123.273438 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max2
}
---# Analysis View: func_max2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1186.62 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1186.6M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_max2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_func_max2.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max2
}
---# Analysis View: test_max2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1186.62 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1186.6M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_max2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/fet_dec_test_max2.sdf

<CMD_INTERNAL> print ---#------------------------------------------------------
---#------------------------------------------------------
<CMD_INTERNAL> print {---# Final Timing Files written into: ../FINALDATA/last}
---# Final Timing Files written into: ../FINALDATA/last
<CMD_INTERNAL> print {---#    SDF}
---#    SDF
<CMD_INTERNAL> print {---#    SPEF}
---#    SPEF
<CMD_INTERNAL> print {---#    timingReports}
---#    timingReports

*** Memory Usage v#1 (Current mem = 1178.508M, initial mem = 151.129M) ***
*** Message Summary: 1279 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=0:06:23, real=1:08:54, mem=1178.5M) ---
