{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556639584889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556639584892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 23:53:04 2019 " "Processing started: Tue Apr 30 23:53:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556639584892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639584892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32i_core_udp -c rv32i_core_udp " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i_core_udp -c rv32i_core_udp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639584893 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639585533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556639585564 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "rv32i_cken.qsys " "Elaborating Platform Designer system entity \"rv32i_cken.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639593134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Loading Altera_RISC_V_Core_UDP/rv32i_cken.qsys " "2019.04.30.23:53:16 Progress: Loading Altera_RISC_V_Core_UDP/rv32i_cken.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Reading input file " "2019.04.30.23:53:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Adding altclkctrl_0 \[altclkctrl 17.1\] " "2019.04.30.23:53:16 Progress: Adding altclkctrl_0 \[altclkctrl 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Parameterizing module altclkctrl_0 " "2019.04.30.23:53:16 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Building connections " "2019.04.30.23:53:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Parameterizing connections " "2019.04.30.23:53:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:16 Progress: Validating " "2019.04.30.23:53:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639596775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:17 Progress: Done reading input file " "2019.04.30.23:53:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639597350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:17 : rv32i_cken.altclkctrl_0: Targeting device family: Cyclone IV E. " "2019.04.30.23:53:17 : rv32i_cken.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639597501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.30.23:53:17 : rv32i_cken.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2019.04.30.23:53:17 : rv32i_cken.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639597501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rv32i_cken: Generating rv32i_cken \"rv32i_cken\" for QUARTUS_SYNTH " "Rv32i_cken: Generating rv32i_cken \"rv32i_cken\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639597879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity rv32i_cken_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity rv32i_cken_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"rv32i_cken\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"rv32i_cken\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rv32i_cken: Done \"rv32i_cken\" with 2 modules, 2 files " "Rv32i_cken: Done \"rv32i_cken\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598178 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "rv32i_cken.qsys " "Finished elaborating Platform Designer system entity \"rv32i_cken.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639598889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_sys_clk/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_sys_clk/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "rtl/rv32i_sys_clk/sys_pll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_top " "Found entity 1: rv32i_top" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_src_b_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_src_b_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_src_b_mux " "Found entity 1: rv32i_src_b_mux" {  } { { "rtl/rv32i_core/rv32i_src_b_mux.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_src_a_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_src_a_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_src_a_mux " "Found entity 1: rv32i_src_a_mux" {  } { { "rtl/rv32i_core/rv32i_src_a_mux.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_regfile " "Found entity 1: rv32i_regfile" {  } { { "rtl/rv32i_core/rv32i_regfile.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_pipeline " "Found entity 1: rv32i_pipeline" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_PC_mux " "Found entity 1: rv32i_PC_mux" {  } { { "rtl/rv32i_core/rv32i_PC_mux.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_opcode_decode " "Found entity 1: rv32i_opcode_decode" {  } { { "rtl/rv32i_core/rv32i_opcode_decode.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_mul_div_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_mul_div_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_mul_div_ctrl " "Found entity 1: rv32i_mul_div_ctrl" {  } { { "rtl/rv32i_core/rv32i_mul_div_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_mul_div " "Found entity 1: rv32i_mul_div" {  } { { "rtl/rv32i_core/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_imm_gen " "Found entity 1: rv32i_imm_gen" {  } { { "rtl/rv32i_core/rv32i_imm_gen.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639598998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639598998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_ctrl " "Found entity 1: rv32i_ctrl" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_csr_file.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_csr_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_csr_file " "Found entity 1: rv32i_csr_file" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_alu " "Found entity 1: rv32i_alu" {  } { { "rtl/rv32i_core/rv32i_alu.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_core/rv32i_all_opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_core/rv32i_all_opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_all_opcode_decode " "Found entity 1: rv32i_all_opcode_decode" {  } { { "rtl/rv32i_core/rv32i_all_opcode_decode.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/icache/rv32i_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/icache/rv32i_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_icache " "Found entity 1: rv32i_icache" {  } { { "rtl/icache/rv32i_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dcache/rv32i_dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dcache/rv32i_dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_dcache " "Found entity 1: rv32i_dcache" {  } { { "rtl/dcache/rv32i_dcache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_udp/rv32i_udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_udp " "Found entity 1: rv32i_udp" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_udp/rv32i_ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_ipsend " "Found entity 1: rv32i_ipsend" {  } { { "rtl/rv32i_udp/rv32i_ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_udp/rv32i_iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_iprecieve " "Found entity 1: rv32i_iprecieve" {  } { { "rtl/rv32i_udp/rv32i_iprecieve.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rv32i_udp/rv32i_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rv32i_udp/rv32i_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_crc " "Found entity 1: rv32i_crc" {  } { { "rtl/rv32i_udp/rv32i_crc.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rv32i_cken/rv32i_cken.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rv32i_cken/rv32i_cken.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_cken " "Found entity 1: rv32i_cken" {  } { { "db/ip/rv32i_cken/rv32i_cken.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/rv32i_cken.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_cken_altclkctrl_0_sub " "Found entity 1: rv32i_cken_altclkctrl_0_sub" {  } { { "db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599106 ""} { "Info" "ISGN_ENTITY_NAME" "2 rv32i_cken_altclkctrl_0 " "Found entity 2: rv32i_cken_altclkctrl_0" {  } { { "db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_o_valid rv32i_top.v(146) " "Verilog HDL Implicit Net warning at rv32i_top.v(146): created implicit net for \"data_o_valid\"" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rv32i_global_clk rv32i_top.v(248) " "Verilog HDL Implicit Net warning at rv32i_top.v(248): created implicit net for \"rv32i_global_clk\"" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_interrupts rv32i_top.v(331) " "Verilog HDL Implicit Net warning at rv32i_top.v(331): created implicit net for \"ext_interrupts\"" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IP_layer rv32i_udp.v(87) " "Verilog HDL Implicit Net warning at rv32i_udp.v(87): created implicit net for \"IP_layer\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IP_Ptrcl rv32i_udp.v(88) " "Verilog HDL Implicit Net warning at rv32i_udp.v(88): created implicit net for \"IP_Ptrcl\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_IP rv32i_udp.v(91) " "Verilog HDL Implicit Net warning at rv32i_udp.v(91): created implicit net for \"pc_IP\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_mac rv32i_udp.v(92) " "Verilog HDL Implicit Net warning at rv32i_udp.v(92): created implicit net for \"pc_mac\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UDP_layer rv32i_udp.v(97) " "Verilog HDL Implicit Net warning at rv32i_udp.v(97): created implicit net for \"UDP_layer\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i_top " "Elaborating entity \"rv32i_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556639599163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prg_data_len_reg rv32i_top.v(75) " "Verilog HDL or VHDL warning at rv32i_top.v(75): object \"prg_data_len_reg\" assigned a value but never read" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556639599164 "|rv32i_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_inst0 " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_inst0\"" {  } { { "rtl/rv32i_top.v" "sys_pll_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll_inst0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll_inst0\|altpll:altpll_component\"" {  } { { "rtl/rv32i_sys_clk/sys_pll.v" "altpll_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_inst0\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll_inst0\|altpll:altpll_component\"" {  } { { "rtl/rv32i_sys_clk/sys_pll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_inst0\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll_inst0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599256 ""}  } { { "rtl/rv32i_sys_clk/sys_pll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556639599256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_udp rv32i_udp:rv32i_udp_inst0 " "Elaborating entity \"rv32i_udp\" for hierarchy \"rv32i_udp:rv32i_udp_inst0\"" {  } { { "rtl/rv32i_top.v" "rv32i_udp_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_ipsend rv32i_udp:rv32i_udp_inst0\|rv32i_ipsend:rv32i_ipsend_inst0 " "Elaborating entity \"rv32i_ipsend\" for hierarchy \"rv32i_udp:rv32i_udp_inst0\|rv32i_ipsend:rv32i_ipsend_inst0\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "rv32i_ipsend_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599323 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.data_a 0 rv32i_ipsend.v(41) " "Net \"mema2.data_a\" at rv32i_ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/rv32i_udp/rv32i_ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556639599335 "|rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.waddr_a 0 rv32i_ipsend.v(41) " "Net \"mema2.waddr_a\" at rv32i_ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/rv32i_udp/rv32i_ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556639599335 "|rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.we_a 0 rv32i_ipsend.v(41) " "Net \"mema2.we_a\" at rv32i_ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/rv32i_udp/rv32i_ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556639599335 "|rv32i_top|rv32i_udp:rv32i_udp_inst0|rv32i_ipsend:rv32i_ipsend_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_crc rv32i_udp:rv32i_udp_inst0\|rv32i_crc:rv32i_crc_inst0 " "Elaborating entity \"rv32i_crc\" for hierarchy \"rv32i_udp:rv32i_udp_inst0\|rv32i_crc:rv32i_crc_inst0\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "rv32i_crc_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_iprecieve rv32i_udp:rv32i_udp_inst0\|rv32i_iprecieve:rv32i_iprecieve_inst0 " "Elaborating entity \"rv32i_iprecieve\" for hierarchy \"rv32i_udp:rv32i_udp_inst0\|rv32i_iprecieve:rv32i_iprecieve_inst0\"" {  } { { "rtl/rv32i_udp/rv32i_udp.v" "rv32i_iprecieve_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_icache rv32i_icache:rv32i_icache_inst0 " "Elaborating entity \"rv32i_icache\" for hierarchy \"rv32i_icache:rv32i_icache_inst0\"" {  } { { "rtl/rv32i_top.v" "rv32i_icache_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/icache/rv32i_icache.v" "altsyncram_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/icache/rv32i_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599550 ""}  } { { "rtl/icache/rv32i_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556639599550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8k1 " "Found entity 1: altsyncram_k8k1" {  } { { "db/altsyncram_k8k1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_k8k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8k1 rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component\|altsyncram_k8k1:auto_generated " "Elaborating entity \"altsyncram_k8k1\" for hierarchy \"rv32i_icache:rv32i_icache_inst0\|altsyncram:altsyncram_component\|altsyncram_k8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_dcache rv32i_dcache:rv32i_dcache_inst0 " "Elaborating entity \"rv32i_dcache\" for hierarchy \"rv32i_dcache:rv32i_dcache_inst0\"" {  } { { "rtl/rv32i_top.v" "rv32i_dcache_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/dcache/rv32i_dcache.v" "altsyncram_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/dcache/rv32i_dcache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639599647 ""}  } { { "rtl/dcache/rv32i_dcache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556639599647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3r1 " "Found entity 1: altsyncram_o3r1" {  } { { "db/altsyncram_o3r1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_o3r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639599697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639599697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3r1 rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component\|altsyncram_o3r1:auto_generated " "Elaborating entity \"altsyncram_o3r1\" for hierarchy \"rv32i_dcache:rv32i_dcache_inst0\|altsyncram:altsyncram_component\|altsyncram_o3r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_cken rv32i_cken:rv32i_cken_inst0 " "Elaborating entity \"rv32i_cken\" for hierarchy \"rv32i_cken:rv32i_cken_inst0\"" {  } { { "rtl/rv32i_top.v" "rv32i_cken_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_cken_altclkctrl_0 rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"rv32i_cken_altclkctrl_0\" for hierarchy \"rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/rv32i_cken/rv32i_cken.v" "altclkctrl_0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/rv32i_cken.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_cken_altclkctrl_0_sub rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component " "Elaborating entity \"rv32i_cken_altclkctrl_0_sub\" for hierarchy \"rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component\"" {  } { { "db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" "rv32i_cken_altclkctrl_0_sub_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_pipeline rv32i_pipeline:rv32i_pipeline_inst0 " "Elaborating entity \"rv32i_pipeline\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\"" {  } { { "rtl/rv32i_top.v" "rv32i_pipeline_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_ctrl rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl " "Elaborating entity \"rv32i_ctrl\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "ctrl" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_all_opcode_decode rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0 " "Elaborating entity \"rv32i_all_opcode_decode\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0\"" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "rv32i_aopc_deco_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_opcode_decode rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0\|rv32i_opcode_decode:rv32i_opcde_inst0 " "Elaborating entity \"rv32i_opcode_decode\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0\|rv32i_opcode_decode:rv32i_opcde_inst0\"" {  } { { "rtl/rv32i_core/rv32i_all_opcode_decode.v" "rv32i_opcde_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_mul_div_ctrl rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0 " "Elaborating entity \"rv32i_mul_div_ctrl\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0\"" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "rv32i_MD_ctrl_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_PC_mux rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_PC_mux:PCmux " "Elaborating entity \"rv32i_PC_mux\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_PC_mux:PCmux\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "PCmux" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_regfile rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0 " "Elaborating entity \"rv32i_regfile\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "regfile_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_imm_gen rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_imm_gen:imm_gen " "Elaborating entity \"rv32i_imm_gen\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_imm_gen:imm_gen\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "imm_gen" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_src_a_mux rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_src_a_mux:src_a_mux " "Elaborating entity \"rv32i_src_a_mux\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_src_a_mux:src_a_mux\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "src_a_mux" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_src_b_mux rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_src_b_mux:src_b_mux " "Elaborating entity \"rv32i_src_b_mux\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_src_b_mux:src_b_mux\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "src_b_mux" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_alu rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_alu:ALU_inst0 " "Elaborating entity \"rv32i_alu\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_alu:ALU_inst0\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "ALU_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_mul_div rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_mul_div:md " "Elaborating entity \"rv32i_mul_div\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_mul_div:md\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "md" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599821 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rv32i_mul_div.v(93) " "Verilog HDL Case Statement information at rv32i_mul_div.v(93): all case item expressions in this case statement are onehot" {  } { { "rtl/rv32i_core/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1556639599824 "|rv32i_top|rv32i_pipeline:rv32i_pipeline_inst0|rv32i_mul_div:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_csr_file rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr " "Elaborating entity \"rv32i_csr_file\" for hierarchy \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\"" {  } { { "rtl/rv32i_core/rv32i_pipeline.v" "csr" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639599856 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_0 " "Inferred RAM node \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556639600981 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_1 " "Inferred RAM node \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556639600981 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rv32i_udp:rv32i_udp_inst0\|rv32i_ipsend:rv32i_ipsend_inst0\|mema2 " "RAM logic \"rv32i_udp:rv32i_udp_inst0\|rv32i_ipsend:rv32i_ipsend_inst0\|mema2\" is uninferred due to inappropriate RAM size" {  } { { "rtl/rv32i_udp/rv32i_ipsend.v" "mema2" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556639600982 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556639600982 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/rv32i_core_udp.ram0_rv32i_ipsend_23e51fdc.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/rv32i_core_udp.ram0_rv32i_ipsend_23e51fdc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1556639600985 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|data_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556639602854 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556639602854 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556639602854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639602889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|altsyncram:data_rtl_0 " "Instantiated megafunction \"rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_regfile:regfile_inst0\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556639602889 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556639602889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/altsyncram_trd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556639602940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639602940 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556639603367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/rv32i_udp/rv32i_crc.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v" 48 -1 0 } } { "rtl/rv32i_core/rv32i_pipeline.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v" 199 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556639603447 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556639603447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E_RESET VCC " "Pin \"E_RESET\" is stuck at VCC" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556639606115 "|rv32i_top|E_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556639606115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556639606328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556639610563 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639610711 ""}
{ "Info" "ISTA_SDC_FOUND" "rv32i_core_udp.sdc " "Reading SDC File: 'rv32i_core_udp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1556639611037 ""}
{ "Warning" "WSTA_SCC_LOOP" "29 " "Found combinational loop of 29 nodes" { { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|datad " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|datac " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|datac " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|datab " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639611058 ""}  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 63 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 80 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 82 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 107 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 105 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 55 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 45 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Analysis & Synthesis" 0 -1 1556639611058 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556639611089 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639611089 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_TXC (Rise) setup and hold " "From E_RXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) E_TXC (Rise) setup and hold " "From sys_clk (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_RXC (Rise) setup and hold " "From E_TXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) sys_clk (Rise) setup and hold " "From E_RXC (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Rise) setup and hold " "From E_RXC (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Fall) setup and hold " "From E_RXC (Fall) to sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639611089 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1556639611089 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1556639611089 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639611090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639611090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        E_RXC " "  40.000        E_RXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639611090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        E_TXC " "  40.000        E_TXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639611090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639611090 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639611090 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639611225 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 541 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 541 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1556639611979 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639611982 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1556639612049 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639612053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556639612446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556639612446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_RXER " "No output dependent on input pin \"E_RXER\"" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639612753 "|rv32i_top|E_RXER"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556639612753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5146 " "Implemented 5146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556639612753 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556639612753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5000 " "Implemented 5000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556639612753 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556639612753 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556639612753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556639612753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556639612779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 23:53:32 2019 " "Processing ended: Tue Apr 30 23:53:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556639612779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556639612779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556639612779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639612779 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 65 s " "Quartus Prime Flow was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556639613400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556639614014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556639614018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 23:53:33 2019 " "Processing started: Tue Apr 30 23:53:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556639614018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556639614018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rv32i_core_udp -c rv32i_core_udp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rv32i_core_udp -c rv32i_core_udp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556639614018 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1556639614196 ""}
{ "Info" "0" "" "Project  = rv32i_core_udp" {  } {  } 0 0 "Project  = rv32i_core_udp" 0 0 "Fitter" 0 0 1556639614196 ""}
{ "Info" "0" "" "Revision = rv32i_core_udp" {  } {  } 0 0 "Revision = rv32i_core_udp" 0 0 "Fitter" 0 0 1556639614196 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1556639614297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556639614301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rv32i_core_udp EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"rv32i_core_udp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556639614346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556639614399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556639614399 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556639614438 ""}  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556639614438 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1556639614515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556639615004 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556639615004 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556639615004 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556639615004 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556639615012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556639615012 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1556639615012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556639615014 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556639615062 ""}
{ "Info" "ISTA_SDC_FOUND" "rv32i_core_udp.sdc " "Reading SDC File: 'rv32i_core_udp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556639615828 ""}
{ "Warning" "WSTA_SCC_LOOP" "29 " "Found combinational loop of 29 nodes" { { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|datad " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|datac " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|datac " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|datab " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639615846 ""}  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 63 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 80 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 82 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 107 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 105 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 55 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 45 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1556639615846 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556639615875 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1556639615875 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_TXC (Rise) setup and hold " "From E_RXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) E_TXC (Rise) setup and hold " "From sys_clk (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_RXC (Rise) setup and hold " "From E_TXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) sys_clk (Rise) setup and hold " "From E_RXC (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Rise) setup and hold " "From E_RXC (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Fall) setup and hold " "From E_RXC (Fall) to sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639615876 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1556639615876 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556639615876 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        E_RXC " "  40.000        E_RXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        E_TXC " "  40.000        E_TXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556639615876 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556639615876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node sys_pll:sys_pll_inst0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted rv32i_cken:rv32i_cken_inst0\|rv32i_cken_altclkctrl_0:altclkctrl_0\|rv32i_cken_altclkctrl_0_sub:rv32i_cken_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556639616240 ""}  } { { "db/sys_pll_altpll.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556639616240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556639616240 ""}  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 10564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556639616240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rv32i_rst~0  " "Automatically promoted node rv32i_rst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wr_reg_unkilled_WB " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wr_reg_unkilled_WB" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wfi_unkilled_WB " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|wfi_unkilled_WB" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_WB " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_WB" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|msip " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|msip" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|mtip " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|mtip" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[1\] " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[1\]" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[2\] " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[2\]" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[0\] " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_csr_file:csr\|priv_stack\[0\]" {  } { { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_mem_mask_reg\[0\] " "Destination node data_mem_mask_reg\[0\]" {  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 2643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_DX " "Destination node rv32i_pipeline:rv32i_pipeline_inst0\|rv32i_ctrl:ctrl\|prev_killed_DX" {  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 1413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556639616241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1556639616241 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556639616241 ""}  } { { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556639616241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556639616679 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556639616683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556639616683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556639616689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556639616696 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556639616703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556639616703 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556639616706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556639617232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5 I/O Output Buffer " "Packed 5 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556639617236 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "5 " "Created 5 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1556639617236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556639617236 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1556639617344 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1556639618188 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639618236 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556639618243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556639618805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639619656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556639619711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556639629708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639629709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556639630414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556639634302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556639634302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639658356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.07 " "Total time spent on timing analysis during the Fitter is 5.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556639658538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556639658562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556639659018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556639659020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556639659648 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556639660494 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXER 2.5 V F11 " "Pin E_RXER uses I/O standard 2.5 V at F11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXER } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXER" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_TXC 3.3-V LVCMOS D11 " "Pin E_TXC uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_TXC } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_TXC" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXC 3.3-V LVCMOS A13 " "Pin E_RXC uses I/O standard 3.3-V LVCMOS at A13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXC } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXC" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVCMOS E16 " "Pin rst uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXDV 3.3-V LVCMOS A15 " "Pin E_RXDV uses I/O standard 3.3-V LVCMOS at A15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXDV } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXDV" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[0\] 3.3-V LVCMOS E10 " "Pin E_RXD\[0\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[0\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[1\] 3.3-V LVCMOS B14 " "Pin E_RXD\[1\] uses I/O standard 3.3-V LVCMOS at B14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[1\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[2\] 3.3-V LVCMOS A14 " "Pin E_RXD\[2\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[2\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[3\] 3.3-V LVCMOS B13 " "Pin E_RXD\[3\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[3\]" } } } } { "rtl/rv32i_top.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556639660825 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556639660825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rv32i_core_udp.fit.smsg " "Generated suppressed messages file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rv32i_core_udp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556639661038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1518 " "Peak virtual memory: 1518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556639661832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 23:54:21 2019 " "Processing ended: Tue Apr 30 23:54:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556639661832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556639661832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556639661832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556639661832 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 112 s " "Quartus Prime Flow was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556639662494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556639663090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556639663093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 23:54:22 2019 " "Processing started: Tue Apr 30 23:54:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556639663093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639663093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rv32i_core_udp -c rv32i_core_udp " "Command: quartus_sta rv32i_core_udp -c rv32i_core_udp" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639663094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1556639663270 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1556639663397 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PHYSICAL_SYNTHESIS_COMBO_LOGIC ON OFF " "Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1556639663397 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639663397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639663855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639663907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639663907 ""}
{ "Info" "ISTA_SDC_FOUND" "rv32i_core_udp.sdc " "Reading SDC File: 'rv32i_core_udp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664213 ""}
{ "Warning" "WSTA_SCC_LOOP" "29 " "Found combinational loop of 29 nodes" { { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|datab " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~4\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|datad " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|system_wen~5\|combout " "Node \"rv32i_pipeline_inst0\|csr\|system_wen~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|datab " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_region~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|new_ex_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|stall_DX~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|kill_DX\|dataa " "Node \"rv32i_pipeline_inst0\|ctrl\|kill_DX\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|csr_cmd\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datac " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|datac " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout " "Node \"rv32i_pipeline_inst0\|csr\|illegal_access~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""} { "Warning" "WSTA_SCC_NODE" "rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datad " "Node \"rv32i_pipeline_inst0\|ctrl\|ex_code_DX~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556639664232 ""}  } { { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 63 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 80 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 82 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 107 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 105 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 55 -1 0 } } { "rtl/rv32i_core/rv32i_ctrl.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v" 45 -1 0 } } { "rtl/rv32i_core/rv32i_csr_file.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664232 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556639664255 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664255 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_TXC (Rise) setup and hold " "From E_RXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) E_TXC (Rise) setup and hold " "From sys_clk (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_RXC (Rise) setup and hold " "From E_TXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) sys_clk (Rise) setup and hold " "From E_RXC (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Rise) setup and hold " "From E_RXC (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Fall) setup and hold " "From E_RXC (Fall) to sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639664255 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664255 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556639664255 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556639664261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.018 " "Worst-case setup slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 sys_clk  " "    0.018               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.086               0.000 E_RXC  " "   14.086               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.086               0.000 E_TXC  " "   15.086               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 sys_clk  " "    0.432               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 E_RXC  " "    0.485               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 E_TXC  " "    0.485               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.630 " "Worst-case recovery slack is 10.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.630               0.000 sys_clk  " "   10.630               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.205               0.000 E_TXC  " "   37.205               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.206 " "Worst-case removal slack is 2.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.206               0.000 E_TXC  " "    2.206               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.634               0.000 sys_clk  " "    7.634               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.655 " "Worst-case minimum pulse width slack is 9.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 sys_clk  " "    9.655               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.662               0.000 E_TXC  " "   19.662               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.663               0.000 E_RXC  " "   19.663               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639664381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639664845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639664845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639664845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639664845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.035 ns " "Worst Case Available Settling Time: 72.035 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639664845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639664845 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556639664850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639664879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665560 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556639665807 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665807 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_TXC (Rise) setup and hold " "From E_RXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) E_TXC (Rise) setup and hold " "From sys_clk (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_RXC (Rise) setup and hold " "From E_TXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) sys_clk (Rise) setup and hold " "From E_RXC (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Rise) setup and hold " "From E_RXC (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Fall) setup and hold " "From E_RXC (Fall) to sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639665808 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.437 " "Worst-case setup slack is 1.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437               0.000 sys_clk  " "    1.437               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.273               0.000 E_RXC  " "   14.273               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.398               0.000 E_TXC  " "   15.398               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 sys_clk  " "    0.383               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 E_RXC  " "    0.430               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 E_TXC  " "    0.430               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.388 " "Worst-case recovery slack is 11.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.388               0.000 sys_clk  " "   11.388               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.357               0.000 E_TXC  " "   37.357               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.040 " "Worst-case removal slack is 2.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.040               0.000 E_TXC  " "    2.040               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.760               0.000 sys_clk  " "    6.760               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.664 " "Worst-case minimum pulse width slack is 9.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.664               0.000 sys_clk  " "    9.664               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.525               0.000 E_RXC  " "   19.525               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.537               0.000 E_TXC  " "   19.537               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639665896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639665896 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639666347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639666347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639666347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639666347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.443 ns " "Worst Case Available Settling Time: 72.443 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639666347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639666347 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666347 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556639666353 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556639666529 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666529 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_TXC (Rise) setup and hold " "From E_RXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) E_TXC (Rise) setup and hold " "From sys_clk (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_RXC (Rise) setup and hold " "From E_TXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) sys_clk (Rise) setup and hold " "From E_RXC (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Rise) setup and hold " "From E_RXC (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) sys_clk (Fall) setup and hold " "From E_RXC (Fall) to sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556639666529 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.247 " "Worst-case setup slack is 6.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.247               0.000 sys_clk  " "    6.247               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.007               0.000 E_RXC  " "   18.007               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.023               0.000 E_TXC  " "   18.023               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 sys_clk  " "    0.179               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 E_RXC  " "    0.199               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 E_TXC  " "    0.201               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.052 " "Worst-case recovery slack is 15.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.052               0.000 sys_clk  " "   15.052               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.796               0.000 E_TXC  " "   38.796               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.867 " "Worst-case removal slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 E_TXC  " "    0.867               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.006               0.000 sys_clk  " "    4.006               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.326 " "Worst-case minimum pulse width slack is 9.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.326               0.000 sys_clk  " "    9.326               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.129               0.000 E_RXC  " "   19.129               0.000 E_RXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.169               0.000 E_TXC  " "   19.169               0.000 E_TXC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556639666596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639666596 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639667088 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639667088 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639667088 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639667088 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.452 ns " "Worst Case Available Settling Time: 76.452 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639667088 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556639667088 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639667088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639667363 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639667363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 75 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556639667448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 23:54:27 2019 " "Processing ended: Tue Apr 30 23:54:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556639667448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556639667448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556639667448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639667448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 187 s " "Quartus Prime Flow was successful. 0 errors, 187 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556639668123 ""}
