var pairs =
{
"drive":{"hdl":1,"default":1,"strength":1,"iobuf":1,"available":1,"strengths":1,"settings":1,"string":1,"pin_name":1,"portd":1,"drive_strength":1,"pullmode":1,"attribute":1}
,"hdl":{"attribute":1,"adding":1}
,"attached":{"bidirectional":1}
,"bidirectional":{"output":1}
,"output":{"buffers":1,"standards":1,"mypin":1}
,"buffers":{"e.g":1}
,"e.g":{"bbpd":1}
,"bbpd":{"obw":1}
,"obw":{"drive":1}
,"strength":{"attribute":1,"refer":1,"standards":1,"three":1,"table":1}
,"attribute":{"available":1,"used":1,"drive":1,"pin_name":1,"q_lvttl33_20":1,"examples":1,"example":1}
,"available":{"output":1,"pad":1,"alternate":1,"operating":1,"corresponding":1}
,"standards":{"support":1}
,"support":{"programmable":1,"valid":1}
,"programmable":{"drive":1}
,"refer":{"sysio":1,"iobuf":1}
,"sysio":{"usage":1}
,"usage":{"guides":1,"guide":1}
,"guides":{"iotypes":1}
,"iotypes":{"support":1}
,"valid":{"drive":1}
,"latticesc":{"purespeed":1}
,"purespeed":{"usage":1}
,"guide":{"information":1}
,"information":{"related":1}
,"related":{"attributes":1}
,"attributes":{"attribute":1,"example":1,"hdl":1}
,"used":{"conjunction":1}
,"conjunction":{"iobuf":1}
,"iobuf":{"preference":1,"global":1}
,"preference":{"refer":1}
,"global":{"preferences":1}
,"preferences":{"honored":1}
,"honored":{"drive":1}
,"pad":{"depend":1,"single-ended":1}
,"depend":{"vccio":1}
,"vccio":{"drive":1,"1.2v":1,"1.5v":1,"1.8v":1,"2.5v":1,"3.3v":1}
,"strengths":{"available":1}
,"alternate":{"pio":1}
,"pio":{"pad":1}
,"single-ended":{"driver":1}
,"driver":{"differential":1,"programmable":1}
,"differential":{"current":1}
,"current":{"source":1}
,"source":{"driver":1,"attribute":1,"attributes":1}
,"three":{"drive":1}
,"settings":{"available":1,"using":1}
,"operating":{"3.3":1}
,"3.3":{"volts":1}
,"device":{"support":1,"family":1}
,"vhdl":{"syntax":1,"example":1,"source":1,"iovhdl.vhd":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"drive":1,"synthesis":1}
,"signal":{"drive_strength":1}
,"example":{"code":1,"given":1,"precision":1,"synplify":1,"files":1}
,"portd":{"signal":1}
,"verilog":{"syntax":1,"example":1,"source":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"drive_strength":{"drive_strength":1,"pullmode":1}
,"code":{"precision":1,"synplify":1}
,"q_lvttl33_20":{"drive":1}
,"pintype":{"pin_name":1}
,"synthesis":{"io_type":1}
,"io_type":{"type_name":1,"lvttl33d":1}
,"type_name":{"drive":1}
,"pullmode":{"mode":1,"slewrate":1}
,"mode":{"slewrate":1}
,"slewrate":{"value":1,"fast":1}
,"value":{"drive_strength":1}
,"note":{"example":1}
,"given":{"pin":1}
,"pin":{"type":1}
,"type":{"configuration":1,"settings":1}
,"mypin":{"synthesis":1}
,"lvttl33d":{"drive":1}
,"following":{"examples":1}
,"examples":{"type":1,"fpga":1,"path":1}
,"using":{"latticeec":1}
,"latticeec":{"device":1,"preferences_attributes":1}
,"family":{"purposes":1}
,"purposes":{"demonstration":1}
,"demonstration":{"include":1}
,"include":{"drive":1}
,"path":{"install_dir":1,"generic":1}
,"install_dir":{"examples":1,"ispcpld":1}
,"fpga":{"latticeec":1,"architectures":1,"attributes":1}
,"preferences_attributes":{"iotype_drive_pullmode_slewrate":1}
,"iotype_drive_pullmode_slewrate":{"vhdl":1,"verilog_mentor":1,"verilog_synplify":1}
,"verilog_mentor":{"vlogio.v":1}
,"verilog_synplify":{"vlogio.v":1}
,"files":{"fpga":1}
,"architectures":{"available":1}
,"corresponding":{"directories":1}
,"directories":{"install_dir":1}
,"ispcpld":{"examples":1}
,"generic":{"examples":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
