<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3462" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3462{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3462{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3462{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3462{left:69px;bottom:1084px;}
#t5_3462{left:95px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_3462{left:306px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t7_3462{left:95px;bottom:1071px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t8_3462{left:69px;bottom:1045px;}
#t9_3462{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#ta_3462{left:358px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tb_3462{left:95px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tc_3462{left:69px;bottom:1005px;}
#td_3462{left:95px;bottom:1008px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_3462{left:365px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3462{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_3462{left:95px;bottom:967px;}
#th_3462{left:121px;bottom:967px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ti_3462{left:95px;bottom:943px;}
#tj_3462{left:121px;bottom:943px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tk_3462{left:121px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3462{left:69px;bottom:899px;}
#tm_3462{left:95px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_3462{left:253px;bottom:903px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#to_3462{left:69px;bottom:878px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_3462{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3462{left:69px;bottom:837px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tr_3462{left:69px;bottom:820px;letter-spacing:-0.14px;}
#ts_3462{left:69px;bottom:794px;}
#tt_3462{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3462{left:69px;bottom:771px;}
#tv_3462{left:95px;bottom:774px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tw_3462{left:95px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_3462{left:69px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_3462{left:69px;bottom:303px;letter-spacing:0.14px;}
#tz_3462{left:151px;bottom:303px;letter-spacing:0.16px;word-spacing:0.01px;}
#t10_3462{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t11_3462{left:69px;bottom:262px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3462{left:69px;bottom:238px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#t13_3462{left:69px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t14_3462{left:69px;bottom:204px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t15_3462{left:69px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_3462{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t17_3462{left:69px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3462{left:69px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3462{left:197px;bottom:361px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_3462{left:289px;bottom:361px;letter-spacing:0.15px;word-spacing:0.02px;}
#t1b_3462{left:277px;bottom:439px;letter-spacing:-0.04px;word-spacing:0.14px;}
#t1c_3462{left:277px;bottom:456px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1d_3462{left:396px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1e_3462{left:258px;bottom:517px;letter-spacing:-0.16px;}
#t1f_3462{left:665px;bottom:516px;}
#t1g_3462{left:313px;bottom:489px;letter-spacing:0.11px;}
#t1h_3462{left:526px;bottom:516px;letter-spacing:-0.16px;}
#t1i_3462{left:514px;bottom:516px;letter-spacing:-0.97px;}
#t1j_3462{left:500px;bottom:516px;letter-spacing:-0.16px;}
#t1k_3462{left:515px;bottom:491px;}
#t1l_3462{left:574px;bottom:489px;letter-spacing:0.11px;}
#t1m_3462{left:417px;bottom:516px;letter-spacing:-0.16px;}
#t1n_3462{left:435px;bottom:489px;letter-spacing:0.12px;}
#t1o_3462{left:248px;bottom:583px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1p_3462{left:248px;bottom:600px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1q_3462{left:396px;bottom:678px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1r_3462{left:258px;bottom:661px;letter-spacing:-0.16px;}
#t1s_3462{left:665px;bottom:660px;}
#t1t_3462{left:313px;bottom:633px;letter-spacing:0.11px;}
#t1u_3462{left:514px;bottom:660px;letter-spacing:-0.97px;}
#t1v_3462{left:500px;bottom:660px;letter-spacing:-0.16px;}
#t1w_3462{left:595px;bottom:633px;letter-spacing:-0.1px;}
#t1x_3462{left:417px;bottom:660px;letter-spacing:-0.25px;}
#t1y_3462{left:435px;bottom:633px;letter-spacing:0.13px;}
#t1z_3462{left:552px;bottom:660px;}
#t20_3462{left:542px;bottom:660px;}
#t21_3462{left:290px;bottom:412px;letter-spacing:0.11px;}

.s1_3462{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3462{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3462{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3462{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3462{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3462{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3462{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3462{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3462{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3462" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3462Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3462" style="-webkit-user-select: none;"><object width="935" height="1210" data="3462/3462.svg" type="image/svg+xml" id="pdf3462" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3462" class="t s1_3462">12-26 </span><span id="t2_3462" class="t s1_3462">Vol. 3A </span>
<span id="t3_3462" class="t s2_3462">MEMORY CACHE CONTROL </span>
<span id="t4_3462" class="t s3_3462">• </span><span id="t5_3462" class="t s4_3462">Type field, bits 0 through 7 </span><span id="t6_3462" class="t s5_3462">— Specifies the memory type for the range (see Table 12-8 for the encoding of </span>
<span id="t7_3462" class="t s5_3462">this field). </span>
<span id="t8_3462" class="t s3_3462">• </span><span id="t9_3462" class="t s4_3462">PhysBase field, bits 12 through 31 </span><span id="ta_3462" class="t s5_3462">— Specifies the base address of the address range. The address must be </span>
<span id="tb_3462" class="t s5_3462">less than 4 GBytes and is automatically aligned on a 4-KByte boundary. </span>
<span id="tc_3462" class="t s3_3462">• </span><span id="td_3462" class="t s4_3462">PhysMask field, bits 12 through 31 </span><span id="te_3462" class="t s5_3462">— Specifies a mask that determines the range of the region being </span>
<span id="tf_3462" class="t s5_3462">mapped, according to the following relationships: </span>
<span id="tg_3462" class="t s5_3462">— </span><span id="th_3462" class="t s5_3462">Address_Within_Range AND PhysMask = PhysBase AND PhysMask </span>
<span id="ti_3462" class="t s5_3462">— </span><span id="tj_3462" class="t s5_3462">This value is extended by 12 bits at the low end to form the mask value. For more information: see Section </span>
<span id="tk_3462" class="t s5_3462">12.11.3, “Example Base and Mask Calculations.” </span>
<span id="tl_3462" class="t s3_3462">• </span><span id="tm_3462" class="t s4_3462">V (valid) flag, bit 11 </span><span id="tn_3462" class="t s5_3462">— Enables the register pair when set; disables register pair when clear. </span>
<span id="to_3462" class="t s5_3462">Before attempting to access these SMRR registers, software must test bit 11 in the IA32_MTRRCAP register. If </span>
<span id="tp_3462" class="t s5_3462">SMRR is not supported, reads from or writes to registers cause general-protection exceptions. </span>
<span id="tq_3462" class="t s5_3462">When the valid flag in the IA32_SMRR_PHYSMASK MSR is 1, accesses to the specified address range are treated as </span>
<span id="tr_3462" class="t s5_3462">follows: </span>
<span id="ts_3462" class="t s3_3462">• </span><span id="tt_3462" class="t s5_3462">If the logical processor is in SMM, accesses uses the memory type in the IA32_SMRR_PHYSBASE MSR. </span>
<span id="tu_3462" class="t s3_3462">• </span><span id="tv_3462" class="t s5_3462">If the logical processor is not in SMM, write accesses are ignored and read accesses return a fixed value for each </span>
<span id="tw_3462" class="t s5_3462">byte. The uncacheable memory type (UC) is used in this case. </span>
<span id="tx_3462" class="t s5_3462">The above items apply even if the address range specified overlaps with a range specified by the MTRRs. </span>
<span id="ty_3462" class="t s6_3462">12.11.3 </span><span id="tz_3462" class="t s6_3462">Example Base and Mask Calculations </span>
<span id="t10_3462" class="t s5_3462">The examples in this section apply to processors that support a maximum physical address size of 36 bits. The base </span>
<span id="t11_3462" class="t s5_3462">and mask values entered in variable-range MTRR pairs are 24-bit values that the processor extends to 36-bits. </span>
<span id="t12_3462" class="t s5_3462">For example, to enter a base address of 2 MBytes (200000H) in the IA32_MTRR_PHYSBASE3 register, the 12 least- </span>
<span id="t13_3462" class="t s5_3462">significant bits are truncated and the value 000200H is entered in the PhysBase field. The same operation must be </span>
<span id="t14_3462" class="t s5_3462">performed on mask values. For example, to map the address range from 200000H to 3FFFFFH (2 MBytes to 4 </span>
<span id="t15_3462" class="t s5_3462">MBytes), a mask value of FFFE00000H is required. Again, the 12 least-significant bits of this mask value are trun- </span>
<span id="t16_3462" class="t s5_3462">cated, so that the value entered in the PhysMask field of IA32_MTRR_PHYSMASK3 is FFFE00H. This mask is chosen </span>
<span id="t17_3462" class="t s5_3462">so that when any address in the 200000H to 3FFFFFH range is AND’d with the mask value, it will return the same </span>
<span id="t18_3462" class="t s5_3462">value as when the base address is AND’d with the mask value (which is 200000H). </span>
<span id="t19_3462" class="t s7_3462">Figure 12-8. </span><span id="t1a_3462" class="t s7_3462">IA32_SMRR_PHYSBASE and IA32_SMRR_PHYSMASK SMRR Pair </span>
<span id="t1b_3462" class="t s8_3462">V — Valid </span>
<span id="t1c_3462" class="t s8_3462">PhysMask — Sets range mask </span>
<span id="t1d_3462" class="t s8_3462">IA32_SMRR_PHYSMASK Register </span>
<span id="t1e_3462" class="t s9_3462">63 </span><span id="t1f_3462" class="t s9_3462">0 </span>
<span id="t1g_3462" class="t s8_3462">Reserved </span>
<span id="t1h_3462" class="t s9_3462">10 </span><span id="t1i_3462" class="t s9_3462">11 </span><span id="t1j_3462" class="t s9_3462">12 </span>
<span id="t1k_3462" class="t s8_3462">V </span>
<span id="t1l_3462" class="t s8_3462">Reserved </span>
<span id="t1m_3462" class="t s9_3462">31 </span>
<span id="t1n_3462" class="t s8_3462">PhysMask </span>
<span id="t1o_3462" class="t s8_3462">Type — Memory type for range </span>
<span id="t1p_3462" class="t s8_3462">PhysBase — Base address of range </span>
<span id="t1q_3462" class="t s8_3462">IA32_SMRR_PHYSBASE Register </span>
<span id="t1r_3462" class="t s9_3462">63 </span><span id="t1s_3462" class="t s9_3462">0 </span>
<span id="t1t_3462" class="t s8_3462">Reserved </span>
<span id="t1u_3462" class="t s9_3462">11 </span><span id="t1v_3462" class="t s9_3462">12 </span>
<span id="t1w_3462" class="t s8_3462">Type </span>
<span id="t1x_3462" class="t s9_3462">31 </span>
<span id="t1y_3462" class="t s8_3462">PhysBase </span>
<span id="t1z_3462" class="t s9_3462">7 </span><span id="t20_3462" class="t s9_3462">8 </span>
<span id="t21_3462" class="t s8_3462">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
