$date
	Wed Oct  9 15:53:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$var reg 1 ! busy $end
$var reg 1 " clk $end
$var reg 3 # data [2:0] $end
$var reg 1 $ reset $end
$var reg 1 % tx $end
$scope module u_fsm $end
$var wire 1 ! busy $end
$var wire 1 " clk $end
$var wire 3 & data [2:0] $end
$var wire 1 $ reset $end
$var wire 1 % tx $end
$var wire 3 ' z [2:0] $end
$var wire 1 ( y $end
$var wire 1 ) x $end
$scope module u_Tx $end
$var wire 1 " clk $end
$var wire 3 * data [2:0] $end
$var wire 1 $ reset $end
$var wire 1 % tx $end
$var wire 1 ) ready_i $end
$var reg 3 + data_o [2:0] $end
$var reg 2 , next_state [1:0] $end
$var reg 2 - state [1:0] $end
$var reg 1 ( valid_o $end
$upscope $end
$scope module u_rx $end
$var wire 1 ! busy $end
$var wire 1 " clk $end
$var wire 3 . data_i [2:0] $end
$var wire 1 ( valid_i $end
$var reg 3 / data_s [2:0] $end
$var reg 1 ) ready_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
bx .
bx -
b0 ,
bx +
b0 *
0)
x(
bx '
b0 &
0%
1$
b0 #
0"
0!
$end
#5
b1 ,
0(
b0 -
0$
1"
#10
1$
0"
#15
b10 ,
b1 -
1%
1"
#20
b1 ,
0%
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
