C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/XYMux.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/XYMux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity XYMux
-- Compiling architecture behaviour of XYMux

} {} {}} {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity ALU
-- Compiling architecture behaviour of ALU

} {} {}} C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegisterBank_tb
-- Compiling architecture testbench of RegisterBank_tb

} {} {}} {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity shifter_tb
-- Compiling architecture testbench of shifter_tb

} {} {}} {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Latch16
-- Compiling architecture behaviour of Latch16

} {} {}} {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU_tb
-- Compiling architecture testbench of ALU_tb

} {} {}} {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity shifter
-- Compiling architecture behaviour of shifter

} {} {}}
