<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-cn78xx-native.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-cn78xx-native.h</h1><a href="doc-cn78xx-native_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2014-2015 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc.,</span>
<a name="l00007"></a>00007 <span class="comment"> * contains proprietary and confidential information of Cavium Inc. and</span>
<a name="l00008"></a>00008 <span class="comment"> * its suppliers.</span>
<a name="l00009"></a>00009 <span class="comment"> * Contact Cavium Inc. at info@cavium.com for more information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">/*!</span>
<a name="l00013"></a>00013 <span class="comment"> * @file doc-cn78xx-native.h</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * @ref cn78xx_native</span>
<a name="l00016"></a>00016 <span class="comment"> */</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment">/**</span>
<a name="l00019"></a>00019 <span class="comment"></span>
<a name="l00020"></a>00020 <span class="comment">@page cn78xx_native CN7XXX native api reference</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">Here CN7XXX means, CN78XX, CN73XX, CNF75XX that use OCTEON III packet IO blocks.</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment"> - @ref cn78_pk_xmit</span>
<a name="l00025"></a>00025 <span class="comment"> - @ref cn78_pdesc</span>
<a name="l00026"></a>00026 <span class="comment"> - @ref cn78_bp</span>
<a name="l00027"></a>00027 <span class="comment"> - @ref cn78_fpa</span>
<a name="l00028"></a>00028 <span class="comment"> - @ref cn78_multinode</span>
<a name="l00029"></a>00029 <span class="comment"> - @ref cn78_pki</span>
<a name="l00030"></a>00030 <span class="comment"> - @ref cn78_new_apis</span>
<a name="l00031"></a>00031 <span class="comment"> - @ref cn78_multinode</span>
<a name="l00032"></a>00032 <span class="comment"></span>
<a name="l00033"></a>00033 <span class="comment">@section cn78_pk_xmit Packet transmission</span>
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">In the CN7XXX series, packet transmission is controlled by the structure </span>
<a name="l00036"></a>00036 <span class="comment">cvmx_pko3_pdesc_t. In contrast with the previous cvmx_pko_command_t structure, </span>
<a name="l00037"></a>00037 <span class="comment">the pdesc is a dynamic stack where additional operands can be pushed for </span>
<a name="l00038"></a>00038 <span class="comment">operation by the PKO. These commands can include pointers to packet </span>
<a name="l00039"></a>00039 <span class="comment">fragments, gather lists, crc specifications, memory write/modify operations, </span>
<a name="l00040"></a>00040 <span class="comment">and the traditional transmission complete work queue notifications.</span>
<a name="l00041"></a>00041 <span class="comment"></span>
<a name="l00042"></a>00042 <span class="comment">The following sections describe a new API that is designed to take full</span>
<a name="l00043"></a>00043 <span class="comment">advantage of the CN7XXX PKO (a.k.a. PKO3) based on cvmx_pko3_pdesc_t.</span>
<a name="l00044"></a>00044 <span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">The memory space for the cvmx_pko3_pdesc_t structure is provided by the application.</span>
<a name="l00046"></a>00046 <span class="comment">In most cases this space can be simply allocated as an automatic variable</span>
<a name="l00047"></a>00047 <span class="comment">on the stack of the function that uses the following API.</span>
<a name="l00048"></a>00048 <span class="comment">In some advanced use cases however, the pdesc_t object may be contained in</span>
<a name="l00049"></a>00049 <span class="comment">an auxiliary data structure and persist across multiple iterations of</span>
<a name="l00050"></a>00050 <span class="comment">the main packet processing loop.</span>
<a name="l00051"></a>00051 <span class="comment">For example, an application that is designed to reassemble fragmented IP</span>
<a name="l00052"></a>00052 <span class="comment">packets might declare a pdesc_t as one of the information element in its</span>
<a name="l00053"></a>00053 <span class="comment">packet reassembly hash table, so that each pdesc_t represents an original</span>
<a name="l00054"></a>00054 <span class="comment">IP packet while it is being reassembled.</span>
<a name="l00055"></a>00055 <span class="comment"></span>
<a name="l00056"></a>00056 <span class="comment">The pdesc_t may be initialized in one of two ways: (a) if the packet being</span>
<a name="l00057"></a>00057 <span class="comment">processed has been received by the application via the SSO and PKI from one</span>
<a name="l00058"></a>00058 <span class="comment">of the network interfaces, the native WQE structure may be converted to a</span>
<a name="l00059"></a>00059 <span class="comment">pdesc_t by calling cvmx_pko3_pdesc_from_wqe().</span>
<a name="l00060"></a>00060 <span class="comment"></span>
<a name="l00061"></a>00061 <span class="comment">If, on contrast an application needs to *create* a packet to be transmitted,</span>
<a name="l00062"></a>00062 <span class="comment">or build a packet from another source that is not represented by a WQE,</span>
<a name="l00063"></a>00063 <span class="comment">it should first call cvmx_pko3_pdesc_init() that will create an *empty*</span>
<a name="l00064"></a>00064 <span class="comment">packet descriptor that would be subsequently *filled&quot; with buffers using</span>
<a name="l00065"></a>00065 <span class="comment">the cvmx_pko3_pdesc_buf_append() function.</span>
<a name="l00066"></a>00066 <span class="comment"></span>
<a name="l00067"></a>00067 <span class="comment">In either case, the pdesc_t may be augmented with additional PKO-specific</span>
<a name="l00068"></a>00068 <span class="comment">meta-data, such as a method the PKO should use to notify the application</span>
<a name="l00069"></a>00069 <span class="comment">of a succesful packet transmission etc.</span>
<a name="l00070"></a>00070 <span class="comment"></span>
<a name="l00071"></a>00071 <span class="comment">Once the packet descriptor is *complete*, it can be transmitted to an</span>
<a name="l00072"></a>00072 <span class="comment">egress port using the cvmx_pko3_pdesc_transmit() function.</span>
<a name="l00073"></a>00073 <span class="comment"></span>
<a name="l00074"></a>00074 <span class="comment">After cvmx_pko3_pdesc_transmit() returns, the pdesc_t structure</span>
<a name="l00075"></a>00075 <span class="comment">can be re-used by the application to store a new packet (by calling</span>
<a name="l00076"></a>00076 <span class="comment">cvmx_pko3_pdesc_from_wqe() or cvmx_pko3_pdesc_init() again).</span>
<a name="l00077"></a>00077 <span class="comment">The buffers that are contained in a &apos;pdesc&apos; should not be accessed by the</span>
<a name="l00078"></a>00078 <span class="comment">application after calling cvmx_pko3_pdesc_transmit() in any way if the</span>
<a name="l00079"></a>00079 <span class="comment">PKO has been instructed to *free* the packet buffers on completion.</span>
<a name="l00080"></a>00080 <span class="comment">If the PKO has been programmed not to free the buffers, the &apos;pdesc&apos; can</span>
<a name="l00081"></a>00081 <span class="comment">be re-used by sending the exact same packet to a different destination port.</span>
<a name="l00082"></a>00082 <span class="comment">The data in the buffers must not be modified after calling</span>
<a name="l00083"></a>00083 <span class="comment">cvmx_pko3_pdesc_transmit() because the buffers may have not yet been</span>
<a name="l00084"></a>00084 <span class="comment">consumed, and any modification could effect the prior packet.</span>
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">For example, never call cvmx_pko3_pdesc_hdr_push() or</span>
<a name="l00087"></a>00087 <span class="comment">cvmx_pko3_pdesc_hdr_pop() on a pdesc_t following its transmission,</span>
<a name="l00088"></a>00088 <span class="comment">but only after the pdesc_t has been re-initialized to be empty or from a WQE.</span>
<a name="l00089"></a>00089 <span class="comment"></span>
<a name="l00090"></a>00090 <span class="comment">@section cn78_pdesc Packet Descriptor Danipulation</span>
<a name="l00091"></a>00091 <span class="comment">The 7XXX no longer has a hardware FAU unit, however the PKO now has an atomic </span>
<a name="l00092"></a>00092 <span class="comment">memory operation capability, allowing it to perform most of the same </span>
<a name="l00093"></a>00093 <span class="comment">functionality. In order to decrement a counter after transmission, add the </span>
<a name="l00094"></a>00094 <span class="comment">following call before cvmx_pko3_pdesc_transmit():</span>
<a name="l00095"></a>00095 <span class="comment"></span>
<a name="l00096"></a>00096 <span class="comment">cvmx_pko3_pdesc_notify_decrement(cvmx_pko3_pdesc_t *pdesc, volatile uint64_t *p_counter);</span>
<a name="l00097"></a>00097 <span class="comment"></span>
<a name="l00098"></a>00098 <span class="comment">WQE notification is handled via the cvmx_pko3_pdesc_notify_wqe() call, however </span>
<a name="l00099"></a>00099 <span class="comment">note the WQE format is in the 7XXX specific format. Unlike other commands, </span>
<a name="l00100"></a>00100 <span class="comment">only 1 WQE notification can be added per PKO operation.</span>
<a name="l00101"></a>00101 <span class="comment"></span>
<a name="l00102"></a>00102 <span class="comment">For a typical packet processing application, to make a packet received</span>
<a name="l00103"></a>00103 <span class="comment">from an ingress port via the PKI, SSO in the form of a WQE,</span>
<a name="l00104"></a>00104 <span class="comment">call cvmx_pko3_pdesc_from_wqe() to quickly convert the input packet</span>
<a name="l00105"></a>00105 <span class="comment">to pdesc_t and make it ready for transmission.</span>
<a name="l00106"></a>00106 <span class="comment">Following cvmx_pko3_pdesc_from_wqe() one may call cvmx_wqe_free()</span>
<a name="l00107"></a>00107 <span class="comment">immediately, or at any later time, since all the data and meta-data</span>
<a name="l00108"></a>00108 <span class="comment">for the packet has been saved in pdesc_t.</span>
<a name="l00109"></a>00109 <span class="comment"></span>
<a name="l00110"></a>00110 <span class="comment">If a received packet headers need to be modified, the prescribed method</span>
<a name="l00111"></a>00111 <span class="comment">of modifying a packet header is made available with &apos;cvmx_pko3_pdesc_hdr_pop()&apos;</span>
<a name="l00112"></a>00112 <span class="comment">that will extract a packet header from the packet and save it in</span>
<a name="l00113"></a>00113 <span class="comment">caller-provided buffer, and remove that header from the packet</span>
<a name="l00114"></a>00114 <span class="comment">(hence extending its headroom).</span>
<a name="l00115"></a>00115 <span class="comment">A new header can be prependend to the packet by calling</span>
<a name="l00116"></a>00116 <span class="comment">cvmx_pko3_pdesc_hdr_push().</span>
<a name="l00117"></a>00117 <span class="comment"></span>
<a name="l00118"></a>00118 <span class="comment">For example, to forward a packet at Layer-2 between two different VLANs,</span>
<a name="l00119"></a>00119 <span class="comment">the application would need to first remove the L2 header from the packet</span>
<a name="l00120"></a>00120 <span class="comment">using cvmx_pko3_pdesc_hdr_pop(), modify its VLAN tag and any other Layer-2</span>
<a name="l00121"></a>00121 <span class="comment">header fields, and the call cvmx_pko3_pdesc_hdr_push() to prepend a new</span>
<a name="l00122"></a>00122 <span class="comment">Layer-2 header to the packet. Note that the new Layer-2 header may be</span>
<a name="l00123"></a>00123 <span class="comment">of a different size than the original header, as would be in the case</span>
<a name="l00124"></a>00124 <span class="comment">of a MAC-in-MAC tunneling application.</span>
<a name="l00125"></a>00125 <span class="comment"></span>
<a name="l00126"></a>00126 <span class="comment">For a simpler Layer-2 forwarding application that does not modify the</span>
<a name="l00127"></a>00127 <span class="comment">headers, but needs to inspect the header contents for making a forwarding</span>
<a name="l00128"></a>00128 <span class="comment">or learning operation, it may use cvmx_pko3_pdesc_hdr_peek() to get a copy</span>
<a name="l00129"></a>00129 <span class="comment">of the Layer-2 header without modifying the packet contents.</span>
<a name="l00130"></a>00130 <span class="comment"></span>
<a name="l00131"></a>00131 <span class="comment">@section cn78_bp Backpressure</span>
<a name="l00132"></a>00132 <span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">The 78XX uses hardware counters called AURAs to control backpressure, RED and </span>
<a name="l00134"></a>00134 <span class="comment">drop thresholds. You may enable flow control on per-aura basis by calling </span>
<a name="l00135"></a>00135 <span class="comment">cvmx_fpa3_setup_aura_qos(), with the thresholds you wish to use. For example, </span>
<a name="l00136"></a>00136 <span class="comment">for an aura attached to a shared pool with 800 buffers you could specify cvmx_fpa3_setup_aura_qos(). Which would configure the specified aura to pass all packets when at least 200 </span>
<a name="l00137"></a>00137 <span class="comment">buffers were free, send backpressure notification when 100 buffers are free, and </span>
<a name="l00138"></a>00138 <span class="comment">to drop all packets when only 50 buffers are free. The auras should be considered </span>
<a name="l00139"></a>00139 <span class="comment">on a per-style basis, in such a way that a single style consuming too many </span>
<a name="l00140"></a>00140 <span class="comment">resources will be throttled gracefully while all other traffic is continue. </span>
<a name="l00141"></a>00141 <span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">@section cn78_fpa CN78XX-specific FPA3 API details</span>
<a name="l00143"></a>00143 <span class="comment"></span>
<a name="l00144"></a>00144 <span class="comment">One major difference between the 2 chip generations is the existence of auras. </span>
<a name="l00145"></a>00145 <span class="comment">For 78xx boards in legacy mode, any references to pools are expected to target </span>
<a name="l00146"></a>00146 <span class="comment">auras, and any devices which in the past would require pools for their memory </span>
<a name="l00147"></a>00147 <span class="comment">will now instead use an aura id in place. Pool 0 will be disabled, so that any </span>
<a name="l00148"></a>00148 <span class="comment">misconfigured aura accesses will fail on the simulator. There are new helper api</span>
<a name="l00149"></a>00149 <span class="comment">calls to make pool/aura configuration easier:</span>
<a name="l00150"></a>00150 <span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">cvmx_fpa3_setup_aura_and_pool() will allocate and set up a single aura with a backing pool of given size. </span>
<a name="l00152"></a>00152 <span class="comment">The aura id is returned, and the api will attempt to reserve the specified aura id</span>
<a name="l00153"></a>00153 <span class="comment">unless given -1, in which case aura ids will be allocated dynamically. If </span>
<a name="l00154"></a>00154 <span class="comment">buffers == NULL then memory will be allocated automatically.</span>
<a name="l00155"></a>00155 <span class="comment">The backing pool number will be reserved dynamically, and the &apos;num_blocks&apos;</span>
<a name="l00156"></a>00156 <span class="comment">argument is used both for the actual number of buffers that populate the</span>
<a name="l00157"></a>00157 <span class="comment">pool, and the allocation buffer limit that will be assigned to the aura.</span>
<a name="l00158"></a>00158 <span class="comment"></span>
<a name="l00159"></a>00159 <span class="comment">cvmx_fpa3_set_aura_for_pool() is used to attach auras to an existing pool, which can be created</span>
<a name="l00160"></a>00160 <span class="comment">and filled with buffers using cvmx_fpa3_setup_fill_pool(),</span>
<a name="l00161"></a>00161 <span class="comment">or by calling cvmx_fpa3_aura_to_pool()</span>
<a name="l00162"></a>00162 <span class="comment">that will return the id of the pool that is baking the specified aura.</span>
<a name="l00163"></a>00163 <span class="comment">The &apos;num_blocks&quot; argument to cvmx_fpa3_set_aura_for_pool() is used</span>
<a name="l00164"></a>00164 <span class="comment">to limit the number of buffers that can be consumed through the new aura,</span>
<a name="l00165"></a>00165 <span class="comment">and should be less than or equal to the number of buffers contained in</span>
<a name="l00166"></a>00166 <span class="comment">the backing pool it is associated with.</span>
<a name="l00167"></a>00167 <span class="comment">The &apos;block_size&quot; argument is only used to verify that the backing pool</span>
<a name="l00168"></a>00168 <span class="comment">was created with the same buffer size that the application expects with</span>
<a name="l00169"></a>00169 <span class="comment">this new aura, to avoid unpredictable behavior.</span>
<a name="l00170"></a>00170 <span class="comment"></span>
<a name="l00171"></a>00171 <span class="comment">An end user should rarely attempt to reserve a specific pool id on 78xx,</span>
<a name="l00172"></a>00172 <span class="comment">as the handle given to all I/O blocks, and used to allocate buffers is an aura.</span>
<a name="l00173"></a>00173 <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">Beyond initialization and shutdown the only occasion the pool id should be</span>
<a name="l00175"></a>00175 <span class="comment">used is when attaching an additional aura to an already configured pool.</span>
<a name="l00176"></a>00176 <span class="comment"></span>
<a name="l00177"></a>00177 <span class="comment">One of the key changes in cn78xx is that the new Buffer Link Pointer no longer </span>
<a name="l00178"></a>00178 <span class="comment">includes the &quot;Back&quot; field, which is used on older chip to indicate the distance </span>
<a name="l00179"></a>00179 <span class="comment">from the start of data to the beginning of the buffer in cache lines.</span>
<a name="l00180"></a>00180 <span class="comment">For this reason, the only method that can be relied on at all times for the FPA </span>
<a name="l00181"></a>00181 <span class="comment">to locate the beginning of a buffer to free, is to use the native alignment mode, </span>
<a name="l00182"></a>00182 <span class="comment">where the buffer start is always aligned to the buffer size for a given POOL.</span>
<a name="l00183"></a>00183 <span class="comment">Other alignment modes of the FPA can only be expected to work if the 1ST_SKIP and NEXT_SKIP</span>
<a name="l00184"></a>00184 <span class="comment">values in PKI (as well as the distance to start of data in any software-generated packet)</span>
<a name="l00185"></a>00185 <span class="comment">are always less then cache line size. Taking advantage of this restriction is highly</span>
<a name="l00186"></a>00186 <span class="comment">discouraged.</span>
<a name="l00187"></a>00187 <span class="comment"></span>
<a name="l00188"></a>00188 <span class="comment">@section cn78_pki CN78XX-specific packet input (PKI) details</span>
<a name="l00189"></a>00189 <span class="comment"></span>
<a name="l00190"></a>00190 <span class="comment">PKI can be broken down in 7 major areas, where backward compatibilty needs to be addressed</span>
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment"> - @ref pki_if_cfg</span>
<a name="l00193"></a>00193 <span class="comment"> - @ref wqe_and_pb_pools</span>
<a name="l00194"></a>00194 <span class="comment"> - @ref wqe_fields</span>
<a name="l00195"></a>00195 <span class="comment"> - @ref qos_and_queue_prio</span>
<a name="l00196"></a>00196 <span class="comment"> - @ref pkt_sched</span>
<a name="l00197"></a>00197 <span class="comment"> - @ref pki_red_and_bp</span>
<a name="l00198"></a>00198 <span class="comment"> - @ref pki_cfg</span>
<a name="l00199"></a>00199 <span class="comment"></span>
<a name="l00200"></a>00200 <span class="comment">@subsection pki_if_cfg Interface/Port Configuration</span>
<a name="l00201"></a>00201 <span class="comment">    Software in previous chips controls the per port (interface/index) configuration for packet input block through</span>
<a name="l00202"></a>00202 <span class="comment">        provisioning the pkind registers. In 78xx port configuration is controlled via style registers.</span>
<a name="l00203"></a>00203 <span class="comment">    pkind configuration registers only control few aspect of port. To configure the port, a style needs to be</span>
<a name="l00204"></a>00204 <span class="comment">    assigned to the port first and after that configuration can be controlled through that style register.</span>
<a name="l00205"></a>00205 <span class="comment"></span>
<a name="l00206"></a>00206 <span class="comment">      To keep backward compatibility, SE library be default assigns style = pkind for that port.</span>
<a name="l00207"></a>00207 <span class="comment">      &quot;cvmx_pip_config_port&quot; supports the backward compatibility for many fields. Some fields that are not supported are qos</span>
<a name="l00208"></a>00208 <span class="comment">           and group watchers, portadd_en and different tagging mechanism for different protocols.</span>
<a name="l00209"></a>00209 <span class="comment"></span>
<a name="l00210"></a>00210 <span class="comment"></span>
<a name="l00211"></a>00211 <span class="comment">@subsection wqe_and_pb_pools WQE and packet buffer pools</span>
<a name="l00212"></a>00212 <span class="comment">    In older chips pacwqe and packet data could reside in separate pools. Packet data buffers were hardwired to come from pool 0.</span>
<a name="l00213"></a>00213 <span class="comment"></span>
<a name="l00214"></a>00214 <span class="comment">    78xx Support-- 78xx has concept of auras and any aura can be assigned to buffer the packet data.</span>
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">      To keep backward compatibilty all the packet data from all interface/ports are still buffered in aura0.</span>
<a name="l00217"></a>00217 <span class="comment">      By default SDK supports NO_WPTR mode where wqe entry uses same buffer as packet data and is appended</span>
<a name="l00218"></a>00218 <span class="comment">           to first packet buffer.</span>
<a name="l00219"></a>00219 <span class="comment">    Older chips supported 2 mode for packet buffering.</span>
<a name="l00220"></a>00220 <span class="comment"></span>
<a name="l00221"></a>00221 <span class="comment">    a) WQE and packet data reside in different buffers which comes from different fpa pools. wqe buffers contains wqe descriptor</span>
<a name="l00222"></a>00222 <span class="comment">           and 12 words of packet data.</span>
<a name="l00223"></a>00223 <span class="comment">           78xx support --- In 78xx this mode to keep wqe entry and packet data in different buffers can be chosen by calling api &quot;cvmx_helper_pki_set_wqe_mode&quot;.</span>
<a name="l00224"></a>00224 <span class="comment">           Note that buffers for wqe still comes from the same packet pool. There is no need to configure WQE buffer pool.</span>
<a name="l00225"></a>00225 <span class="comment">           You may want to increase the size of packet pool since now wqe buffers comes from there. Take note that this</span>
<a name="l00226"></a>00226 <span class="comment">           may increase the memory footprint.</span>
<a name="l00227"></a>00227 <span class="comment">           Also WQE buffer only contains first few words 5-8 depending on wqe_header_size chosen in configuration.</span>
<a name="l00228"></a>00228 <span class="comment">           If application need first few words of packet data to be in WQE, they will need to copy them themselves.</span>
<a name="l00229"></a>00229 <span class="comment">           Also notice that WQE entry now has minimum of 5 words compare to 4 words before.</span>
<a name="l00230"></a>00230 <span class="comment"></span>
<a name="l00231"></a>00231 <span class="comment">    b) WQE_NOPTR: WQE and packet data share the same buffer, where 4 WQE WORDS are appended in front of packet data.</span>
<a name="l00232"></a>00232 <span class="comment"></span>
<a name="l00233"></a>00233 <span class="comment">       78xx support -- This is default mode in 78xx where wqe is appended in front of the first packet data buffer.</span>
<a name="l00234"></a>00234 <span class="comment">               78XX has minimum 5 words and there is a word after that for next_ptr field for linked buffers.</span>
<a name="l00235"></a>00235 <span class="comment">               next_ptr field is there even for packets which needs only 1 buffer.</span>
<a name="l00236"></a>00236 <span class="comment"></span>
<a name="l00237"></a>00237 <span class="comment"></span>
<a name="l00238"></a>00238 <span class="comment">@subsection wqe_fields WQE fields</span>
<a name="l00239"></a>00239 <span class="comment">    WQE structure has been almost completely modified in 78xx. If software is accessing the fields of it directly,</span>
<a name="l00240"></a>00240 <span class="comment">        it needs to modify the code to use accessor functions.</span>
<a name="l00241"></a>00241 <span class="comment">    Unused fields are not supported.</span>
<a name="l00242"></a>00242 <span class="comment"></span>
<a name="l00243"></a>00243 <span class="comment">@subsection pkt_sched Packet Scheduling</span>
<a name="l00244"></a>00244 <span class="comment">    In older chips by default SE software sends packets to 8 different qos queues. There are no separate qos queues in 78xx,</span>
<a name="l00245"></a>00245 <span class="comment">        sso groups can be used as qos queues within.</span>
<a name="l00246"></a>00246 <span class="comment"></span>
<a name="l00247"></a>00247 <span class="comment">        78xx support: In backward compatible mode by default all packets from all interfaces/ports go to sso group 0.</span>
<a name="l00248"></a>00248 <span class="comment"></span>
<a name="l00249"></a>00249 <span class="comment">@subsection qos_and_queue_prio QOS and QUEUE PRIORITIES</span>
<a name="l00250"></a>00250 <span class="comment">        In older chips sso could prioritize scheduling of work based on QOS queues0-7, in 78xx prioritization is based on groups.</span>
<a name="l00251"></a>00251 <span class="comment">        Each group can be prioritized between priorities 0-7. 78xx has 256 groups which are configured in software, so that lowest 3</span>
<a name="l00252"></a>00252 <span class="comment">        bits of group denotes priority and remaining 5 bits represent a group which limits group numbers to 32 in backward</span>
<a name="l00253"></a>00253 <span class="comment">        compatible mode.</span>
<a name="l00254"></a>00254 <span class="comment">        68xx had many ways to configure QoS which are outlined below</span>
<a name="l00255"></a>00255 <span class="comment">                1) per port QoS queue and group --</span>
<a name="l00256"></a>00256 <span class="comment">                        It could be configured through PIP_PRT_CFGX register by calling API</span>
<a name="l00257"></a>00257 <span class="comment">                        cvmx_pip_config_port() which now have support for 78xx</span>
<a name="l00258"></a>00258 <span class="comment">                2) QoS watchers --</span>
<a name="l00259"></a>00259 <span class="comment">                        software will reserve pcam entries 0-7 for qos watcher 0-7. In 78xx qos is controlled</span>
<a name="l00260"></a>00260 <span class="comment">                        via sso groups so there is no separate control for qos.</span>
<a name="l00261"></a>00261 <span class="comment">                3) priority table --</span>
<a name="l00262"></a>00262 <span class="comment">                        user need to config qpg table where grp = grp &lt;&lt; 3 | qos, padd, bpid per port/channel are not supported in</span>
<a name="l00263"></a>00263 <span class="comment">                        backward compatible mode. user need to setup qpg_base by calling cvmx_pki_write_style_cfg</span>
<a name="l00264"></a>00264 <span class="comment">                4) bit selector --</span>
<a name="l00265"></a>00265 <span class="comment">                        can be achieved by programming pcam entries</span>
<a name="l00266"></a>00266 <span class="comment"></span>
<a name="l00267"></a>00267 <span class="comment">@subsection pki_red_and_bp PKI RED and backpressure</span>
<a name="l00268"></a>00268 <span class="comment">   RED is applied per aura, since in backward compatible mode all the packets goes to aura 0</span>
<a name="l00269"></a>00269 <span class="comment">   RED can&apos;t be applied on per port/interface basis.</span>
<a name="l00270"></a>00270 <span class="comment">   Back Pressure- There are no per port back pressure counters in 78xx, back pressure is applied per aura.</span>
<a name="l00271"></a>00271 <span class="comment">                   Since all the packets goes to same aura in backward compatible mode, backpressure can&apos;t be applied</span>
<a name="l00272"></a>00272 <span class="comment">                   on per interface/port.</span>
<a name="l00273"></a>00273 <span class="comment"></span>
<a name="l00274"></a>00274 <span class="comment"></span>
<a name="l00275"></a>00275 <span class="comment">@section cn78_new_apis Using PKI New APIS for 78xx</span>
<a name="l00276"></a>00276 <span class="comment"></span>
<a name="l00277"></a>00277 <span class="comment">@subsection pki_cfg Steps to configure PKI</span>
<a name="l00278"></a>00278 <span class="comment">1) On power on PKI is initialized to default parameters by software which assigns packet pool 0, sso group 0</span>
<a name="l00279"></a>00279 <span class="comment">   and 1:1 pkind:style mapping. It then enables PKI to send/receive traffic.</span>
<a name="l00280"></a>00280 <span class="comment"></span>
<a name="l00281"></a>00281 <span class="comment"> To modify default parameters call</span>
<a name="l00282"></a>00282 <span class="comment"> </span>
<a name="l00283"></a>00283 <span class="comment"> - cvmx_helper_pki_set_dflt_pool(int node, int pool, int buffer_size, int buffer_count)</span>
<a name="l00284"></a>00284 <span class="comment"> </span>
<a name="l00285"></a>00285 <span class="comment"> - cvmx_helper_pki_set_dflt_aura(int node, int aura, int pool, int buffer_count)</span>
<a name="l00286"></a>00286 <span class="comment"></span>
<a name="l00287"></a>00287 <span class="comment"> - cvmx_helper_pki_set_dflt_pool_buffer(int node, int buffer_count)</span>
<a name="l00288"></a>00288 <span class="comment"></span>
<a name="l00289"></a>00289 <span class="comment"> - cvmx_helper_pki_set_dflt_aura_buffer(int node, int buffer_count)</span>
<a name="l00290"></a>00290 <span class="comment"></span>
<a name="l00291"></a>00291 <span class="comment"> - cvmx_helper_pki_set_dflt_pkind_map(int node, int pkind, int style)</span>
<a name="l00292"></a>00292 <span class="comment"></span>
<a name="l00293"></a>00293 <span class="comment"> - cvmx_helper_pki_get_dflt_style(int node, struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00294"></a>00294 <span class="comment"></span>
<a name="l00295"></a>00295 <span class="comment"> - cvmx_helper_pki_set_dflt_style(int node, struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00296"></a>00296 <span class="comment"></span>
<a name="l00297"></a>00297 <span class="comment">To disable PKI default initialization call</span>
<a name="l00298"></a>00298 <span class="comment"></span>
<a name="l00299"></a>00299 <span class="comment"> - cvmx_helper_pki_no_dflt_init(int node)</span>
<a name="l00300"></a>00300 <span class="comment"></span>
<a name="l00301"></a>00301 <span class="comment">2) Configure/Modify PKI global parameters(if needed) by calling</span>
<a name="l00302"></a>00302 <span class="comment"></span>
<a name="l00303"></a>00303 <span class="comment"> - cvmx_pki_read_global_config(int node, struct cvmx_pki_global_config *gbl_cfg)</span>
<a name="l00304"></a>00304 <span class="comment"></span>
<a name="l00305"></a>00305 <span class="comment"> - cvmx_pki_write_global_config(int node, struct cvmx_pki_global_config *gbl_cfg)</span>
<a name="l00306"></a>00306 <span class="comment"></span>
<a name="l00307"></a>00307 <span class="comment"> - struct cvmx_pki_global_config contains all PKI global parameters which can be modified.</span>
<a name="l00308"></a>00308 <span class="comment"></span>
<a name="l00309"></a>00309 <span class="comment">3) Configure scheduling resources of interface/ports by calling api</span>
<a name="l00310"></a>00310 <span class="comment">        cvmx_helper_pki_init_interface(const int xiface, struct cvmx_pki_intf_schd *intfsch, struct cvmx_pki_global_schd *gblsch)</span>
<a name="l00311"></a>00311 <span class="comment"></span>
<a name="l00312"></a>00312 <span class="comment">        OR</span>
<a name="l00313"></a>00313 <span class="comment"></span>
<a name="l00314"></a>00314 <span class="comment">        cvmx_helper_pki_init_port(int ipd_port, struct cvmx_pki_prt_schd *prtsch)</span>
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">4) Modify port related parameter (if needed)) by calling</span>
<a name="l00317"></a>00317 <span class="comment">        cvmx_pki_get_port_config(int ipd_port, struct cvmx_pki_port_config *port_cfg)</span>
<a name="l00318"></a>00318 <span class="comment"></span>
<a name="l00319"></a>00319 <span class="comment">        cvmx_pki_set_port_config(int ipd_port, struct cvmx_pki_port_config *port_cfg)</span>
<a name="l00320"></a>00320 <span class="comment"></span>
<a name="l00321"></a>00321 <span class="comment">        If only flow profile related parameters need to be modified and many ports are sharing same profile,</span>
<a name="l00322"></a>00322 <span class="comment">        parameters can be modified by calling</span>
<a name="l00323"></a>00323 <span class="comment">                cvmx_pki_read_style_config(int node, int style, uint64_t cluster_mask, struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00324"></a>00324 <span class="comment"></span>
<a name="l00325"></a>00325 <span class="comment">                cvmx_pki_read_style_config(int node, int style, uint64_t cluster_mask,struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00326"></a>00326 <span class="comment"></span>
<a name="l00327"></a>00327 <span class="comment">5) Install pcam entries (if needed) by calling</span>
<a name="l00328"></a>00328 <span class="comment">        cvmx_helper_pki_install_pcam_entry(int node, uint64_t cluster_mask, struct cvmx_pki_pcam_input input, struct cvmx_pki_pcam_action action)</span>
<a name="l00329"></a>00329 <span class="comment"></span>
<a name="l00330"></a>00330 <span class="comment">6) Enable RED and/or backpressure (if needed) using:</span>
<a name="l00331"></a>00331 <span class="comment"></span>
<a name="l00332"></a>00332 <span class="comment"> cvmx_helper_pki_map_aura_chl_bpid(int node, uint16_t aura, uint16_t bpid,</span>
<a name="l00333"></a>00333 <span class="comment">                                      uint16_t chl_map[], uint16_t chl_cnt)</span>
<a name="l00334"></a>00334 <span class="comment"></span>
<a name="l00335"></a>00335 <span class="comment"> cvmx_helper_setup_aura_qos(int node, int aura, bool ena_red, bool ena_drop, </span>
<a name="l00336"></a>00336 <span class="comment">                               uint64_t pass_thresh, uint64_t drop_thresh, bool ena_bp, uint64_t bp_thresh)</span>
<a name="l00337"></a>00337 <span class="comment">        follow the code/example in passthrough-pktio.c</span>
<a name="l00338"></a>00338 <span class="comment"></span>
<a name="l00339"></a>00339 <span class="comment">7) Enable PKI to start processing packets by calling</span>
<a name="l00340"></a>00340 <span class="comment">        cvmx_helper_pki_enable(int node)</span>
<a name="l00341"></a>00341 <span class="comment"></span>
<a name="l00342"></a>00342 <span class="comment">@section cn78_multinode Multi-node data-types</span>
<a name="l00343"></a>00343 <span class="comment"> - SSO XGRP = (node &lt;&lt; 8) | lgrp == (node &lt;&lt; 8) | group &lt;&lt; 3 | qos</span>
<a name="l00344"></a>00344 <span class="comment"> - PKO ipd_port = (node &lt;&lt; 12) | chan_e</span>
<a name="l00345"></a>00345 <span class="comment"> - PKO: xqueue = (node &lt;&lt; 10) | dq</span>
<a name="l00346"></a>00346 <span class="comment"> - XIFACE = node &lt;&lt; 5 | local_iface</span>
<a name="l00347"></a>00347 <span class="comment"></span>
<a name="l00348"></a>00348 <span class="comment">Multinode mode on the cn78xx is implemented in 2 ways:</span>
<a name="l00349"></a>00349 <span class="comment"> - Compatibility mode where all calls are assumed to target current node hardware</span>
<a name="l00350"></a>00350 <span class="comment">    - Not all functionality is supported in compatibility mode, application instances are limited to a single node&apos;s cores, though communication can cross node boundaries via named-block memory.</span>
<a name="l00351"></a>00351 <span class="comment"> - Native mode where calls take a target node argument.</span>
<a name="l00352"></a>00352 <span class="comment">    - Limitations exist, while packets can be transmitted on any node&apos;s port by any core, packet reception and get_work is restricted to the local node (though add_work can be sent across node boundaries, work can only be received by a node&apos;s cores).</span>
<a name="l00353"></a>00353 <span class="comment"></span>
<a name="l00354"></a>00354 <span class="comment">Loading executables on multiple nodes:</span>
<a name="l00355"></a>00355 <span class="comment">- bootoct has been modified to support multiple nodes on 78xx, the command takes additional arguments as follows:</span>
<a name="l00356"></a>00356 <span class="comment">    bootoct [addr] -nodemask=[nodemask to run on, ie 0x3 for nodes 0 and 1] -coremask=[coremask on node0],[coremask on node1]</span>
<a name="l00357"></a>00357 <span class="comment"></span>
<a name="l00358"></a>00358 <span class="comment">Execution on all nodes/cores will be suspended until node0/core0 has been booted, so coremask 0x1 must be specified last.</span>
<a name="l00359"></a>00359 <span class="comment"></span>
<a name="l00360"></a>00360 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
