// Seed: 400539632
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_3 == id_1),
      .id_5(1),
      .id_6(id_2),
      .id_7(1'b0),
      .id_8(id_2 + 1),
      .id_9(id_1 - 1'b0),
      .id_10(1 + id_1 + id_2 * 1 + 1),
      .id_11((1)),
      .id_12(1 < id_1),
      .id_13(1),
      .id_14(1'd0),
      .id_15(id_2),
      .id_16(1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      .id_0(id_1), .id_1(id_4), .id_2(id_2 & "" == id_1)
  ); module_0(
      id_1, id_1, id_1
  );
endmodule
