# üìã K·∫æ HO·∫†CH CH·∫†Y OPENLANE CHO VITERBI DECODER

**D·ª± √°n**: Viterbi Decoder Implementation and Verification  
**Target**: SKY130 PDK - RTL to GDSII  
**Ng√†y t·∫°o**: 2026-01-21  
**Tr·∫°ng th√°i**: Ready to Execute

---

## üîç KI·ªÇM TRA M√îI TR∆Ø·ªúNG

### ‚úÖ ƒê√£ c√≥ s·∫µn:

| Th√†nh ph·∫ßn | Tr·∫°ng th√°i | Chi ti·∫øt |
|------------|-----------|----------|
| **Docker** | ‚úÖ Installed | Version 28.2.2 |
| **OpenLane Docker Image** | ‚úÖ Available | `ghcr.io/efabless/openlane2:2.3.10` (5.33GB) |
| **Design Files** | ‚úÖ Ready | 9 RTL files trong `OpenLane/designs/viterbi/src/` |
| **Config Files** | ‚úÖ Ready | `config.tcl`, `constraints.sdc` |

### ‚ö†Ô∏è C·∫ßn chu·∫©n b·ªã:

| Th√†nh ph·∫ßn | Tr·∫°ng th√°i | H√†nh ƒë·ªông c·∫ßn thi·∫øt |
|------------|-----------|---------------------|
| **OpenLane Repository** | ‚ùå Not Found | C·∫ßn clone OpenLane repo |
| **PDK_ROOT** | ‚ùå Not Set | C·∫ßn c√†i ƒë·∫∑t SKY130 PDK |
| **viterbi_core.v** | ‚ö†Ô∏è Needs Fix | C·∫ßn comment c√°c d√≤ng `include` |

---

## üìù K·∫æ HO·∫†CH TH·ª∞C HI·ªÜN

### **GIAI ƒêO·∫†N 1: CHU·∫®N B·ªä M√îI TR∆Ø·ªúNG** ‚è±Ô∏è 30-60 ph√∫t

#### **B∆∞·ªõc 1.1: Clone OpenLane Repository**

```bash
cd ~
git clone https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane
git checkout 2.3.10  # Kh·ªõp v·ªõi Docker image version
```

**M·ª•c ti√™u**: C√≥ th∆∞ m·ª•c `~/OpenLane` v·ªõi scripts v√† Makefile

---

#### **B∆∞·ªõc 1.2: C√†i ƒë·∫∑t SKY130 PDK**

**Option A - S·ª≠ d·ª•ng OpenLane built-in PDK installer:**
```bash
cd ~/OpenLane
make pdk
```

**Option B - Manual installation:**
```bash
export PDK_ROOT=$HOME/pdk
mkdir -p $PDK_ROOT

# Clone SKY130 PDK
git clone https://github.com/google/skywater-pdk.git $PDK_ROOT/skywater-pdk
cd $PDK_ROOT/skywater-pdk
git submodule update --init libraries/sky130_fd_sc_hd/latest

# Clone Open PDKs
git clone https://github.com/RTimothyEdwards/open_pdks.git $PDK_ROOT/open_pdks
cd $PDK_ROOT/open_pdks
./configure --enable-sky130-pdk=$PDK_ROOT/skywater-pdk/libraries
make
make install
```

**Ki·ªÉm tra:**
```bash
ls $PDK_ROOT/sky130A/libs.ref/sky130_fd_sc_hd/
# Ph·∫£i th·∫•y: lib/, lef/, gds/, techlef/, ...
```

**Th√™m v√†o `~/.bashrc`:**
```bash
echo 'export PDK_ROOT=$HOME/pdk' >> ~/.bashrc
source ~/.bashrc
```

---

#### **B∆∞·ªõc 1.3: S·ª≠a file viterbi_core.v**

**V·∫•n ƒë·ªÅ hi·ªán t·∫°i:**
```verilog
`include "bmu.v"
`include "acsu.v"
`include "pmu.v"
`include "tbu.v"
```

**C·∫ßn s·ª≠a th√†nh:**
```verilog
// `include "bmu.v"      // Commented for OpenLane - auto-compiled
// `include "acsu.v"     // Commented for OpenLane - auto-compiled
// `include "pmu.v"      // Commented for OpenLane - auto-compiled
// `include "tbu.v"      // Commented for OpenLane - auto-compiled
```

**L·ªánh t·ª± ƒë·ªông:**
```bash
cd /home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification
sed -i 's/^`include/\/\/ `include/' OpenLane/designs/viterbi/src/viterbi_core.v
```

**Ki·ªÉm tra:**
```bash
grep "include" OpenLane/designs/viterbi/src/viterbi_core.v
# Ph·∫£i th·∫•y: // `include "bmu.v" ...
```

---

#### **B∆∞·ªõc 1.4: Copy design v√†o OpenLane**

```bash
# Copy to√†n b·ªô design folder v√†o OpenLane
cp -r /home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification/OpenLane/designs/viterbi \
      ~/OpenLane/designs/
```

**Ki·ªÉm tra:**
```bash
ls ~/OpenLane/designs/viterbi/
# Ph·∫£i th·∫•y: config.tcl, constraints.sdc, src/
```

---

### **GIAI ƒêO·∫†N 2: CH·∫†Y OPENLANE FLOW** ‚è±Ô∏è 1-2 gi·ªù

#### **B∆∞·ªõc 2.1: Kh·ªüi ƒë·ªông OpenLane Docker**

```bash
cd ~/OpenLane
make mount
```

**K·∫øt qu·∫£ mong ƒë·ª£i:**
- Docker container kh·ªüi ƒë·ªông
- Mount th∆∞ m·ª•c designs v√† PDK
- V√†o shell c·ªßa OpenLane

---

#### **B∆∞·ªõc 2.2: Ch·∫°y Interactive Mode (Khuy·∫øn kh√≠ch cho l·∫ßn ƒë·∫ßu)**

**Trong OpenLane shell:**
```tcl
# Load OpenLane package
package require openlane

# Prepare design
prep -design viterbi

# Ch·∫°y t·ª´ng b∆∞·ªõc ƒë·ªÉ d·ªÖ debug
run_synthesis
run_floorplan
run_placement
run_cts
run_routing
run_magic
run_lvs
run_drc

# T·∫°o final output
run_magic_spice_export
run_magic_gds
```

**Ho·∫∑c ch·∫°y Automatic Mode:**
```bash
cd ~/OpenLane
make mount
./flow.tcl -design viterbi
```

---

#### **B∆∞·ªõc 2.3: Theo d√µi qu√° tr√¨nh**

**C√°c b∆∞·ªõc s·∫Ω ch·∫°y:**

| B∆∞·ªõc | T√™n | Th·ªùi gian ∆∞·ªõc t√≠nh | M√¥ t·∫£ |
|------|-----|-------------------|-------|
| 1 | **Synthesis** | 2-5 ph√∫t | Chuy·ªÉn RTL ‚Üí netlist |
| 2 | **Floorplan** | 1-2 ph√∫t | L·∫≠p k·∫ø ho·∫°ch m·∫∑t b·∫±ng |
| 3 | **Placement** | 3-5 ph√∫t | ƒê·∫∑t c√°c standard cells |
| 4 | **CTS** | 2-3 ph√∫t | Clock Tree Synthesis |
| 5 | **Routing** | 10-20 ph√∫t | Routing c√°c nets |
| 6 | **Magic DRC** | 2-3 ph√∫t | Design Rule Check |
| 7 | **LVS** | 2-3 ph√∫t | Layout vs Schematic |
| 8 | **Antenna Check** | 1-2 ph√∫t | Ki·ªÉm tra antenna effect |

**T·ªïng th·ªùi gian**: ~30-45 ph√∫t (t√πy c·∫•u h√¨nh m√°y)

---

### **GIAI ƒêO·∫†N 3: KI·ªÇM TRA K·∫æT QU·∫¢** ‚è±Ô∏è 30 ph√∫t

#### **B∆∞·ªõc 3.1: Ki·ªÉm tra Synthesis Report**

```bash
cd ~/OpenLane/designs/viterbi/runs/RUN_*/
cat reports/synthesis/1-synthesis.stat.rpt
```

**Th√¥ng tin c·∫ßn xem:**
- **Number of cells**: S·ªë l∆∞·ª£ng standard cells
- **Chip area**: Di·ªán t√≠ch chip (Œºm¬≤)
- **Number of wires**: S·ªë l∆∞·ª£ng nets
- **Number of registers**: S·ªë flip-flops

**V√≠ d·ª• output:**
```
Chip area for module '\system_top': 5234.567890
Number of cells:        1234
  sky130_fd_sc_hd__dfxtp_1    123
  sky130_fd_sc_hd__nand2_1     45
  ...
```

---

#### **B∆∞·ªõc 3.2: Ki·ªÉm tra Timing Report**

```bash
cat reports/signoff/*sta.max.rpt
```

**Ki·ªÉm tra:**
- **Setup time**: Ph·∫£i PASS (slack ‚â• 0)
- **Hold time**: Ph·∫£i PASS (slack ‚â• 0)
- **Clock period**: 20ns (50MHz)

**V√≠ d·ª•:**
```
Startpoint: _123_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _456_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
  0.00    0.00   clock clk (rise edge)
  ...
  18.50   18.50  data arrival time

  20.00   20.00  clock clk (rise edge)
  -0.25   19.75  clock uncertainty
  ...
  19.75   19.75  data required time
---------------------------------------------------------
          1.25   slack (MET)  ‚úÖ
```

**N·∫øu slack < 0**: Timing violation ‚ùå ‚Üí C·∫ßn t·ªëi ∆∞u

---

#### **B∆∞·ªõc 3.3: Ki·ªÉm tra DRC Violations**

```bash
cat reports/signoff/*drc.rpt
```

**M·ª•c ti√™u**: `Total violations = 0`

**N·∫øu c√≥ violations:**
```
[INFO] Total DRC violations: 5
  - Metal spacing violation: 3
  - Via overlap: 2
```

‚Üí C·∫ßn tƒÉng die area ho·∫∑c gi·∫£m utilization

---

#### **B∆∞·ªõc 3.4: Ki·ªÉm tra LVS**

```bash
cat reports/signoff/*lvs.rpt
```

**M·ª•c ti√™u**: `Circuits match uniquely.`

**N·∫øu mismatch:**
- Ki·ªÉm tra port names
- Ki·ªÉm tra module hierarchy

---

#### **B∆∞·ªõc 3.5: Xem Layout**

```bash
# M·ªü GDSII trong Klayout
klayout results/final/gds/system_top.gds

# Ho·∫∑c xem screenshot
eog results/final/gds/system_top.gds.png
```

---

### **GIAI ƒêO·∫†N 4: T·ªêI ∆ØU H√ìA (N·∫æU C·∫¶N)** ‚è±Ô∏è 1-3 gi·ªù

#### **K·ªãch b·∫£n 1: Timing Violation (Setup)**

**Tri·ªáu ch·ª©ng:**
```
slack (VIOLATED) -2.35
```

**Gi·∫£i ph√°p:**

**Option A - Gi·∫£m t·∫ßn s·ªë:**
```tcl
# Trong config.tcl
set ::env(CLOCK_PERIOD) "25.0"  # 40 MHz thay v√¨ 50 MHz
```

**Option B - T·ªëi ∆∞u delay:**
```tcl
set ::env(SYNTH_STRATEGY) "DELAY 0"
set ::env(SYNTH_SIZING) 1
set ::env(SYNTH_BUFFERING) 1
```

**Option C - TƒÉng placement density:**
```tcl
set ::env(PL_TARGET_DENSITY) 0.35  # Gi·∫£m t·ª´ 0.45
```

---

#### **K·ªãch b·∫£n 2: DRC Violations**

**Tri·ªáu ch·ª©ng:**
```
Total DRC violations: 15
```

**Gi·∫£i ph√°p:**

**Option A - TƒÉng die area:**
```tcl
set ::env(DIE_AREA) "0 0 500 500"  # TƒÉng t·ª´ 400x400
```

**Option B - Gi·∫£m utilization:**
```tcl
set ::env(FP_CORE_UTIL) 35  # Gi·∫£m t·ª´ 40
```

**Option C - TƒÉng routing resources:**
```tcl
set ::env(GLB_RT_ADJUSTMENT) 0.1
set ::env(GLB_RT_OVERFLOW_ITERS) 100
```

---

#### **K·ªãch b·∫£n 3: Congestion (Routing failed)**

**Tri·ªáu ch·ª©ng:**
```
[ERROR] Routing overflow detected
```

**Gi·∫£i ph√°p:**

```tcl
# TƒÉng die area
set ::env(DIE_AREA) "0 0 600 600"

# Gi·∫£m density
set ::env(FP_CORE_UTIL) 30
set ::env(PL_TARGET_DENSITY) 0.35

# TƒÉng routing layers
set ::env(RT_MAX_LAYER) "met5"
```

---

#### **K·ªãch b·∫£n 4: LVS Mismatch**

**Tri·ªáu ch·ª©ng:**
```
Circuits do not match
```

**Gi·∫£i ph√°p:**

1. Ki·ªÉm tra port names trong RTL
2. Ki·ªÉm tra module hierarchy
3. Xem chi ti·∫øt:
```bash
cat results/final/lvs/system_top.lvs.out
```

---

### **GIAI ƒêO·∫†N 5: XU·∫§T K·∫æT QU·∫¢ CU·ªêI C√ôNG** ‚è±Ô∏è 15 ph√∫t

#### **B∆∞·ªõc 5.1: Thu th·∫≠p c√°c file quan tr·ªçng**

```bash
cd ~/OpenLane/designs/viterbi/runs/RUN_*/

# T·∫°o th∆∞ m·ª•c output
mkdir -p ~/viterbi_output

# Copy GDSII
cp results/final/gds/system_top.gds ~/viterbi_output/

# Copy netlist
cp results/final/verilog/gl/system_top.v ~/viterbi_output/system_top_gl.v

# Copy reports
cp -r reports ~/viterbi_output/

# Copy DEF
cp results/final/def/system_top.def ~/viterbi_output/

# Copy LEF
cp results/final/lef/system_top.lef ~/viterbi_output/
```

---

#### **B∆∞·ªõc 5.2: T·∫°o summary report**

```bash
cat > ~/viterbi_output/SUMMARY.md << 'EOF'
# VITERBI DECODER - OPENLANE SUMMARY

## Design Information
- **Design Name**: system_top
- **Technology**: SKY130 (130nm)
- **Clock Frequency**: 50 MHz
- **Date**: $(date)

## Synthesis Results
$(cat reports/synthesis/1-synthesis.stat.rpt | grep "Chip area")
$(cat reports/synthesis/1-synthesis.stat.rpt | grep "Number of cells")

## Timing Results
$(cat reports/signoff/*sta.max.rpt | grep "slack")

## DRC Results
$(cat reports/signoff/*drc.rpt | grep "Total violations")

## LVS Results
$(cat reports/signoff/*lvs.rpt | grep "match")

## Files Generated
- GDSII: system_top.gds
- Gate-level Netlist: system_top_gl.v
- DEF: system_top.def
- LEF: system_top.lef
EOF
```

---

#### **B∆∞·ªõc 5.3: Copy v·ªÅ project folder**

```bash
# Copy output v·ªÅ project folder
cp -r ~/viterbi_output/* \
      /home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification/output/
```

---

## üìä CHECKLIST HO√ÄN TH√ÄNH

### Giai ƒëo·∫°n 1: Chu·∫©n b·ªã
- [ ] Clone OpenLane repository
- [ ] C√†i ƒë·∫∑t SKY130 PDK
- [ ] Set bi·∫øn m√¥i tr∆∞·ªùng PDK_ROOT
- [ ] S·ª≠a file viterbi_core.v (comment includes)
- [ ] Copy design v√†o ~/OpenLane/designs/

### Giai ƒëo·∫°n 2: Ch·∫°y Flow
- [ ] Kh·ªüi ƒë·ªông Docker (make mount)
- [ ] Ch·∫°y prep -design viterbi
- [ ] Ch·∫°y run_synthesis
- [ ] Ch·∫°y run_floorplan
- [ ] Ch·∫°y run_placement
- [ ] Ch·∫°y run_cts
- [ ] Ch·∫°y run_routing
- [ ] Ch·∫°y run_magic, run_lvs, run_drc

### Giai ƒëo·∫°n 3: Ki·ªÉm tra
- [ ] Synthesis report: OK
- [ ] Timing report: Setup slack ‚â• 0
- [ ] Timing report: Hold slack ‚â• 0
- [ ] DRC violations: 0
- [ ] LVS: Circuits match
- [ ] Layout: Xem ƒë∆∞·ª£c trong Klayout

### Giai ƒëo·∫°n 4: T·ªëi ∆∞u (n·∫øu c·∫ßn)
- [ ] Fix timing violations
- [ ] Fix DRC violations
- [ ] Fix LVS mismatch
- [ ] Re-run flow

### Giai ƒëo·∫°n 5: Xu·∫•t k·∫øt qu·∫£
- [ ] Copy GDSII
- [ ] Copy gate-level netlist
- [ ] Copy reports
- [ ] T·∫°o summary report
- [ ] Archive to√†n b·ªô run

---

## üö® X·ª¨ L√ù L·ªñI TH∆Ø·ªúNG G·∫∂P

### L·ªói 1: Docker permission denied

**Tri·ªáu ch·ª©ng:**
```
permission denied while trying to connect to the Docker daemon socket
```

**Gi·∫£i ph√°p:**
```bash
sudo usermod -aG docker $USER
newgrp docker
# Ho·∫∑c logout/login l·∫°i
```

---

### L·ªói 2: PDK not found

**Tri·ªáu ch·ª©ng:**
```
[ERROR] PDK_ROOT not set or SKY130 not found
```

**Gi·∫£i ph√°p:**
```bash
export PDK_ROOT=$HOME/pdk
echo 'export PDK_ROOT=$HOME/pdk' >> ~/.bashrc
```

---

### L·ªói 3: Module not found during synthesis

**Tri·ªáu ch·ª©ng:**
```
[ERROR] Cannot find module 'bmu'
```

**Gi·∫£i ph√°p:**
```bash
# Ki·ªÉm tra t·∫•t c·∫£ file .v c√≥ trong src/
ls ~/OpenLane/designs/viterbi/src/
# Ph·∫£i c√≥: bmu.v, acsu.v, pmu.v, tbu.v, ...
```

---

### L·ªói 4: Clock not found

**Tri·ªáu ch·ª©ng:**
```
[ERROR] Clock 'clk' not found
```

**Gi·∫£i ph√°p:**
```tcl
# Ki·ªÉm tra config.tcl
set ::env(CLOCK_PORT) "clk"  # Ph·∫£i kh·ªõp v·ªõi port trong RTL
```

---

### L·ªói 5: Out of memory

**Tri·ªáu ch·ª©ng:**
```
[ERROR] Killed (out of memory)
```

**Gi·∫£i ph√°p:**
```bash
# TƒÉng Docker memory limit
# Ho·∫∑c gi·∫£m ROUTING_CORES
set ::env(ROUTING_CORES) 2
```

---

## üìà METRICS M·ª§C TI√äU

| Metric | Target | Acceptable Range |
|--------|--------|------------------|
| **Clock Frequency** | 50 MHz | 40-60 MHz |
| **Setup Slack** | ‚â• 0 ns | ‚â• -0.5 ns |
| **Hold Slack** | ‚â• 0 ns | ‚â• 0 ns (strict) |
| **DRC Violations** | 0 | 0 (strict) |
| **LVS** | Match | Match (strict) |
| **Core Utilization** | 40% | 30-50% |
| **Die Area** | 400√ó400 Œºm¬≤ | 400-600 Œºm¬≤ |
| **Total Cells** | TBD | - |
| **Power** | TBD | - |

---

## üìö T√ÄI LI·ªÜU THAM KH·∫¢O

1. **OpenLane Documentation**: https://openlane.readthedocs.io/
2. **SKY130 PDK**: https://skywater-pdk.readthedocs.io/
3. **OpenLane GitHub**: https://github.com/The-OpenROAD-Project/OpenLane
4. **Efabless Platform**: https://efabless.com/
5. **OpenROAD**: https://theopenroadproject.org/

---

## üìû H·ªñ TR·ª¢

**N·∫øu g·∫∑p v·∫•n ƒë·ªÅ:**
1. Ki·ªÉm tra log files trong `runs/RUN_*/logs/`
2. T√¨m ki·∫øm l·ªói tr√™n OpenLane GitHub Issues
3. H·ªèi tr√™n OpenLane Slack/Discord community

---

## üìù GHI CH√ö

- **L·∫ßn ch·∫°y ƒë·∫ßu ti√™n** c√≥ th·ªÉ m·∫•t 1-2 gi·ªù
- **Docker image** kh√° l·ªõn (5.33GB), c·∫ßn ƒë·ªß disk space
- **PDK installation** c·∫ßn ~10GB disk space
- **Khuy·∫øn kh√≠ch ch·∫°y interactive mode** ƒë·ªÉ d·ªÖ debug
- **Backup config.tcl** tr∆∞·ªõc khi thay ƒë·ªïi tham s·ªë

---

**Ch√∫c b·∫°n th√†nh c√¥ng! üöÄ**
