{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II " "Info: Running Quartus II Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 11:16:39 2011 " "Info: Processing started: Sat Nov 12 11:16:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb DE0_Default -c DE0_Default --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_netlist_type=POST_FIT " "Info: Command: quartus_cdb DE0_Default -c DE0_Default --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_netlist_type=POST_FIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "Warning: No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 0 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "" 0 -1}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Info: Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "EN_FIFO " "Info: Node EN_FIFO is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 432 592 768 448 "EN_FIFO" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OutCLK " "Info: Node OutCLK is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 48 2192 2368 64 "OutCLK" "" } { 128 1584 1664 144 "OutCLK" "" } { 40 2144 2192 56 "OutCLK" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[10\] " "Info: Node Wrusedw0\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[9\] " "Info: Node Wrusedw0\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[8\] " "Info: Node Wrusedw0\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[7\] " "Info: Node Wrusedw0\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[6\] " "Info: Node Wrusedw0\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[5\] " "Info: Node Wrusedw0\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[4\] " "Info: Node Wrusedw0\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[3\] " "Info: Node Wrusedw0\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[2\] " "Info: Node Wrusedw0\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[1\] " "Info: Node Wrusedw0\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[0\] " "Info: Node Wrusedw0\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "addEN " "Info: Node addEN is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 2232 2408 352 "addEN" "" } { 664 1056 1120 680 "adden" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TrigEN_CMD " "Info: Node TrigEN_CMD is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 368 2232 2408 384 "TrigEN_CMD" "" } { 760 1056 1127 776 "TrigEN_CMD" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SetInit " "Info: Node SetInit is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 352 2232 2408 368 "SetInit" "" } { 792 1056 1120 808 "SetInit" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SetTrigTime " "Info: Node SetTrigTime is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 384 2232 2408 400 "SetTrigTime" "" } { 624 1360 1425 640 "SetTrigTime" "" } { 376 2162 2232 392 "SetTrigTime" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_DP " "Info: Node HEX0_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 976 312 488 992 "HEX0_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_DP " "Info: Node HEX1_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 968 912 1088 984 "HEX1_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_DP " "Info: Node HEX2_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 1520 1696 976 "HEX2_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_DP " "Info: Node HEX3_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 2152 2328 976 "HEX3_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLKUN " "Info: Node CLKUN is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 216 456 512 232 "CLKUN" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PLLbusy " "Info: Node PLLbusy is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 312 632 808 328 "PLLbusy" "" } { 248 456 512 264 "PLLbusy" "" } { 304 1080 1144 320 "PLLbusy" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TxOut " "Info: Node TxOut is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 32 2192 2368 48 "TxOut" "" } { 24 2144 2192 40 "TxOUT" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[6\] " "Info: Node HEX0_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[5\] " "Info: Node HEX0_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[4\] " "Info: Node HEX0_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[3\] " "Info: Node HEX0_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[2\] " "Info: Node HEX0_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[1\] " "Info: Node HEX0_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[0\] " "Info: Node HEX0_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[6\] " "Info: Node HEX1_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[5\] " "Info: Node HEX1_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[4\] " "Info: Node HEX1_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[3\] " "Info: Node HEX1_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[2\] " "Info: Node HEX1_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[1\] " "Info: Node HEX1_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[0\] " "Info: Node HEX1_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[6\] " "Info: Node HEX2_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[5\] " "Info: Node HEX2_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[4\] " "Info: Node HEX2_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[3\] " "Info: Node HEX2_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[2\] " "Info: Node HEX2_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[1\] " "Info: Node HEX2_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[0\] " "Info: Node HEX2_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[6\] " "Info: Node HEX3_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[5\] " "Info: Node HEX3_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[4\] " "Info: Node HEX3_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[3\] " "Info: Node HEX3_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[2\] " "Info: Node HEX3_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[1\] " "Info: Node HEX3_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[0\] " "Info: Node HEX3_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[9\] " "Info: Node LED\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[8\] " "Info: Node LED\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[7\] " "Info: Node LED\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[6\] " "Info: Node LED\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[5\] " "Info: Node LED\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[4\] " "Info: Node LED\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[3\] " "Info: Node LED\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[2\] " "Info: Node LED\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[1\] " "Info: Node LED\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[0\] " "Info: Node LED\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[15\] " "Info: Node TestOut\[15\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[14\] " "Info: Node TestOut\[14\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[13\] " "Info: Node TestOut\[13\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[12\] " "Info: Node TestOut\[12\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[11\] " "Info: Node TestOut\[11\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[10\] " "Info: Node TestOut\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[9\] " "Info: Node TestOut\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[8\] " "Info: Node TestOut\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[7\] " "Info: Node TestOut\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[6\] " "Info: Node TestOut\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[5\] " "Info: Node TestOut\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[4\] " "Info: Node TestOut\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[3\] " "Info: Node TestOut\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[2\] " "Info: Node TestOut\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[1\] " "Info: Node TestOut\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[0\] " "Info: Node TestOut\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[7\] " "Info: Node TX_DATAOUT\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[6\] " "Info: Node TX_DATAOUT\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[5\] " "Info: Node TX_DATAOUT\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[4\] " "Info: Node TX_DATAOUT\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[3\] " "Info: Node TX_DATAOUT\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[2\] " "Info: Node TX_DATAOUT\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[1\] " "Info: Node TX_DATAOUT\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[0\] " "Info: Node TX_DATAOUT\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TrigEN_SW " "Info: Node TrigEN_SW is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW2 " "Info: Node SW2 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { -88 944 1112 -72 "SW2" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLKIN " "Info: Node CLKIN is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Reload2 " "Info: Node Reload2 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 736 -24 144 752 "Reload2" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Reload1 " "Info: Node Reload1 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLKIN2 " "Info: Node CLKIN2 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Rx " "Info: Node Rx is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[0\] " "Info: Node Xin\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[2\] " "Info: Node Xin\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[1\] " "Info: Node Xin\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[4\] " "Info: Node Xin\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[3\] " "Info: Node Xin\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[6\] " "Info: Node Xin\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[5\] " "Info: Node Xin\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[15\] " "Info: Node Xin\[15\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[8\] " "Info: Node Xin\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[7\] " "Info: Node Xin\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[10\] " "Info: Node Xin\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[9\] " "Info: Node Xin\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[12\] " "Info: Node Xin\[12\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[11\] " "Info: Node Xin\[11\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[14\] " "Info: Node Xin\[14\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[13\] " "Info: Node Xin\[13\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1}  } {  } 0 0 "Exported design partition includes one or more complex I/O elements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus II " "Info: Quartus II Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 11:16:40 2011 " "Info: Processing ended: Sat Nov 12 11:16:40 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
