// Seed: 4157152220
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  always @(posedge 1'b0) begin
    id_3 <= 1;
    if (1) id_3 <= 1;
    else id_3 <= 1 ^ id_1;
  end
  logic id_4 = 1;
  logic id_5 = (1'h0);
  logic id_6;
endmodule
