0.7
2020.2
Nov 18 2020
09:47:47
D:/Zynq/FPGA/01_led/prj/led.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Zynq/FPGA/01_led/rtl/led.v,1748876248,verilog,,,,led,,,,,,,,
